{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:16:35 2023 " "Info: Processing started: Tue Nov 28 18:16:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Oscillator -c Oscillator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Oscillator -c Oscillator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "oscillator.vhd 2 1 " "Warning: Using design file oscillator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscillator-Delay " "Info: Found design unit 1: Oscillator-Delay" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Info: Found entity 1: Oscillator" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Oscillator " "Info: Elaborating entity \"Oscillator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n oscillator.vhd(19) " "Warning (10631): VHDL Process Statement warning at oscillator.vhd(19): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[0\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[1\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[2\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[3\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[4\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[5\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[6\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[7\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[8\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[9\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[10\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[11\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[12\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[13\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[14\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[15\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[16\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[16\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[17\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[17\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[18\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[18\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[19\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[19\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[20\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[20\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[21\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[21\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[22\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[22\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[23\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[23\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[24\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[24\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[25\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[25\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[26\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[26\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[27\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[27\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[28\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[28\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[29\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[29\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[30\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[30\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[31\] oscillator.vhd(22) " "Info (10041): Inferred latch for \"n\[31\]\" at oscillator.vhd(22)" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "oscillator.vhd" "Mod0" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "oscillator.vhd" "Mod1" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Info: Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Info: Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_48m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_48m " "Info: Found entity 1: lpm_divide_48m" {  } { { "db/lpm_divide_48m.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/lpm_divide_48m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info: Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Info: Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Info: Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "n\[1\] " "Warning: Latch n\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "n\[2\] " "Warning: Latch n\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3397 " "Info: Implemented 3397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3392 " "Info: Implemented 3392 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:16:41 2023 " "Info: Processing ended: Tue Nov 28 18:16:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:16:42 2023 " "Info: Processing started: Tue Nov 28 18:16:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Oscillator EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"Oscillator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 7060 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 7061 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 7062 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Info: Pin ld not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ld } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 10 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 50 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Info: Pin sw\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[1] } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Info: Pin sw\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[2] } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 42 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Info: Pin sw\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[0] } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 56 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 56 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~14  " "Info: Automatically promoted node process_0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ld~reg0 " "Info: Destination node ld~reg0" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[31\] " "Info: Destination node num\[31\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 6 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[30\] " "Info: Destination node num\[30\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 7 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[29\] " "Info: Destination node num\[29\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[28\] " "Info: Destination node num\[28\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[27\] " "Info: Destination node num\[27\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[26\] " "Info: Destination node num\[26\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[25\] " "Info: Destination node num\[25\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[24\] " "Info: Destination node num\[24\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num\[23\] " "Info: Destination node num\[23\]" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_0~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Oscillator/" 0 { } { { 0 { 0 ""} 0 6064 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "146.592 ns register register " "Info: Estimated most critical path is register to register delay of 146.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[0\] 1 REG LAB_X59_Y37 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X59_Y37; Fanout = 6; REG Node = 'num\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns Add3~1 2 COMB LAB_X59_Y37 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { num[0] Add3~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns Add3~3 3 COMB LAB_X59_Y37 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns Add3~5 4 COMB LAB_X59_Y37 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns Add3~7 5 COMB LAB_X59_Y37 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~5 Add3~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns Add3~9 6 COMB LAB_X59_Y37 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~7 Add3~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns Add3~11 7 COMB LAB_X59_Y37 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~9 Add3~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns Add3~13 8 COMB LAB_X59_Y37 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~11 Add3~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns Add3~15 9 COMB LAB_X59_Y37 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~13 Add3~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns Add3~17 10 COMB LAB_X59_Y37 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~15 Add3~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns Add3~19 11 COMB LAB_X59_Y37 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~17 Add3~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns Add3~21 12 COMB LAB_X59_Y37 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~19 Add3~21 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns Add3~23 13 COMB LAB_X59_Y37 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~21 Add3~23 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.721 ns Add3~25 14 COMB LAB_X59_Y37 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.721 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~23 Add3~25 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.792 ns Add3~27 15 COMB LAB_X59_Y37 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.792 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~25 Add3~27 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.863 ns Add3~29 16 COMB LAB_X59_Y37 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.863 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~27 Add3~29 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.934 ns Add3~31 17 COMB LAB_X59_Y37 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.934 ns; Loc. = LAB_X59_Y37; Fanout = 2; COMB Node = 'Add3~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~29 Add3~31 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.095 ns Add3~33 18 COMB LAB_X59_Y36 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add3~31 Add3~33 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns Add3~35 19 COMB LAB_X59_Y36 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~33 Add3~35 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns Add3~37 20 COMB LAB_X59_Y36 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~35 Add3~37 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns Add3~39 21 COMB LAB_X59_Y36 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~37 Add3~39 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns Add3~41 22 COMB LAB_X59_Y36 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~39 Add3~41 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns Add3~43 23 COMB LAB_X59_Y36 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~41 Add3~43 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns Add3~45 24 COMB LAB_X59_Y36 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~43 Add3~45 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns Add3~47 25 COMB LAB_X59_Y36 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~45 Add3~47 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.663 ns Add3~49 26 COMB LAB_X59_Y36 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.663 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~47 Add3~49 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.734 ns Add3~51 27 COMB LAB_X59_Y36 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.734 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~49 Add3~51 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.805 ns Add3~53 28 COMB LAB_X59_Y36 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.805 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~51 Add3~53 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.876 ns Add3~55 29 COMB LAB_X59_Y36 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.876 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~53 Add3~55 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.947 ns Add3~57 30 COMB LAB_X59_Y36 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.947 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~55 Add3~57 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.018 ns Add3~59 31 COMB LAB_X59_Y36 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.018 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'Add3~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~57 Add3~59 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.089 ns Add3~61 32 COMB LAB_X59_Y36 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.089 ns; Loc. = LAB_X59_Y36; Fanout = 1; COMB Node = 'Add3~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~59 Add3~61 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.499 ns Add3~62 33 COMB LAB_X59_Y36 191 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.499 ns; Loc. = LAB_X59_Y36; Fanout = 191; COMB Node = 'Add3~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~61 Add3~62 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 4.540 ns process_0~0 34 COMB LAB_X60_Y37 2 " "Info: 34: + IC(0.891 ns) + CELL(0.150 ns) = 4.540 ns; Loc. = LAB_X60_Y37; Fanout = 2; COMB Node = 'process_0~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Add3~62 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.393 ns) 5.806 ns Add5~1 35 COMB LAB_X58_Y37 2 " "Info: 35: + IC(0.873 ns) + CELL(0.393 ns) = 5.806 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { process_0~0 Add5~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.877 ns Add5~3 36 COMB LAB_X58_Y37 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 5.877 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~1 Add5~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.948 ns Add5~5 37 COMB LAB_X58_Y37 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 5.948 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~3 Add5~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.019 ns Add5~7 38 COMB LAB_X58_Y37 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.019 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~5 Add5~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.090 ns Add5~9 39 COMB LAB_X58_Y37 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.090 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~7 Add5~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.161 ns Add5~11 40 COMB LAB_X58_Y37 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 6.161 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~9 Add5~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.232 ns Add5~13 41 COMB LAB_X58_Y37 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 6.232 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~11 Add5~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.303 ns Add5~15 42 COMB LAB_X58_Y37 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 6.303 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~13 Add5~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.374 ns Add5~17 43 COMB LAB_X58_Y37 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.374 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.445 ns Add5~19 44 COMB LAB_X58_Y37 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.445 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.516 ns Add5~21 45 COMB LAB_X58_Y37 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 6.516 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~19 Add5~21 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.587 ns Add5~23 46 COMB LAB_X58_Y37 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 6.587 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~21 Add5~23 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.658 ns Add5~25 47 COMB LAB_X58_Y37 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 6.658 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~23 Add5~25 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.729 ns Add5~27 48 COMB LAB_X58_Y37 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 6.729 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~25 Add5~27 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.800 ns Add5~29 49 COMB LAB_X58_Y37 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 6.800 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~27 Add5~29 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.871 ns Add5~31 50 COMB LAB_X58_Y37 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 6.871 ns; Loc. = LAB_X58_Y37; Fanout = 2; COMB Node = 'Add5~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~29 Add5~31 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 7.032 ns Add5~33 51 COMB LAB_X58_Y36 2 " "Info: 51: + IC(0.090 ns) + CELL(0.071 ns) = 7.032 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add5~31 Add5~33 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.103 ns Add5~35 52 COMB LAB_X58_Y36 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 7.103 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~33 Add5~35 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.174 ns Add5~37 53 COMB LAB_X58_Y36 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 7.174 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~35 Add5~37 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.245 ns Add5~39 54 COMB LAB_X58_Y36 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 7.245 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~37 Add5~39 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.316 ns Add5~41 55 COMB LAB_X58_Y36 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.316 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~39 Add5~41 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.387 ns Add5~43 56 COMB LAB_X58_Y36 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.387 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~41 Add5~43 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.458 ns Add5~45 57 COMB LAB_X58_Y36 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 7.458 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~43 Add5~45 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.529 ns Add5~47 58 COMB LAB_X58_Y36 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 7.529 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~45 Add5~47 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.600 ns Add5~49 59 COMB LAB_X58_Y36 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 7.600 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~47 Add5~49 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.671 ns Add5~51 60 COMB LAB_X58_Y36 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 7.671 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~49 Add5~51 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.742 ns Add5~53 61 COMB LAB_X58_Y36 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 7.742 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~51 Add5~53 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.813 ns Add5~55 62 COMB LAB_X58_Y36 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 7.813 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~53 Add5~55 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.884 ns Add5~57 63 COMB LAB_X58_Y36 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 7.884 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~55 Add5~57 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.955 ns Add5~59 64 COMB LAB_X58_Y36 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 7.955 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~57 Add5~59 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.026 ns Add5~61 65 COMB LAB_X58_Y36 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 8.026 ns; Loc. = LAB_X58_Y36; Fanout = 1; COMB Node = 'Add5~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~61 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.436 ns Add5~62 66 COMB LAB_X58_Y36 6 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 8.436 ns; Loc. = LAB_X58_Y36; Fanout = 6; COMB Node = 'Add5~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~61 Add5~62 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 9.488 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926 67 COMB LAB_X57_Y38 3 " "Info: 67: + IC(0.614 ns) + CELL(0.438 ns) = 9.488 ns; Loc. = LAB_X57_Y38; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 10.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3 68 COMB LAB_X57_Y38 2 " "Info: 68: + IC(0.397 ns) + CELL(0.414 ns) = 10.299 ns; Loc. = LAB_X57_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5 69 COMB LAB_X57_Y38 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 10.370 ns; Loc. = LAB_X57_Y38; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.780 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6 70 COMB LAB_X57_Y38 7 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 10.780 ns; Loc. = LAB_X57_Y38; Fanout = 7; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.345 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929 71 COMB LAB_X57_Y38 3 " "Info: 71: + IC(0.415 ns) + CELL(0.150 ns) = 11.345 ns; Loc. = LAB_X57_Y38; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 12.347 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3 72 COMB LAB_X56_Y38 2 " "Info: 72: + IC(0.588 ns) + CELL(0.414 ns) = 12.347 ns; Loc. = LAB_X56_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.418 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5 73 COMB LAB_X56_Y38 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 12.418 ns; Loc. = LAB_X56_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.489 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7 74 COMB LAB_X56_Y38 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 12.489 ns; Loc. = LAB_X56_Y38; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.899 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8 75 COMB LAB_X56_Y38 11 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 12.899 ns; Loc. = LAB_X56_Y38; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.150 ns) 13.654 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515 76 COMB LAB_X57_Y38 2 " "Info: 76: + IC(0.605 ns) + CELL(0.150 ns) = 13.654 ns; Loc. = LAB_X57_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 14.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5 77 COMB LAB_X56_Y38 2 " "Info: 77: + IC(0.588 ns) + CELL(0.414 ns) = 14.656 ns; Loc. = LAB_X56_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7 78 COMB LAB_X56_Y38 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 14.727 ns; Loc. = LAB_X56_Y38; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9 79 COMB LAB_X56_Y38 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 14.798 ns; Loc. = LAB_X56_Y38; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.208 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10 80 COMB LAB_X56_Y38 14 " "Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 15.208 ns; Loc. = LAB_X56_Y38; Fanout = 14; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 16.264 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[132\]~941 81 COMB LAB_X56_Y35 3 " "Info: 81: + IC(0.906 ns) + CELL(0.150 ns) = 16.264 ns; Loc. = LAB_X56_Y35; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[132\]~941'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[132]~941 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 17.551 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[1\]~3 82 COMB LAB_X56_Y34 2 " "Info: 82: + IC(0.873 ns) + CELL(0.414 ns) = 17.551 ns; Loc. = LAB_X56_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[132]~941 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.622 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5 83 COMB LAB_X56_Y34 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 17.622 ns; Loc. = LAB_X56_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.693 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7 84 COMB LAB_X56_Y34 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 17.693 ns; Loc. = LAB_X56_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.764 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9 85 COMB LAB_X56_Y34 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 17.764 ns; Loc. = LAB_X56_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.835 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11 86 COMB LAB_X56_Y34 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 17.835 ns; Loc. = LAB_X56_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.245 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12 87 COMB LAB_X56_Y34 17 " "Info: 87: + IC(0.000 ns) + CELL(0.410 ns) = 18.245 ns; Loc. = LAB_X56_Y34; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 19.286 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[166\]~1522 88 COMB LAB_X56_Y35 2 " "Info: 88: + IC(0.891 ns) + CELL(0.150 ns) = 19.286 ns; Loc. = LAB_X56_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[166\]~1522'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[166]~1522 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 20.573 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[2\]~5 89 COMB LAB_X57_Y34 2 " "Info: 89: + IC(0.873 ns) + CELL(0.414 ns) = 20.573 ns; Loc. = LAB_X57_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[166]~1522 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.644 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7 90 COMB LAB_X57_Y34 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 20.644 ns; Loc. = LAB_X57_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9 91 COMB LAB_X57_Y34 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 20.715 ns; Loc. = LAB_X57_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11 92 COMB LAB_X57_Y34 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 20.786 ns; Loc. = LAB_X57_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.857 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13 93 COMB LAB_X57_Y34 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 20.857 ns; Loc. = LAB_X57_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.267 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14 94 COMB LAB_X57_Y34 20 " "Info: 94: + IC(0.000 ns) + CELL(0.410 ns) = 21.267 ns; Loc. = LAB_X57_Y34; Fanout = 20; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.150 ns) 22.577 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[203\]~950 95 COMB LAB_X60_Y33 2 " "Info: 95: + IC(1.160 ns) + CELL(0.150 ns) = 22.577 ns; Loc. = LAB_X60_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[203\]~950'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[203]~950 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.393 ns) 24.129 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13 96 COMB LAB_X58_Y34 2 " "Info: 96: + IC(1.159 ns) + CELL(0.393 ns) = 24.129 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[203]~950 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15 97 COMB LAB_X58_Y34 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 24.200 ns; Loc. = LAB_X58_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.610 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16 98 COMB LAB_X58_Y34 23 " "Info: 98: + IC(0.000 ns) + CELL(0.410 ns) = 24.610 ns; Loc. = LAB_X58_Y34; Fanout = 23; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 25.651 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[233\]~963 99 COMB LAB_X58_Y33 2 " "Info: 99: + IC(0.891 ns) + CELL(0.150 ns) = 25.651 ns; Loc. = LAB_X58_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[233\]~963'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~963 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 26.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[3\]~7 100 COMB LAB_X59_Y34 2 " "Info: 100: + IC(0.891 ns) + CELL(0.393 ns) = 26.935 ns; Loc. = LAB_X59_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~963 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.006 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[4\]~9 101 COMB LAB_X59_Y34 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 27.006 ns; Loc. = LAB_X59_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.077 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[5\]~11 102 COMB LAB_X59_Y34 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 27.077 ns; Loc. = LAB_X59_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.148 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13 103 COMB LAB_X59_Y34 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 27.148 ns; Loc. = LAB_X59_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.219 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15 104 COMB LAB_X59_Y34 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 27.219 ns; Loc. = LAB_X59_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.290 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17 105 COMB LAB_X59_Y34 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 27.290 ns; Loc. = LAB_X59_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.700 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18 106 COMB LAB_X59_Y34 26 " "Info: 106: + IC(0.000 ns) + CELL(0.410 ns) = 27.700 ns; Loc. = LAB_X59_Y34; Fanout = 26; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.150 ns) 29.009 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971 107 COMB LAB_X57_Y33 2 " "Info: 107: + IC(1.159 ns) + CELL(0.150 ns) = 29.009 ns; Loc. = LAB_X57_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.393 ns) 30.561 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9 108 COMB LAB_X59_Y32 2 " "Info: 108: + IC(1.159 ns) + CELL(0.393 ns) = 30.561 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.632 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11 109 COMB LAB_X59_Y32 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 30.632 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.703 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13 110 COMB LAB_X59_Y32 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 30.703 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.774 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15 111 COMB LAB_X59_Y32 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.774 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.845 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17 112 COMB LAB_X59_Y32 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 30.845 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.916 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19 113 COMB LAB_X59_Y32 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 30.916 ns; Loc. = LAB_X59_Y32; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.326 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20 114 COMB LAB_X59_Y32 29 " "Info: 114: + IC(0.000 ns) + CELL(0.410 ns) = 31.326 ns; Loc. = LAB_X59_Y32; Fanout = 29; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.150 ns) 32.636 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984 115 COMB LAB_X62_Y31 2 " "Info: 115: + IC(1.160 ns) + CELL(0.150 ns) = 32.636 ns; Loc. = LAB_X62_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.393 ns) 34.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7 116 COMB LAB_X59_Y33 2 " "Info: 116: + IC(1.171 ns) + CELL(0.393 ns) = 34.200 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.271 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9 117 COMB LAB_X59_Y33 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 34.271 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11 118 COMB LAB_X59_Y33 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 34.342 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.413 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13 119 COMB LAB_X59_Y33 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 34.413 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15 120 COMB LAB_X59_Y33 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 34.484 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17 121 COMB LAB_X59_Y33 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 34.555 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19 122 COMB LAB_X59_Y33 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 34.626 ns; Loc. = LAB_X59_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21 123 COMB LAB_X59_Y33 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 34.697 ns; Loc. = LAB_X59_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.107 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22 124 COMB LAB_X59_Y33 32 " "Info: 124: + IC(0.000 ns) + CELL(0.410 ns) = 35.107 ns; Loc. = LAB_X59_Y33; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.437 ns) 36.147 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[332\]~995 125 COMB LAB_X59_Y32 3 " "Info: 125: + IC(0.603 ns) + CELL(0.437 ns) = 36.147 ns; Loc. = LAB_X59_Y32; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[332\]~995'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~995 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.414 ns) 37.702 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[3\]~7 126 COMB LAB_X61_Y33 2 " "Info: 126: + IC(1.141 ns) + CELL(0.414 ns) = 37.702 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~995 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.773 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9 127 COMB LAB_X61_Y33 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 37.773 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.844 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11 128 COMB LAB_X61_Y33 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 37.844 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.915 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13 129 COMB LAB_X61_Y33 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 37.915 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.986 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15 130 COMB LAB_X61_Y33 2 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 37.986 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.057 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17 131 COMB LAB_X61_Y33 2 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 38.057 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.128 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19 132 COMB LAB_X61_Y33 2 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 38.128 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.199 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21 133 COMB LAB_X61_Y33 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 38.199 ns; Loc. = LAB_X61_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.270 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23 134 COMB LAB_X61_Y33 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 38.270 ns; Loc. = LAB_X61_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.680 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24 135 COMB LAB_X61_Y33 35 " "Info: 135: + IC(0.000 ns) + CELL(0.410 ns) = 38.680 ns; Loc. = LAB_X61_Y33; Fanout = 35; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.437 ns) 39.702 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1008 136 COMB LAB_X59_Y33 3 " "Info: 136: + IC(0.585 ns) + CELL(0.437 ns) = 39.702 ns; Loc. = LAB_X59_Y33; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1008'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1008 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.414 ns) 41.268 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7 137 COMB LAB_X61_Y31 2 " "Info: 137: + IC(1.152 ns) + CELL(0.414 ns) = 41.268 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1008 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.339 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9 138 COMB LAB_X61_Y31 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 41.339 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.410 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11 139 COMB LAB_X61_Y31 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 41.410 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.481 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13 140 COMB LAB_X61_Y31 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 41.481 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.552 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15 141 COMB LAB_X61_Y31 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 41.552 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.623 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17 142 COMB LAB_X61_Y31 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 41.623 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.694 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19 143 COMB LAB_X61_Y31 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 41.694 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.765 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21 144 COMB LAB_X61_Y31 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 41.765 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.836 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23 145 COMB LAB_X61_Y31 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 41.836 ns; Loc. = LAB_X61_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.907 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25 146 COMB LAB_X61_Y31 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 41.907 ns; Loc. = LAB_X61_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.317 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26 147 COMB LAB_X61_Y31 38 " "Info: 147: + IC(0.000 ns) + CELL(0.410 ns) = 42.317 ns; Loc. = LAB_X61_Y31; Fanout = 38; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 43.373 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025 148 COMB LAB_X60_Y28 3 " "Info: 148: + IC(0.906 ns) + CELL(0.150 ns) = 43.373 ns; Loc. = LAB_X60_Y28; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 44.671 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3 149 COMB LAB_X61_Y30 2 " "Info: 149: + IC(0.884 ns) + CELL(0.414 ns) = 44.671 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.742 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5 150 COMB LAB_X61_Y30 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 44.742 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.813 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7 151 COMB LAB_X61_Y30 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 44.813 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.884 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9 152 COMB LAB_X61_Y30 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 44.884 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.955 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11 153 COMB LAB_X61_Y30 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 44.955 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.026 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13 154 COMB LAB_X61_Y30 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 45.026 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.097 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15 155 COMB LAB_X61_Y30 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 45.097 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.168 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17 156 COMB LAB_X61_Y30 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 45.168 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.239 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19 157 COMB LAB_X61_Y30 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 45.239 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.310 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21 158 COMB LAB_X61_Y30 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 45.310 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.381 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23 159 COMB LAB_X61_Y30 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 45.381 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.452 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25 160 COMB LAB_X61_Y30 2 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 45.452 ns; Loc. = LAB_X61_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.523 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27 161 COMB LAB_X61_Y30 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 45.523 ns; Loc. = LAB_X61_Y30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 45.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28 162 COMB LAB_X61_Y30 41 " "Info: 162: + IC(0.000 ns) + CELL(0.410 ns) = 45.933 ns; Loc. = LAB_X61_Y30; Fanout = 41; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 47.261 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040 163 COMB LAB_X58_Y26 3 " "Info: 163: + IC(1.178 ns) + CELL(0.150 ns) = 47.261 ns; Loc. = LAB_X58_Y26; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 48.559 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3 164 COMB LAB_X59_Y28 2 " "Info: 164: + IC(0.884 ns) + CELL(0.414 ns) = 48.559 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.630 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5 165 COMB LAB_X59_Y28 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 48.630 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.701 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7 166 COMB LAB_X59_Y28 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 48.701 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.772 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9 167 COMB LAB_X59_Y28 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 48.772 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.843 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11 168 COMB LAB_X59_Y28 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 48.843 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.914 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13 169 COMB LAB_X59_Y28 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 48.914 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.985 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15 170 COMB LAB_X59_Y28 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 48.985 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.056 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17 171 COMB LAB_X59_Y28 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 49.056 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.127 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19 172 COMB LAB_X59_Y28 2 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 49.127 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.198 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21 173 COMB LAB_X59_Y28 2 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 49.198 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.269 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23 174 COMB LAB_X59_Y28 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 49.269 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.340 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25 175 COMB LAB_X59_Y28 2 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 49.340 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.411 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27 176 COMB LAB_X59_Y28 2 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 49.411 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.482 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29 177 COMB LAB_X59_Y28 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 49.482 ns; Loc. = LAB_X59_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.892 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30 178 COMB LAB_X59_Y28 44 " "Info: 178: + IC(0.000 ns) + CELL(0.410 ns) = 49.892 ns; Loc. = LAB_X59_Y28; Fanout = 44; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.271 ns) 51.212 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602 179 COMB LAB_X61_Y31 3 " "Info: 179: + IC(1.049 ns) + CELL(0.271 ns) = 51.212 ns; Loc. = LAB_X61_Y31; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.414 ns) 52.767 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9 180 COMB LAB_X59_Y30 2 " "Info: 180: + IC(1.141 ns) + CELL(0.414 ns) = 52.767 ns; Loc. = LAB_X59_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.838 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11 181 COMB LAB_X59_Y30 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 52.838 ns; Loc. = LAB_X59_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.909 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13 182 COMB LAB_X59_Y30 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 52.909 ns; Loc. = LAB_X59_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.980 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15 183 COMB LAB_X59_Y30 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 52.980 ns; Loc. = LAB_X59_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 53.141 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17 184 COMB LAB_X59_Y29 2 " "Info: 184: + IC(0.090 ns) + CELL(0.071 ns) = 53.141 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.212 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19 185 COMB LAB_X59_Y29 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 53.212 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.283 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21 186 COMB LAB_X59_Y29 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 53.283 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.354 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23 187 COMB LAB_X59_Y29 2 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 53.354 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.425 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25 188 COMB LAB_X59_Y29 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 53.425 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.496 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27 189 COMB LAB_X59_Y29 2 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 53.496 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.567 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29 190 COMB LAB_X59_Y29 2 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 53.567 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.638 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31 191 COMB LAB_X59_Y29 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 53.638 ns; Loc. = LAB_X59_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 54.048 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32 192 COMB LAB_X59_Y29 47 " "Info: 192: + IC(0.000 ns) + CELL(0.410 ns) = 54.048 ns; Loc. = LAB_X59_Y29; Fanout = 47; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.150 ns) 55.358 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[499\]~1068 193 COMB LAB_X56_Y30 2 " "Info: 193: + IC(1.160 ns) + CELL(0.150 ns) = 55.358 ns; Loc. = LAB_X56_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[499\]~1068'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[499]~1068 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.393 ns) 56.624 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[5\]~11 194 COMB LAB_X58_Y30 2 " "Info: 194: + IC(0.873 ns) + CELL(0.393 ns) = 56.624 ns; Loc. = LAB_X58_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[499]~1068 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.695 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13 195 COMB LAB_X58_Y30 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 56.695 ns; Loc. = LAB_X58_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.766 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15 196 COMB LAB_X58_Y30 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 56.766 ns; Loc. = LAB_X58_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.837 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17 197 COMB LAB_X58_Y30 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 56.837 ns; Loc. = LAB_X58_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 56.998 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19 198 COMB LAB_X58_Y29 2 " "Info: 198: + IC(0.090 ns) + CELL(0.071 ns) = 56.998 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.069 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21 199 COMB LAB_X58_Y29 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 57.069 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.140 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23 200 COMB LAB_X58_Y29 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 57.140 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.211 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25 201 COMB LAB_X58_Y29 2 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 57.211 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.282 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27 202 COMB LAB_X58_Y29 2 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 57.282 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.353 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29 203 COMB LAB_X58_Y29 2 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 57.353 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.424 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31 204 COMB LAB_X58_Y29 2 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 57.424 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.495 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33 205 COMB LAB_X58_Y29 1 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 57.495 ns; Loc. = LAB_X58_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 57.905 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34 206 COMB LAB_X58_Y29 50 " "Info: 206: + IC(0.000 ns) + CELL(0.410 ns) = 57.905 ns; Loc. = LAB_X58_Y29; Fanout = 50; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.150 ns) 59.482 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086 207 COMB LAB_X52_Y30 2 " "Info: 207: + IC(1.427 ns) + CELL(0.150 ns) = 59.482 ns; Loc. = LAB_X52_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.393 ns) 60.756 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11 208 COMB LAB_X57_Y30 2 " "Info: 208: + IC(0.881 ns) + CELL(0.393 ns) = 60.756 ns; Loc. = LAB_X57_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.827 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13 209 COMB LAB_X57_Y30 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 60.827 ns; Loc. = LAB_X57_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.898 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15 210 COMB LAB_X57_Y30 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 60.898 ns; Loc. = LAB_X57_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.969 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17 211 COMB LAB_X57_Y30 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 60.969 ns; Loc. = LAB_X57_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 61.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19 212 COMB LAB_X57_Y29 2 " "Info: 212: + IC(0.090 ns) + CELL(0.071 ns) = 61.130 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21 213 COMB LAB_X57_Y29 2 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 61.201 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23 214 COMB LAB_X57_Y29 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 61.272 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25 215 COMB LAB_X57_Y29 2 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 61.343 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.414 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27 216 COMB LAB_X57_Y29 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 61.414 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.485 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29 217 COMB LAB_X57_Y29 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 61.485 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.556 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31 218 COMB LAB_X57_Y29 2 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 61.556 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.627 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33 219 COMB LAB_X57_Y29 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 61.627 ns; Loc. = LAB_X57_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.698 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35 220 COMB LAB_X57_Y29 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 61.698 ns; Loc. = LAB_X57_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 62.108 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36 221 COMB LAB_X57_Y29 53 " "Info: 221: + IC(0.000 ns) + CELL(0.410 ns) = 62.108 ns; Loc. = LAB_X57_Y29; Fanout = 53; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.271 ns) 63.887 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647 222 COMB LAB_X45_Y27 3 " "Info: 222: + IC(1.508 ns) + CELL(0.271 ns) = 63.887 ns; Loc. = LAB_X45_Y27; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.414 ns) 65.699 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9 223 COMB LAB_X56_Y27 2 " "Info: 223: + IC(1.398 ns) + CELL(0.414 ns) = 65.699 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.770 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11 224 COMB LAB_X56_Y27 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 65.770 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.841 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13 225 COMB LAB_X56_Y27 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 65.841 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.912 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15 226 COMB LAB_X56_Y27 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 65.912 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.983 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17 227 COMB LAB_X56_Y27 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 65.983 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.054 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19 228 COMB LAB_X56_Y27 2 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 66.054 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 66.215 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21 229 COMB LAB_X56_Y26 2 " "Info: 229: + IC(0.090 ns) + CELL(0.071 ns) = 66.215 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.286 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23 230 COMB LAB_X56_Y26 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 66.286 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.357 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25 231 COMB LAB_X56_Y26 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 66.357 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.428 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27 232 COMB LAB_X56_Y26 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 66.428 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.499 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29 233 COMB LAB_X56_Y26 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 66.499 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.570 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31 234 COMB LAB_X56_Y26 2 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 66.570 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.641 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33 235 COMB LAB_X56_Y26 2 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 66.641 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.712 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35 236 COMB LAB_X56_Y26 2 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 66.712 ns; Loc. = LAB_X56_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37 237 COMB LAB_X56_Y26 1 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 66.783 ns; Loc. = LAB_X56_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 67.193 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38 238 COMB LAB_X56_Y26 56 " "Info: 238: + IC(0.000 ns) + CELL(0.410 ns) = 67.193 ns; Loc. = LAB_X56_Y26; Fanout = 56; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.150 ns) 68.963 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125 239 COMB LAB_X45_Y27 2 " "Info: 239: + IC(1.620 ns) + CELL(0.150 ns) = 68.963 ns; Loc. = LAB_X45_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.393 ns) 70.499 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11 240 COMB LAB_X52_Y27 2 " "Info: 240: + IC(1.143 ns) + CELL(0.393 ns) = 70.499 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.570 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13 241 COMB LAB_X52_Y27 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 70.570 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.641 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15 242 COMB LAB_X52_Y27 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 70.641 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.712 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17 243 COMB LAB_X52_Y27 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 70.712 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19 244 COMB LAB_X52_Y27 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 70.783 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 70.944 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21 245 COMB LAB_X52_Y26 2 " "Info: 245: + IC(0.090 ns) + CELL(0.071 ns) = 70.944 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.015 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23 246 COMB LAB_X52_Y26 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 71.015 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.086 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25 247 COMB LAB_X52_Y26 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 71.086 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27 248 COMB LAB_X52_Y26 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 71.157 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29 249 COMB LAB_X52_Y26 2 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 71.228 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31 250 COMB LAB_X52_Y26 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 71.299 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33 251 COMB LAB_X52_Y26 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 71.370 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35 252 COMB LAB_X52_Y26 2 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 71.441 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.512 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37 253 COMB LAB_X52_Y26 2 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 71.512 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.583 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39 254 COMB LAB_X52_Y26 1 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 71.583 ns; Loc. = LAB_X52_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 71.993 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40 255 COMB LAB_X52_Y26 59 " "Info: 255: + IC(0.000 ns) + CELL(0.410 ns) = 71.993 ns; Loc. = LAB_X52_Y26; Fanout = 59; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.150 ns) 73.569 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[630\]~1147 256 COMB LAB_X47_Y27 2 " "Info: 256: + IC(1.426 ns) + CELL(0.150 ns) = 73.569 ns; Loc. = LAB_X47_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[630\]~1147'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[630]~1147 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.393 ns) 74.835 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[4\]~9 257 COMB LAB_X49_Y27 2 " "Info: 257: + IC(0.873 ns) + CELL(0.393 ns) = 74.835 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[630]~1147 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.906 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[5\]~11 258 COMB LAB_X49_Y27 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 74.906 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.977 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[6\]~13 259 COMB LAB_X49_Y27 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 74.977 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.048 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[7\]~15 260 COMB LAB_X49_Y27 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 75.048 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.119 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[8\]~17 261 COMB LAB_X49_Y27 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 75.119 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.190 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19 262 COMB LAB_X49_Y27 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 75.190 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.261 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21 263 COMB LAB_X49_Y27 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 75.261 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 75.422 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23 264 COMB LAB_X49_Y26 2 " "Info: 264: + IC(0.090 ns) + CELL(0.071 ns) = 75.422 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.493 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25 265 COMB LAB_X49_Y26 2 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 75.493 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.564 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27 266 COMB LAB_X49_Y26 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 75.564 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.635 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29 267 COMB LAB_X49_Y26 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 75.635 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.706 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31 268 COMB LAB_X49_Y26 2 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 75.706 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33 269 COMB LAB_X49_Y26 2 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 75.777 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.848 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35 270 COMB LAB_X49_Y26 2 " "Info: 270: + IC(0.000 ns) + CELL(0.071 ns) = 75.848 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.919 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37 271 COMB LAB_X49_Y26 2 " "Info: 271: + IC(0.000 ns) + CELL(0.071 ns) = 75.919 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.990 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39 272 COMB LAB_X49_Y26 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 75.990 ns; Loc. = LAB_X49_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.061 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41 273 COMB LAB_X49_Y26 1 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 76.061 ns; Loc. = LAB_X49_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 76.471 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42 274 COMB LAB_X49_Y26 62 " "Info: 274: + IC(0.000 ns) + CELL(0.410 ns) = 76.471 ns; Loc. = LAB_X49_Y26; Fanout = 62; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.150 ns) 78.091 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163 275 COMB LAB_X56_Y30 2 " "Info: 275: + IC(1.470 ns) + CELL(0.150 ns) = 78.091 ns; Loc. = LAB_X56_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.393 ns) 79.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21 276 COMB LAB_X48_Y27 2 " "Info: 276: + IC(1.451 ns) + CELL(0.393 ns) = 79.935 ns; Loc. = LAB_X48_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 80.096 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23 277 COMB LAB_X48_Y26 2 " "Info: 277: + IC(0.090 ns) + CELL(0.071 ns) = 80.096 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.167 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25 278 COMB LAB_X48_Y26 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 80.167 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.238 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27 279 COMB LAB_X48_Y26 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 80.238 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.309 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29 280 COMB LAB_X48_Y26 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 80.309 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.380 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31 281 COMB LAB_X48_Y26 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 80.380 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.451 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33 282 COMB LAB_X48_Y26 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 80.451 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.522 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35 283 COMB LAB_X48_Y26 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 80.522 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.593 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37 284 COMB LAB_X48_Y26 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 80.593 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.664 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39 285 COMB LAB_X48_Y26 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 80.664 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.735 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41 286 COMB LAB_X48_Y26 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 80.735 ns; Loc. = LAB_X48_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.806 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43 287 COMB LAB_X48_Y26 1 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 80.806 ns; Loc. = LAB_X48_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 81.216 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44 288 COMB LAB_X48_Y26 65 " "Info: 288: + IC(0.000 ns) + CELL(0.410 ns) = 81.216 ns; Loc. = LAB_X48_Y26; Fanout = 65; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.437 ns) 82.862 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193 289 COMB LAB_X45_Y32 3 " "Info: 289: + IC(1.209 ns) + CELL(0.437 ns) = 82.862 ns; Loc. = LAB_X45_Y32; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.414 ns) 84.428 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7 290 COMB LAB_X47_Y30 2 " "Info: 290: + IC(1.152 ns) + CELL(0.414 ns) = 84.428 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.499 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9 291 COMB LAB_X47_Y30 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 84.499 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.570 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11 292 COMB LAB_X47_Y30 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 84.570 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.641 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13 293 COMB LAB_X47_Y30 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 84.641 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.712 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15 294 COMB LAB_X47_Y30 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 84.712 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17 295 COMB LAB_X47_Y30 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 84.783 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.854 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19 296 COMB LAB_X47_Y30 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 84.854 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.925 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21 297 COMB LAB_X47_Y30 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 84.925 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.996 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23 298 COMB LAB_X47_Y30 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 84.996 ns; Loc. = LAB_X47_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 85.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25 299 COMB LAB_X47_Y29 2 " "Info: 299: + IC(0.090 ns) + CELL(0.071 ns) = 85.157 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27 300 COMB LAB_X47_Y29 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 85.228 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29 301 COMB LAB_X47_Y29 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 85.299 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31 302 COMB LAB_X47_Y29 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 85.370 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33 303 COMB LAB_X47_Y29 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 85.441 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.512 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35 304 COMB LAB_X47_Y29 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 85.512 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.583 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37 305 COMB LAB_X47_Y29 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 85.583 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.654 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39 306 COMB LAB_X47_Y29 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 85.654 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.725 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41 307 COMB LAB_X47_Y29 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 85.725 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.796 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43 308 COMB LAB_X47_Y29 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 85.796 ns; Loc. = LAB_X47_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.867 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45 309 COMB LAB_X47_Y29 1 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 85.867 ns; Loc. = LAB_X47_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 86.277 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46 310 COMB LAB_X47_Y29 68 " "Info: 310: + IC(0.000 ns) + CELL(0.410 ns) = 86.277 ns; Loc. = LAB_X47_Y29; Fanout = 68; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.150 ns) 87.865 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1210 311 COMB LAB_X53_Y27 2 " "Info: 311: + IC(1.438 ns) + CELL(0.150 ns) = 87.865 ns; Loc. = LAB_X53_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1210'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1210 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.393 ns) 89.712 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21 312 COMB LAB_X45_Y31 2 " "Info: 312: + IC(1.454 ns) + CELL(0.393 ns) = 89.712 ns; Loc. = LAB_X45_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1210 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23 313 COMB LAB_X45_Y31 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 89.783 ns; Loc. = LAB_X45_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 89.944 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25 314 COMB LAB_X45_Y30 2 " "Info: 314: + IC(0.090 ns) + CELL(0.071 ns) = 89.944 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.015 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27 315 COMB LAB_X45_Y30 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 90.015 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.086 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29 316 COMB LAB_X45_Y30 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 90.086 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31 317 COMB LAB_X45_Y30 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 90.157 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33 318 COMB LAB_X45_Y30 2 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 90.228 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35 319 COMB LAB_X45_Y30 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 90.299 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37 320 COMB LAB_X45_Y30 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 90.370 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39 321 COMB LAB_X45_Y30 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 90.441 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.512 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41 322 COMB LAB_X45_Y30 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 90.512 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.583 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43 323 COMB LAB_X45_Y30 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 90.583 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.654 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45 324 COMB LAB_X45_Y30 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 90.654 ns; Loc. = LAB_X45_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.725 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47 325 COMB LAB_X45_Y30 1 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 90.725 ns; Loc. = LAB_X45_Y30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 91.135 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48 326 COMB LAB_X45_Y30 71 " "Info: 326: + IC(0.000 ns) + CELL(0.410 ns) = 91.135 ns; Loc. = LAB_X45_Y30; Fanout = 71; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 92.736 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234 327 COMB LAB_X53_Y27 2 " "Info: 327: + IC(1.451 ns) + CELL(0.150 ns) = 92.736 ns; Loc. = LAB_X53_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.393 ns) 94.884 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23 328 COMB LAB_X45_Y34 2 " "Info: 328: + IC(1.755 ns) + CELL(0.393 ns) = 94.884 ns; Loc. = LAB_X45_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.955 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25 329 COMB LAB_X45_Y34 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 94.955 ns; Loc. = LAB_X45_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 95.116 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27 330 COMB LAB_X45_Y33 2 " "Info: 330: + IC(0.090 ns) + CELL(0.071 ns) = 95.116 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.187 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29 331 COMB LAB_X45_Y33 2 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 95.187 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.258 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31 332 COMB LAB_X45_Y33 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 95.258 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.329 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33 333 COMB LAB_X45_Y33 2 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 95.329 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.400 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35 334 COMB LAB_X45_Y33 2 " "Info: 334: + IC(0.000 ns) + CELL(0.071 ns) = 95.400 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.471 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37 335 COMB LAB_X45_Y33 2 " "Info: 335: + IC(0.000 ns) + CELL(0.071 ns) = 95.471 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.542 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39 336 COMB LAB_X45_Y33 2 " "Info: 336: + IC(0.000 ns) + CELL(0.071 ns) = 95.542 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.613 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41 337 COMB LAB_X45_Y33 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 95.613 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.684 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43 338 COMB LAB_X45_Y33 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 95.684 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.755 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45 339 COMB LAB_X45_Y33 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 95.755 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.826 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47 340 COMB LAB_X45_Y33 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 95.826 ns; Loc. = LAB_X45_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.897 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49 341 COMB LAB_X45_Y33 1 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 95.897 ns; Loc. = LAB_X45_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 96.307 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50 342 COMB LAB_X45_Y33 74 " "Info: 342: + IC(0.000 ns) + CELL(0.410 ns) = 96.307 ns; Loc. = LAB_X45_Y33; Fanout = 74; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.271 ns) 98.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779 343 COMB LAB_X53_Y27 3 " "Info: 343: + IC(1.552 ns) + CELL(0.271 ns) = 98.130 ns; Loc. = LAB_X53_Y27; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.414 ns) 100.273 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25 344 COMB LAB_X47_Y34 2 " "Info: 344: + IC(1.729 ns) + CELL(0.414 ns) = 100.273 ns; Loc. = LAB_X47_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 100.434 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27 345 COMB LAB_X47_Y33 2 " "Info: 345: + IC(0.090 ns) + CELL(0.071 ns) = 100.434 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.505 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29 346 COMB LAB_X47_Y33 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 100.505 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.576 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31 347 COMB LAB_X47_Y33 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 100.576 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.647 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33 348 COMB LAB_X47_Y33 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 100.647 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.718 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35 349 COMB LAB_X47_Y33 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 100.718 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.789 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37 350 COMB LAB_X47_Y33 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 100.789 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.860 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39 351 COMB LAB_X47_Y33 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 100.860 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.931 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41 352 COMB LAB_X47_Y33 2 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 100.931 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.002 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43 353 COMB LAB_X47_Y33 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 101.002 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.073 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45 354 COMB LAB_X47_Y33 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 101.073 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.144 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47 355 COMB LAB_X47_Y33 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 101.144 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.215 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49 356 COMB LAB_X47_Y33 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 101.215 ns; Loc. = LAB_X47_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.286 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51 357 COMB LAB_X47_Y33 1 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 101.286 ns; Loc. = LAB_X47_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 101.696 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52 358 COMB LAB_X47_Y33 77 " "Info: 358: + IC(0.000 ns) + CELL(0.410 ns) = 101.696 ns; Loc. = LAB_X47_Y33; Fanout = 77; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.271 ns) 103.517 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[837\]~1802 359 COMB LAB_X53_Y27 3 " "Info: 359: + IC(1.550 ns) + CELL(0.271 ns) = 103.517 ns; Loc. = LAB_X53_Y27; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[837\]~1802'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1802 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.414 ns) 105.395 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27 360 COMB LAB_X49_Y34 2 " "Info: 360: + IC(1.464 ns) + CELL(0.414 ns) = 105.395 ns; Loc. = LAB_X49_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1802 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 105.556 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29 361 COMB LAB_X49_Y33 2 " "Info: 361: + IC(0.090 ns) + CELL(0.071 ns) = 105.556 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.627 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31 362 COMB LAB_X49_Y33 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 105.627 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.698 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33 363 COMB LAB_X49_Y33 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 105.698 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.769 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35 364 COMB LAB_X49_Y33 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 105.769 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.840 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37 365 COMB LAB_X49_Y33 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 105.840 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.911 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39 366 COMB LAB_X49_Y33 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 105.911 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.982 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41 367 COMB LAB_X49_Y33 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 105.982 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.053 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43 368 COMB LAB_X49_Y33 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 106.053 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.124 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45 369 COMB LAB_X49_Y33 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 106.124 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.195 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47 370 COMB LAB_X49_Y33 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 106.195 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.266 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49 371 COMB LAB_X49_Y33 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 106.266 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.337 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51 372 COMB LAB_X49_Y33 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 106.337 ns; Loc. = LAB_X49_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.408 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53 373 COMB LAB_X49_Y33 1 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 106.408 ns; Loc. = LAB_X49_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 106.818 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54 374 COMB LAB_X49_Y33 80 " "Info: 374: + IC(0.000 ns) + CELL(0.410 ns) = 106.818 ns; Loc. = LAB_X49_Y33; Fanout = 80; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.150 ns) 108.160 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326 375 COMB LAB_X47_Y35 3 " "Info: 375: + IC(1.192 ns) + CELL(0.150 ns) = 108.160 ns; Loc. = LAB_X47_Y35; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 109.730 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3 376 COMB LAB_X49_Y32 2 " "Info: 376: + IC(1.156 ns) + CELL(0.414 ns) = 109.730 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.801 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5 377 COMB LAB_X49_Y32 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 109.801 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.872 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7 378 COMB LAB_X49_Y32 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 109.872 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.943 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9 379 COMB LAB_X49_Y32 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 109.943 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.014 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11 380 COMB LAB_X49_Y32 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 110.014 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.085 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13 381 COMB LAB_X49_Y32 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 110.085 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.156 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15 382 COMB LAB_X49_Y32 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 110.156 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.227 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17 383 COMB LAB_X49_Y32 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 110.227 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.298 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19 384 COMB LAB_X49_Y32 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 110.298 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.369 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21 385 COMB LAB_X49_Y32 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 110.369 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.440 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23 386 COMB LAB_X49_Y32 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 110.440 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.511 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25 387 COMB LAB_X49_Y32 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 110.511 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.582 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27 388 COMB LAB_X49_Y32 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 110.582 ns; Loc. = LAB_X49_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 110.743 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29 389 COMB LAB_X49_Y31 2 " "Info: 389: + IC(0.090 ns) + CELL(0.071 ns) = 110.743 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.814 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31 390 COMB LAB_X49_Y31 2 " "Info: 390: + IC(0.000 ns) + CELL(0.071 ns) = 110.814 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.885 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33 391 COMB LAB_X49_Y31 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 110.885 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.956 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35 392 COMB LAB_X49_Y31 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 110.956 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.027 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37 393 COMB LAB_X49_Y31 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 111.027 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.098 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39 394 COMB LAB_X49_Y31 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 111.098 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.169 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41 395 COMB LAB_X49_Y31 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 111.169 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.240 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43 396 COMB LAB_X49_Y31 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 111.240 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.311 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45 397 COMB LAB_X49_Y31 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 111.311 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.382 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47 398 COMB LAB_X49_Y31 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 111.382 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.453 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49 399 COMB LAB_X49_Y31 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 111.453 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.524 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51 400 COMB LAB_X49_Y31 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 111.524 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.595 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53 401 COMB LAB_X49_Y31 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 111.595 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.666 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55 402 COMB LAB_X49_Y31 1 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 111.666 ns; Loc. = LAB_X49_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 112.076 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56 403 COMB LAB_X49_Y31 83 " "Info: 403: + IC(0.000 ns) + CELL(0.410 ns) = 112.076 ns; Loc. = LAB_X49_Y31; Fanout = 83; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.150 ns) 113.425 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863 404 COMB LAB_X47_Y35 2 " "Info: 404: + IC(1.199 ns) + CELL(0.150 ns) = 113.425 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.414 ns) 114.996 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5 405 COMB LAB_X50_Y32 2 " "Info: 405: + IC(1.157 ns) + CELL(0.414 ns) = 114.996 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.067 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7 406 COMB LAB_X50_Y32 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 115.067 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.138 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9 407 COMB LAB_X50_Y32 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 115.138 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.209 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11 408 COMB LAB_X50_Y32 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 115.209 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.280 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13 409 COMB LAB_X50_Y32 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 115.280 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.351 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15 410 COMB LAB_X50_Y32 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 115.351 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.422 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17 411 COMB LAB_X50_Y32 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 115.422 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.493 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19 412 COMB LAB_X50_Y32 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 115.493 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.564 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21 413 COMB LAB_X50_Y32 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 115.564 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.635 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23 414 COMB LAB_X50_Y32 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 115.635 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.706 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25 415 COMB LAB_X50_Y32 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 115.706 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27 416 COMB LAB_X50_Y32 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 115.777 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.848 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29 417 COMB LAB_X50_Y32 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 115.848 ns; Loc. = LAB_X50_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 116.009 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31 418 COMB LAB_X50_Y31 2 " "Info: 418: + IC(0.090 ns) + CELL(0.071 ns) = 116.009 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.080 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33 419 COMB LAB_X50_Y31 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 116.080 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.151 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35 420 COMB LAB_X50_Y31 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 116.151 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.222 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37 421 COMB LAB_X50_Y31 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 116.222 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.293 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39 422 COMB LAB_X50_Y31 2 " "Info: 422: + IC(0.000 ns) + CELL(0.071 ns) = 116.293 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.364 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41 423 COMB LAB_X50_Y31 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 116.364 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.435 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43 424 COMB LAB_X50_Y31 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 116.435 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.506 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45 425 COMB LAB_X50_Y31 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 116.506 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.577 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47 426 COMB LAB_X50_Y31 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 116.577 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.648 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49 427 COMB LAB_X50_Y31 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 116.648 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.719 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51 428 COMB LAB_X50_Y31 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 116.719 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.790 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53 429 COMB LAB_X50_Y31 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 116.790 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.861 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55 430 COMB LAB_X50_Y31 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 116.861 ns; Loc. = LAB_X50_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.932 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57 431 COMB LAB_X50_Y31 1 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 116.932 ns; Loc. = LAB_X50_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 117.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58 432 COMB LAB_X50_Y31 86 " "Info: 432: + IC(0.000 ns) + CELL(0.410 ns) = 117.342 ns; Loc. = LAB_X50_Y31; Fanout = 86; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.150 ns) 118.687 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383 433 COMB LAB_X51_Y26 2 " "Info: 433: + IC(1.195 ns) + CELL(0.150 ns) = 118.687 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 120.287 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7 434 COMB LAB_X51_Y32 2 " "Info: 434: + IC(1.207 ns) + CELL(0.393 ns) = 120.287 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.358 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9 435 COMB LAB_X51_Y32 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 120.358 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.429 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11 436 COMB LAB_X51_Y32 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 120.429 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.500 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13 437 COMB LAB_X51_Y32 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 120.500 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.571 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15 438 COMB LAB_X51_Y32 2 " "Info: 438: + IC(0.000 ns) + CELL(0.071 ns) = 120.571 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.642 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17 439 COMB LAB_X51_Y32 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 120.642 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.713 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19 440 COMB LAB_X51_Y32 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 120.713 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.784 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21 441 COMB LAB_X51_Y32 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 120.784 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.855 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23 442 COMB LAB_X51_Y32 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 120.855 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.926 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25 443 COMB LAB_X51_Y32 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 120.926 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.997 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27 444 COMB LAB_X51_Y32 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 120.997 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.068 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29 445 COMB LAB_X51_Y32 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 121.068 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 121.229 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31 446 COMB LAB_X51_Y31 2 " "Info: 446: + IC(0.090 ns) + CELL(0.071 ns) = 121.229 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.300 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33 447 COMB LAB_X51_Y31 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 121.300 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.371 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35 448 COMB LAB_X51_Y31 2 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 121.371 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.442 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37 449 COMB LAB_X51_Y31 2 " "Info: 449: + IC(0.000 ns) + CELL(0.071 ns) = 121.442 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.513 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39 450 COMB LAB_X51_Y31 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 121.513 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.584 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41 451 COMB LAB_X51_Y31 2 " "Info: 451: + IC(0.000 ns) + CELL(0.071 ns) = 121.584 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.655 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43 452 COMB LAB_X51_Y31 2 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 121.655 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.726 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45 453 COMB LAB_X51_Y31 2 " "Info: 453: + IC(0.000 ns) + CELL(0.071 ns) = 121.726 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.797 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47 454 COMB LAB_X51_Y31 2 " "Info: 454: + IC(0.000 ns) + CELL(0.071 ns) = 121.797 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.868 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49 455 COMB LAB_X51_Y31 2 " "Info: 455: + IC(0.000 ns) + CELL(0.071 ns) = 121.868 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.939 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51 456 COMB LAB_X51_Y31 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 121.939 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.010 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53 457 COMB LAB_X51_Y31 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 122.010 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.081 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55 458 COMB LAB_X51_Y31 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 122.081 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.152 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57 459 COMB LAB_X51_Y31 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 122.152 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.223 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59 460 COMB LAB_X51_Y31 1 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 122.223 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 122.633 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60 461 COMB LAB_X51_Y31 89 " "Info: 461: + IC(0.000 ns) + CELL(0.410 ns) = 122.633 ns; Loc. = LAB_X51_Y31; Fanout = 89; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.150 ns) 123.978 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412 462 COMB LAB_X51_Y26 2 " "Info: 462: + IC(1.195 ns) + CELL(0.150 ns) = 123.978 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 125.578 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9 463 COMB LAB_X52_Y32 2 " "Info: 463: + IC(1.207 ns) + CELL(0.393 ns) = 125.578 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.649 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11 464 COMB LAB_X52_Y32 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 125.649 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.720 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13 465 COMB LAB_X52_Y32 2 " "Info: 465: + IC(0.000 ns) + CELL(0.071 ns) = 125.720 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.791 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15 466 COMB LAB_X52_Y32 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 125.791 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.862 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17 467 COMB LAB_X52_Y32 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 125.862 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19 468 COMB LAB_X52_Y32 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 125.933 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.004 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21 469 COMB LAB_X52_Y32 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 126.004 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.075 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23 470 COMB LAB_X52_Y32 2 " "Info: 470: + IC(0.000 ns) + CELL(0.071 ns) = 126.075 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.146 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25 471 COMB LAB_X52_Y32 2 " "Info: 471: + IC(0.000 ns) + CELL(0.071 ns) = 126.146 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.217 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27 472 COMB LAB_X52_Y32 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 126.217 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.288 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29 473 COMB LAB_X52_Y32 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 126.288 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31 474 COMB LAB_X52_Y32 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 126.359 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 126.520 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33 475 COMB LAB_X52_Y31 2 " "Info: 475: + IC(0.090 ns) + CELL(0.071 ns) = 126.520 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.591 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35 476 COMB LAB_X52_Y31 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 126.591 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.662 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37 477 COMB LAB_X52_Y31 2 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 126.662 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.733 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39 478 COMB LAB_X52_Y31 2 " "Info: 478: + IC(0.000 ns) + CELL(0.071 ns) = 126.733 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.804 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41 479 COMB LAB_X52_Y31 2 " "Info: 479: + IC(0.000 ns) + CELL(0.071 ns) = 126.804 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.875 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43 480 COMB LAB_X52_Y31 2 " "Info: 480: + IC(0.000 ns) + CELL(0.071 ns) = 126.875 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.946 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45 481 COMB LAB_X52_Y31 2 " "Info: 481: + IC(0.000 ns) + CELL(0.071 ns) = 126.946 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.017 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47 482 COMB LAB_X52_Y31 2 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 127.017 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.088 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49 483 COMB LAB_X52_Y31 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 127.088 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.159 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51 484 COMB LAB_X52_Y31 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 127.159 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.230 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53 485 COMB LAB_X52_Y31 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 127.230 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.301 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55 486 COMB LAB_X52_Y31 2 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 127.301 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.372 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57 487 COMB LAB_X52_Y31 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 127.372 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.443 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59 488 COMB LAB_X52_Y31 2 " "Info: 488: + IC(0.000 ns) + CELL(0.071 ns) = 127.443 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.514 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61 489 COMB LAB_X52_Y31 1 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 127.514 ns; Loc. = LAB_X52_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 127.924 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62 490 COMB LAB_X52_Y31 92 " "Info: 490: + IC(0.000 ns) + CELL(0.410 ns) = 127.924 ns; Loc. = LAB_X52_Y31; Fanout = 92; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 129.248 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448 491 COMB LAB_X50_Y28 2 " "Info: 491: + IC(1.174 ns) + CELL(0.150 ns) = 129.248 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 130.546 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3 492 COMB LAB_X51_Y30 2 " "Info: 492: + IC(0.884 ns) + CELL(0.414 ns) = 130.546 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.617 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5 493 COMB LAB_X51_Y30 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 130.617 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.688 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7 494 COMB LAB_X51_Y30 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 130.688 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.759 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9 495 COMB LAB_X51_Y30 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 130.759 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.830 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11 496 COMB LAB_X51_Y30 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 130.830 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.901 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13 497 COMB LAB_X51_Y30 2 " "Info: 497: + IC(0.000 ns) + CELL(0.071 ns) = 130.901 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.972 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15 498 COMB LAB_X51_Y30 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 130.972 ns; Loc. = LAB_X51_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 131.133 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17 499 COMB LAB_X51_Y29 2 " "Info: 499: + IC(0.090 ns) + CELL(0.071 ns) = 131.133 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.204 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19 500 COMB LAB_X51_Y29 2 " "Info: 500: + IC(0.000 ns) + CELL(0.071 ns) = 131.204 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.275 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21 501 COMB LAB_X51_Y29 2 " "Info: 501: + IC(0.000 ns) + CELL(0.071 ns) = 131.275 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.346 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23 502 COMB LAB_X51_Y29 2 " "Info: 502: + IC(0.000 ns) + CELL(0.071 ns) = 131.346 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.417 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25 503 COMB LAB_X51_Y29 2 " "Info: 503: + IC(0.000 ns) + CELL(0.071 ns) = 131.417 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.488 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27 504 COMB LAB_X51_Y29 2 " "Info: 504: + IC(0.000 ns) + CELL(0.071 ns) = 131.488 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.559 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29 505 COMB LAB_X51_Y29 2 " "Info: 505: + IC(0.000 ns) + CELL(0.071 ns) = 131.559 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.630 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31 506 COMB LAB_X51_Y29 2 " "Info: 506: + IC(0.000 ns) + CELL(0.071 ns) = 131.630 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.701 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33 507 COMB LAB_X51_Y29 2 " "Info: 507: + IC(0.000 ns) + CELL(0.071 ns) = 131.701 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.772 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35 508 COMB LAB_X51_Y29 2 " "Info: 508: + IC(0.000 ns) + CELL(0.071 ns) = 131.772 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.843 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37 509 COMB LAB_X51_Y29 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 131.843 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.914 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39 510 COMB LAB_X51_Y29 2 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 131.914 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.985 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41 511 COMB LAB_X51_Y29 2 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 131.985 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.056 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43 512 COMB LAB_X51_Y29 2 " "Info: 512: + IC(0.000 ns) + CELL(0.071 ns) = 132.056 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.127 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45 513 COMB LAB_X51_Y29 2 " "Info: 513: + IC(0.000 ns) + CELL(0.071 ns) = 132.127 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.198 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47 514 COMB LAB_X51_Y29 2 " "Info: 514: + IC(0.000 ns) + CELL(0.071 ns) = 132.198 ns; Loc. = LAB_X51_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 132.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49 515 COMB LAB_X51_Y28 2 " "Info: 515: + IC(0.090 ns) + CELL(0.071 ns) = 132.359 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.430 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51 516 COMB LAB_X51_Y28 2 " "Info: 516: + IC(0.000 ns) + CELL(0.071 ns) = 132.430 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.501 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53 517 COMB LAB_X51_Y28 2 " "Info: 517: + IC(0.000 ns) + CELL(0.071 ns) = 132.501 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.572 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55 518 COMB LAB_X51_Y28 2 " "Info: 518: + IC(0.000 ns) + CELL(0.071 ns) = 132.572 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.643 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57 519 COMB LAB_X51_Y28 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 132.643 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.714 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59 520 COMB LAB_X51_Y28 2 " "Info: 520: + IC(0.000 ns) + CELL(0.071 ns) = 132.714 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61 521 COMB LAB_X51_Y28 2 " "Info: 521: + IC(0.000 ns) + CELL(0.071 ns) = 132.785 ns; Loc. = LAB_X51_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.856 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63 522 COMB LAB_X51_Y28 1 " "Info: 522: + IC(0.000 ns) + CELL(0.071 ns) = 132.856 ns; Loc. = LAB_X51_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 133.266 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64 523 COMB LAB_X51_Y28 63 " "Info: 523: + IC(0.000 ns) + CELL(0.410 ns) = 133.266 ns; Loc. = LAB_X51_Y28; Fanout = 63; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.150 ns) 134.627 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1473 524 COMB LAB_X51_Y35 3 " "Info: 524: + IC(1.211 ns) + CELL(0.150 ns) = 134.627 ns; Loc. = LAB_X51_Y35; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1473'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1473 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.393 ns) 136.215 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17 525 COMB LAB_X50_Y30 2 " "Info: 525: + IC(1.195 ns) + CELL(0.393 ns) = 136.215 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1473 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 136.376 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19 526 COMB LAB_X50_Y29 2 " "Info: 526: + IC(0.090 ns) + CELL(0.071 ns) = 136.376 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.447 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21 527 COMB LAB_X50_Y29 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 136.447 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.518 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23 528 COMB LAB_X50_Y29 2 " "Info: 528: + IC(0.000 ns) + CELL(0.071 ns) = 136.518 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.589 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25 529 COMB LAB_X50_Y29 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 136.589 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.660 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27 530 COMB LAB_X50_Y29 2 " "Info: 530: + IC(0.000 ns) + CELL(0.071 ns) = 136.660 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.731 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29 531 COMB LAB_X50_Y29 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 136.731 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.802 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31 532 COMB LAB_X50_Y29 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 136.802 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.873 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33 533 COMB LAB_X50_Y29 2 " "Info: 533: + IC(0.000 ns) + CELL(0.071 ns) = 136.873 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.944 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35 534 COMB LAB_X50_Y29 2 " "Info: 534: + IC(0.000 ns) + CELL(0.071 ns) = 136.944 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.015 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37 535 COMB LAB_X50_Y29 2 " "Info: 535: + IC(0.000 ns) + CELL(0.071 ns) = 137.015 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.086 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39 536 COMB LAB_X50_Y29 2 " "Info: 536: + IC(0.000 ns) + CELL(0.071 ns) = 137.086 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41 537 COMB LAB_X50_Y29 2 " "Info: 537: + IC(0.000 ns) + CELL(0.071 ns) = 137.157 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43 538 COMB LAB_X50_Y29 2 " "Info: 538: + IC(0.000 ns) + CELL(0.071 ns) = 137.228 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45 539 COMB LAB_X50_Y29 2 " "Info: 539: + IC(0.000 ns) + CELL(0.071 ns) = 137.299 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47 540 COMB LAB_X50_Y29 2 " "Info: 540: + IC(0.000 ns) + CELL(0.071 ns) = 137.370 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49 541 COMB LAB_X50_Y29 2 " "Info: 541: + IC(0.000 ns) + CELL(0.071 ns) = 137.441 ns; Loc. = LAB_X50_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 137.602 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51 542 COMB LAB_X50_Y28 2 " "Info: 542: + IC(0.090 ns) + CELL(0.071 ns) = 137.602 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.673 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53 543 COMB LAB_X50_Y28 2 " "Info: 543: + IC(0.000 ns) + CELL(0.071 ns) = 137.673 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.744 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55 544 COMB LAB_X50_Y28 2 " "Info: 544: + IC(0.000 ns) + CELL(0.071 ns) = 137.744 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.815 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57 545 COMB LAB_X50_Y28 2 " "Info: 545: + IC(0.000 ns) + CELL(0.071 ns) = 137.815 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.886 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59 546 COMB LAB_X50_Y28 2 " "Info: 546: + IC(0.000 ns) + CELL(0.071 ns) = 137.886 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.957 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61 547 COMB LAB_X50_Y28 2 " "Info: 547: + IC(0.000 ns) + CELL(0.071 ns) = 137.957 ns; Loc. = LAB_X50_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.028 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63 548 COMB LAB_X50_Y28 1 " "Info: 548: + IC(0.000 ns) + CELL(0.071 ns) = 138.028 ns; Loc. = LAB_X50_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.099 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65 549 COMB LAB_X50_Y28 1 " "Info: 549: + IC(0.000 ns) + CELL(0.071 ns) = 138.099 ns; Loc. = LAB_X50_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 138.509 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66 550 COMB LAB_X50_Y28 32 " "Info: 550: + IC(0.000 ns) + CELL(0.410 ns) = 138.509 ns; Loc. = LAB_X50_Y28; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 139.561 ns process_0~2 551 COMB LAB_X51_Y26 2 " "Info: 551: + IC(0.614 ns) + CELL(0.438 ns) = 139.561 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'process_0~2'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.393 ns) 141.396 ns Add7~1 552 COMB LAB_X45_Y29 2 " "Info: 552: + IC(1.442 ns) + CELL(0.393 ns) = 141.396 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { process_0~2 Add7~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.467 ns Add7~3 553 COMB LAB_X45_Y29 2 " "Info: 553: + IC(0.000 ns) + CELL(0.071 ns) = 141.467 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~1 Add7~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.538 ns Add7~5 554 COMB LAB_X45_Y29 2 " "Info: 554: + IC(0.000 ns) + CELL(0.071 ns) = 141.538 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~3 Add7~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.609 ns Add7~7 555 COMB LAB_X45_Y29 2 " "Info: 555: + IC(0.000 ns) + CELL(0.071 ns) = 141.609 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~5 Add7~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.680 ns Add7~9 556 COMB LAB_X45_Y29 2 " "Info: 556: + IC(0.000 ns) + CELL(0.071 ns) = 141.680 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~7 Add7~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.751 ns Add7~11 557 COMB LAB_X45_Y29 2 " "Info: 557: + IC(0.000 ns) + CELL(0.071 ns) = 141.751 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~9 Add7~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.822 ns Add7~13 558 COMB LAB_X45_Y29 2 " "Info: 558: + IC(0.000 ns) + CELL(0.071 ns) = 141.822 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~11 Add7~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.893 ns Add7~15 559 COMB LAB_X45_Y29 2 " "Info: 559: + IC(0.000 ns) + CELL(0.071 ns) = 141.893 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~13 Add7~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.964 ns Add7~17 560 COMB LAB_X45_Y29 2 " "Info: 560: + IC(0.000 ns) + CELL(0.071 ns) = 141.964 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~15 Add7~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.035 ns Add7~19 561 COMB LAB_X45_Y29 2 " "Info: 561: + IC(0.000 ns) + CELL(0.071 ns) = 142.035 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~17 Add7~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.106 ns Add7~21 562 COMB LAB_X45_Y29 2 " "Info: 562: + IC(0.000 ns) + CELL(0.071 ns) = 142.106 ns; Loc. = LAB_X45_Y29; Fanout = 2; COMB Node = 'Add7~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~19 Add7~21 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 142.516 ns Add7~22 563 COMB LAB_X45_Y29 1 " "Info: 563: + IC(0.000 ns) + CELL(0.410 ns) = 142.516 ns; Loc. = LAB_X45_Y29; Fanout = 1; COMB Node = 'Add7~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~21 Add7~22 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.150 ns) 144.102 ns process_0~5 564 COMB LAB_X53_Y28 1 " "Info: 564: + IC(1.436 ns) + CELL(0.150 ns) = 144.102 ns; Loc. = LAB_X53_Y28; Fanout = 1; COMB Node = 'process_0~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Add7~22 process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.275 ns) 145.406 ns process_0~7 565 COMB LAB_X44_Y28 1 " "Info: 565: + IC(1.029 ns) + CELL(0.275 ns) = 145.406 ns; Loc. = LAB_X44_Y28; Fanout = 1; COMB Node = 'process_0~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { process_0~5 process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 145.943 ns process_0~13 566 COMB LAB_X44_Y28 1 " "Info: 566: + IC(0.127 ns) + CELL(0.410 ns) = 145.943 ns; Loc. = LAB_X44_Y28; Fanout = 1; COMB Node = 'process_0~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { process_0~7 process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 146.508 ns ld~0 567 COMB LAB_X44_Y28 1 " "Info: 567: + IC(0.415 ns) + CELL(0.150 ns) = 146.508 ns; Loc. = LAB_X44_Y28; Fanout = 1; COMB Node = 'ld~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { process_0~13 ld~0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 146.592 ns ld~reg0 568 REG LAB_X44_Y28 2 " "Info: 568: + IC(0.000 ns) + CELL(0.084 ns) = 146.592 ns; Loc. = LAB_X44_Y28; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ld~0 ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "68.351 ns ( 46.63 % ) " "Info: Total cell delay = 68.351 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "78.241 ns ( 53.37 % ) " "Info: Total interconnect delay = 78.241 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "146.592 ns" { num[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~9 Add3~11 Add3~13 Add3~15 Add3~17 Add3~19 Add3~21 Add3~23 Add3~25 Add3~27 Add3~29 Add3~31 Add3~33 Add3~35 Add3~37 Add3~39 Add3~41 Add3~43 Add3~45 Add3~47 Add3~49 Add3~51 Add3~53 Add3~55 Add3~57 Add3~59 Add3~61 Add3~62 process_0~0 Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[132]~941 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[166]~1522 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[203]~950 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~963 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~995 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1008 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[499]~1068 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[630]~1147 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1210 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1802 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1473 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~21 Add7~22 process_0~5 process_0~7 process_0~13 ld~0 ld~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld 0 " "Info: Pin \"ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Info: Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:16:54 2023 " "Info: Processing ended: Tue Nov 28 18:16:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:16:56 2023 " "Info: Processing started: Tue Nov 28 18:16:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:16:58 2023 " "Info: Processing ended: Tue Nov 28 18:16:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:16:59 2023 " "Info: Processing started: Tue Nov 28 18:16:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "n\[1\] " "Warning: Node \"n\[1\]\" is a latch" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "n\[2\] " "Warning: Node \"n\[2\]\" is a latch" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[0\] " "Info: Assuming node \"sw\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[1\] " "Info: Assuming node \"sw\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[2\] " "Info: Assuming node \"sw\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "process_0~14 " "Info: Detected gated clock \"process_0~14\" as buffer" {  } { { "h:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register num\[0\] register ld~reg0 7.09 MHz 141.001 ns Internal " "Info: Clock \"clk\" has Internal fmax of 7.09 MHz between source register \"num\[0\]\" and destination register \"ld~reg0\" (period= 141.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "140.861 ns + Longest register register " "Info: + Longest register to register delay is 140.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[0\] 1 REG LCFF_X59_Y37_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y37_N1; Fanout = 6; REG Node = 'num\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.393 ns) 0.708 ns Add3~1 2 COMB LCCOMB_X59_Y37_N0 2 " "Info: 2: + IC(0.315 ns) + CELL(0.393 ns) = 0.708 ns; Loc. = LCCOMB_X59_Y37_N0; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { num[0] Add3~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.779 ns Add3~3 3 COMB LCCOMB_X59_Y37_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.779 ns; Loc. = LCCOMB_X59_Y37_N2; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.850 ns Add3~5 4 COMB LCCOMB_X59_Y37_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.850 ns; Loc. = LCCOMB_X59_Y37_N4; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.921 ns Add3~7 5 COMB LCCOMB_X59_Y37_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.921 ns; Loc. = LCCOMB_X59_Y37_N6; Fanout = 2; COMB Node = 'Add3~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~5 Add3~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.992 ns Add3~9 6 COMB LCCOMB_X59_Y37_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.992 ns; Loc. = LCCOMB_X59_Y37_N8; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~7 Add3~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.063 ns Add3~11 7 COMB LCCOMB_X59_Y37_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.063 ns; Loc. = LCCOMB_X59_Y37_N10; Fanout = 2; COMB Node = 'Add3~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~9 Add3~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.134 ns Add3~13 8 COMB LCCOMB_X59_Y37_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.134 ns; Loc. = LCCOMB_X59_Y37_N12; Fanout = 2; COMB Node = 'Add3~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~11 Add3~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.293 ns Add3~15 9 COMB LCCOMB_X59_Y37_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.293 ns; Loc. = LCCOMB_X59_Y37_N14; Fanout = 2; COMB Node = 'Add3~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add3~13 Add3~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.364 ns Add3~17 10 COMB LCCOMB_X59_Y37_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.364 ns; Loc. = LCCOMB_X59_Y37_N16; Fanout = 2; COMB Node = 'Add3~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~15 Add3~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.435 ns Add3~19 11 COMB LCCOMB_X59_Y37_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.435 ns; Loc. = LCCOMB_X59_Y37_N18; Fanout = 2; COMB Node = 'Add3~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~17 Add3~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.506 ns Add3~21 12 COMB LCCOMB_X59_Y37_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.506 ns; Loc. = LCCOMB_X59_Y37_N20; Fanout = 2; COMB Node = 'Add3~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~19 Add3~21 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.577 ns Add3~23 13 COMB LCCOMB_X59_Y37_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.577 ns; Loc. = LCCOMB_X59_Y37_N22; Fanout = 2; COMB Node = 'Add3~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~21 Add3~23 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.648 ns Add3~25 14 COMB LCCOMB_X59_Y37_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.648 ns; Loc. = LCCOMB_X59_Y37_N24; Fanout = 2; COMB Node = 'Add3~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~23 Add3~25 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.719 ns Add3~27 15 COMB LCCOMB_X59_Y37_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.719 ns; Loc. = LCCOMB_X59_Y37_N26; Fanout = 2; COMB Node = 'Add3~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~25 Add3~27 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.790 ns Add3~29 16 COMB LCCOMB_X59_Y37_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.790 ns; Loc. = LCCOMB_X59_Y37_N28; Fanout = 2; COMB Node = 'Add3~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~27 Add3~29 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.936 ns Add3~31 17 COMB LCCOMB_X59_Y37_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.936 ns; Loc. = LCCOMB_X59_Y37_N30; Fanout = 2; COMB Node = 'Add3~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add3~29 Add3~31 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.007 ns Add3~33 18 COMB LCCOMB_X59_Y36_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.007 ns; Loc. = LCCOMB_X59_Y36_N0; Fanout = 2; COMB Node = 'Add3~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~31 Add3~33 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.078 ns Add3~35 19 COMB LCCOMB_X59_Y36_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.078 ns; Loc. = LCCOMB_X59_Y36_N2; Fanout = 2; COMB Node = 'Add3~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~33 Add3~35 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.149 ns Add3~37 20 COMB LCCOMB_X59_Y36_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.149 ns; Loc. = LCCOMB_X59_Y36_N4; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~35 Add3~37 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.220 ns Add3~39 21 COMB LCCOMB_X59_Y36_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.220 ns; Loc. = LCCOMB_X59_Y36_N6; Fanout = 2; COMB Node = 'Add3~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~37 Add3~39 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.291 ns Add3~41 22 COMB LCCOMB_X59_Y36_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.291 ns; Loc. = LCCOMB_X59_Y36_N8; Fanout = 2; COMB Node = 'Add3~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~39 Add3~41 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.362 ns Add3~43 23 COMB LCCOMB_X59_Y36_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.362 ns; Loc. = LCCOMB_X59_Y36_N10; Fanout = 2; COMB Node = 'Add3~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~41 Add3~43 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.433 ns Add3~45 24 COMB LCCOMB_X59_Y36_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.433 ns; Loc. = LCCOMB_X59_Y36_N12; Fanout = 2; COMB Node = 'Add3~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~43 Add3~45 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.592 ns Add3~47 25 COMB LCCOMB_X59_Y36_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.592 ns; Loc. = LCCOMB_X59_Y36_N14; Fanout = 2; COMB Node = 'Add3~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add3~45 Add3~47 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.663 ns Add3~49 26 COMB LCCOMB_X59_Y36_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.663 ns; Loc. = LCCOMB_X59_Y36_N16; Fanout = 2; COMB Node = 'Add3~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~47 Add3~49 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.734 ns Add3~51 27 COMB LCCOMB_X59_Y36_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.734 ns; Loc. = LCCOMB_X59_Y36_N18; Fanout = 2; COMB Node = 'Add3~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~49 Add3~51 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.805 ns Add3~53 28 COMB LCCOMB_X59_Y36_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.805 ns; Loc. = LCCOMB_X59_Y36_N20; Fanout = 2; COMB Node = 'Add3~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~51 Add3~53 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.876 ns Add3~55 29 COMB LCCOMB_X59_Y36_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.876 ns; Loc. = LCCOMB_X59_Y36_N22; Fanout = 2; COMB Node = 'Add3~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~53 Add3~55 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.947 ns Add3~57 30 COMB LCCOMB_X59_Y36_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.947 ns; Loc. = LCCOMB_X59_Y36_N24; Fanout = 2; COMB Node = 'Add3~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~55 Add3~57 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.018 ns Add3~59 31 COMB LCCOMB_X59_Y36_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.018 ns; Loc. = LCCOMB_X59_Y36_N26; Fanout = 2; COMB Node = 'Add3~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~57 Add3~59 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.089 ns Add3~61 32 COMB LCCOMB_X59_Y36_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.089 ns; Loc. = LCCOMB_X59_Y36_N28; Fanout = 1; COMB Node = 'Add3~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~59 Add3~61 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.499 ns Add3~62 33 COMB LCCOMB_X59_Y36_N30 191 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.499 ns; Loc. = LCCOMB_X59_Y36_N30; Fanout = 191; COMB Node = 'Add3~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~61 Add3~62 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.150 ns) 4.417 ns process_0~0 34 COMB LCCOMB_X60_Y37_N0 2 " "Info: 34: + IC(0.768 ns) + CELL(0.150 ns) = 4.417 ns; Loc. = LCCOMB_X60_Y37_N0; Fanout = 2; COMB Node = 'process_0~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Add3~62 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.393 ns) 5.475 ns Add5~1 35 COMB LCCOMB_X58_Y37_N0 2 " "Info: 35: + IC(0.665 ns) + CELL(0.393 ns) = 5.475 ns; Loc. = LCCOMB_X58_Y37_N0; Fanout = 2; COMB Node = 'Add5~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { process_0~0 Add5~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.546 ns Add5~3 36 COMB LCCOMB_X58_Y37_N2 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 5.546 ns; Loc. = LCCOMB_X58_Y37_N2; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~1 Add5~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.617 ns Add5~5 37 COMB LCCOMB_X58_Y37_N4 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 5.617 ns; Loc. = LCCOMB_X58_Y37_N4; Fanout = 2; COMB Node = 'Add5~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~3 Add5~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.688 ns Add5~7 38 COMB LCCOMB_X58_Y37_N6 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 5.688 ns; Loc. = LCCOMB_X58_Y37_N6; Fanout = 2; COMB Node = 'Add5~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~5 Add5~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.759 ns Add5~9 39 COMB LCCOMB_X58_Y37_N8 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 5.759 ns; Loc. = LCCOMB_X58_Y37_N8; Fanout = 2; COMB Node = 'Add5~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~7 Add5~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.830 ns Add5~11 40 COMB LCCOMB_X58_Y37_N10 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 5.830 ns; Loc. = LCCOMB_X58_Y37_N10; Fanout = 2; COMB Node = 'Add5~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~9 Add5~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.901 ns Add5~13 41 COMB LCCOMB_X58_Y37_N12 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 5.901 ns; Loc. = LCCOMB_X58_Y37_N12; Fanout = 2; COMB Node = 'Add5~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~11 Add5~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.060 ns Add5~15 42 COMB LCCOMB_X58_Y37_N14 2 " "Info: 42: + IC(0.000 ns) + CELL(0.159 ns) = 6.060 ns; Loc. = LCCOMB_X58_Y37_N14; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add5~13 Add5~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.131 ns Add5~17 43 COMB LCCOMB_X58_Y37_N16 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.131 ns; Loc. = LCCOMB_X58_Y37_N16; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.202 ns Add5~19 44 COMB LCCOMB_X58_Y37_N18 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.202 ns; Loc. = LCCOMB_X58_Y37_N18; Fanout = 2; COMB Node = 'Add5~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.273 ns Add5~21 45 COMB LCCOMB_X58_Y37_N20 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 6.273 ns; Loc. = LCCOMB_X58_Y37_N20; Fanout = 2; COMB Node = 'Add5~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~19 Add5~21 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.344 ns Add5~23 46 COMB LCCOMB_X58_Y37_N22 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 6.344 ns; Loc. = LCCOMB_X58_Y37_N22; Fanout = 2; COMB Node = 'Add5~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~21 Add5~23 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.415 ns Add5~25 47 COMB LCCOMB_X58_Y37_N24 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 6.415 ns; Loc. = LCCOMB_X58_Y37_N24; Fanout = 2; COMB Node = 'Add5~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~23 Add5~25 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.486 ns Add5~27 48 COMB LCCOMB_X58_Y37_N26 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 6.486 ns; Loc. = LCCOMB_X58_Y37_N26; Fanout = 2; COMB Node = 'Add5~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~25 Add5~27 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.557 ns Add5~29 49 COMB LCCOMB_X58_Y37_N28 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 6.557 ns; Loc. = LCCOMB_X58_Y37_N28; Fanout = 2; COMB Node = 'Add5~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~27 Add5~29 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.703 ns Add5~31 50 COMB LCCOMB_X58_Y37_N30 2 " "Info: 50: + IC(0.000 ns) + CELL(0.146 ns) = 6.703 ns; Loc. = LCCOMB_X58_Y37_N30; Fanout = 2; COMB Node = 'Add5~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add5~29 Add5~31 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.774 ns Add5~33 51 COMB LCCOMB_X58_Y36_N0 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 6.774 ns; Loc. = LCCOMB_X58_Y36_N0; Fanout = 2; COMB Node = 'Add5~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~31 Add5~33 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.845 ns Add5~35 52 COMB LCCOMB_X58_Y36_N2 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 6.845 ns; Loc. = LCCOMB_X58_Y36_N2; Fanout = 2; COMB Node = 'Add5~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~33 Add5~35 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.916 ns Add5~37 53 COMB LCCOMB_X58_Y36_N4 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 6.916 ns; Loc. = LCCOMB_X58_Y36_N4; Fanout = 2; COMB Node = 'Add5~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~35 Add5~37 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.987 ns Add5~39 54 COMB LCCOMB_X58_Y36_N6 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 6.987 ns; Loc. = LCCOMB_X58_Y36_N6; Fanout = 2; COMB Node = 'Add5~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~37 Add5~39 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.058 ns Add5~41 55 COMB LCCOMB_X58_Y36_N8 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.058 ns; Loc. = LCCOMB_X58_Y36_N8; Fanout = 2; COMB Node = 'Add5~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~39 Add5~41 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.129 ns Add5~43 56 COMB LCCOMB_X58_Y36_N10 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.129 ns; Loc. = LCCOMB_X58_Y36_N10; Fanout = 2; COMB Node = 'Add5~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~41 Add5~43 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.200 ns Add5~45 57 COMB LCCOMB_X58_Y36_N12 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 7.200 ns; Loc. = LCCOMB_X58_Y36_N12; Fanout = 2; COMB Node = 'Add5~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~43 Add5~45 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.359 ns Add5~47 58 COMB LCCOMB_X58_Y36_N14 2 " "Info: 58: + IC(0.000 ns) + CELL(0.159 ns) = 7.359 ns; Loc. = LCCOMB_X58_Y36_N14; Fanout = 2; COMB Node = 'Add5~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add5~45 Add5~47 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.430 ns Add5~49 59 COMB LCCOMB_X58_Y36_N16 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 7.430 ns; Loc. = LCCOMB_X58_Y36_N16; Fanout = 2; COMB Node = 'Add5~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~47 Add5~49 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.501 ns Add5~51 60 COMB LCCOMB_X58_Y36_N18 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 7.501 ns; Loc. = LCCOMB_X58_Y36_N18; Fanout = 2; COMB Node = 'Add5~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~49 Add5~51 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.572 ns Add5~53 61 COMB LCCOMB_X58_Y36_N20 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 7.572 ns; Loc. = LCCOMB_X58_Y36_N20; Fanout = 2; COMB Node = 'Add5~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~51 Add5~53 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.643 ns Add5~55 62 COMB LCCOMB_X58_Y36_N22 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 7.643 ns; Loc. = LCCOMB_X58_Y36_N22; Fanout = 2; COMB Node = 'Add5~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~53 Add5~55 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.714 ns Add5~57 63 COMB LCCOMB_X58_Y36_N24 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 7.714 ns; Loc. = LCCOMB_X58_Y36_N24; Fanout = 2; COMB Node = 'Add5~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~55 Add5~57 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.785 ns Add5~59 64 COMB LCCOMB_X58_Y36_N26 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 7.785 ns; Loc. = LCCOMB_X58_Y36_N26; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~57 Add5~59 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.856 ns Add5~61 65 COMB LCCOMB_X58_Y36_N28 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 7.856 ns; Loc. = LCCOMB_X58_Y36_N28; Fanout = 1; COMB Node = 'Add5~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~61 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.266 ns Add5~62 66 COMB LCCOMB_X58_Y36_N30 6 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 8.266 ns; Loc. = LCCOMB_X58_Y36_N30; Fanout = 6; COMB Node = 'Add5~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~61 Add5~62 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.275 ns) 9.333 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926 67 COMB LCCOMB_X57_Y38_N8 3 " "Info: 67: + IC(0.792 ns) + CELL(0.275 ns) = 9.333 ns; Loc. = LCCOMB_X57_Y38_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 9.983 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3 68 COMB LCCOMB_X57_Y38_N22 2 " "Info: 68: + IC(0.257 ns) + CELL(0.393 ns) = 9.983 ns; Loc. = LCCOMB_X57_Y38_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.054 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5 69 COMB LCCOMB_X57_Y38_N24 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 10.054 ns; Loc. = LCCOMB_X57_Y38_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.464 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6 70 COMB LCCOMB_X57_Y38_N26 7 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 10.464 ns; Loc. = LCCOMB_X57_Y38_N26; Fanout = 7; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.150 ns) 10.897 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929 71 COMB LCCOMB_X57_Y38_N30 3 " "Info: 71: + IC(0.283 ns) + CELL(0.150 ns) = 10.897 ns; Loc. = LCCOMB_X57_Y38_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.393 ns) 11.718 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3 72 COMB LCCOMB_X56_Y38_N2 2 " "Info: 72: + IC(0.428 ns) + CELL(0.393 ns) = 11.718 ns; Loc. = LCCOMB_X56_Y38_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.789 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5 73 COMB LCCOMB_X56_Y38_N4 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 11.789 ns; Loc. = LCCOMB_X56_Y38_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.860 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7 74 COMB LCCOMB_X56_Y38_N6 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 11.860 ns; Loc. = LCCOMB_X56_Y38_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.270 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8 75 COMB LCCOMB_X56_Y38_N8 11 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 12.270 ns; Loc. = LCCOMB_X56_Y38_N8; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.150 ns) 12.928 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515 76 COMB LCCOMB_X57_Y38_N18 2 " "Info: 76: + IC(0.508 ns) + CELL(0.150 ns) = 12.928 ns; Loc. = LCCOMB_X57_Y38_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.393 ns) 13.753 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5 77 COMB LCCOMB_X56_Y38_N18 2 " "Info: 77: + IC(0.432 ns) + CELL(0.393 ns) = 13.753 ns; Loc. = LCCOMB_X56_Y38_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.824 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7 78 COMB LCCOMB_X56_Y38_N20 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 13.824 ns; Loc. = LCCOMB_X56_Y38_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.895 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9 79 COMB LCCOMB_X56_Y38_N22 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 13.895 ns; Loc. = LCCOMB_X56_Y38_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.305 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10 80 COMB LCCOMB_X56_Y38_N24 14 " "Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 14.305 ns; Loc. = LCCOMB_X56_Y38_N24; Fanout = 14; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.150 ns) 15.235 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[133\]~940 81 COMB LCCOMB_X56_Y35_N22 2 " "Info: 81: + IC(0.780 ns) + CELL(0.150 ns) = 15.235 ns; Loc. = LCCOMB_X56_Y35_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[133\]~940'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.414 ns) 16.382 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5 82 COMB LCCOMB_X56_Y34_N8 2 " "Info: 82: + IC(0.733 ns) + CELL(0.414 ns) = 16.382 ns; Loc. = LCCOMB_X56_Y34_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.453 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7 83 COMB LCCOMB_X56_Y34_N10 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 16.453 ns; Loc. = LCCOMB_X56_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.524 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9 84 COMB LCCOMB_X56_Y34_N12 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 16.524 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 16.683 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11 85 COMB LCCOMB_X56_Y34_N14 1 " "Info: 85: + IC(0.000 ns) + CELL(0.159 ns) = 16.683 ns; Loc. = LCCOMB_X56_Y34_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.093 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12 86 COMB LCCOMB_X56_Y34_N16 17 " "Info: 86: + IC(0.000 ns) + CELL(0.410 ns) = 17.093 ns; Loc. = LCCOMB_X56_Y34_N16; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.275 ns) 18.137 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~945 87 COMB LCCOMB_X56_Y38_N12 3 " "Info: 87: + IC(0.769 ns) + CELL(0.275 ns) = 18.137 ns; Loc. = LCCOMB_X56_Y38_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~945'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.393 ns) 19.278 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7 88 COMB LCCOMB_X57_Y34_N10 2 " "Info: 88: + IC(0.748 ns) + CELL(0.393 ns) = 19.278 ns; Loc. = LCCOMB_X57_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.349 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9 89 COMB LCCOMB_X57_Y34_N12 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 19.349 ns; Loc. = LCCOMB_X57_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.508 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11 90 COMB LCCOMB_X57_Y34_N14 2 " "Info: 90: + IC(0.000 ns) + CELL(0.159 ns) = 19.508 ns; Loc. = LCCOMB_X57_Y34_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.579 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13 91 COMB LCCOMB_X57_Y34_N16 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 19.579 ns; Loc. = LCCOMB_X57_Y34_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.989 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14 92 COMB LCCOMB_X57_Y34_N18 20 " "Info: 92: + IC(0.000 ns) + CELL(0.410 ns) = 19.989 ns; Loc. = LCCOMB_X57_Y34_N18; Fanout = 20; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 20.876 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~954 93 COMB LCCOMB_X60_Y34_N4 2 " "Info: 93: + IC(0.737 ns) + CELL(0.150 ns) = 20.876 ns; Loc. = LCCOMB_X60_Y34_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~954'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.414 ns) 21.966 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7 94 COMB LCCOMB_X58_Y34_N6 2 " "Info: 94: + IC(0.676 ns) + CELL(0.414 ns) = 21.966 ns; Loc. = LCCOMB_X58_Y34_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.037 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9 95 COMB LCCOMB_X58_Y34_N8 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 22.037 ns; Loc. = LCCOMB_X58_Y34_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.108 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11 96 COMB LCCOMB_X58_Y34_N10 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 22.108 ns; Loc. = LCCOMB_X58_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.179 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13 97 COMB LCCOMB_X58_Y34_N12 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 22.179 ns; Loc. = LCCOMB_X58_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.338 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15 98 COMB LCCOMB_X58_Y34_N14 1 " "Info: 98: + IC(0.000 ns) + CELL(0.159 ns) = 22.338 ns; Loc. = LCCOMB_X58_Y34_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.748 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16 99 COMB LCCOMB_X58_Y34_N16 23 " "Info: 99: + IC(0.000 ns) + CELL(0.410 ns) = 22.748 ns; Loc. = LCCOMB_X58_Y34_N16; Fanout = 23; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.271 ns) 23.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[237\]~1529 100 COMB LCCOMB_X60_Y33_N6 3 " "Info: 100: + IC(0.708 ns) + CELL(0.271 ns) = 23.727 ns; Loc. = LCCOMB_X60_Y33_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[237\]~1529'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.414 ns) 25.112 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15 101 COMB LCCOMB_X59_Y34_N20 2 " "Info: 101: + IC(0.971 ns) + CELL(0.414 ns) = 25.112 ns; Loc. = LCCOMB_X59_Y34_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.183 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17 102 COMB LCCOMB_X59_Y34_N22 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 25.183 ns; Loc. = LCCOMB_X59_Y34_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.593 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18 103 COMB LCCOMB_X59_Y34_N24 26 " "Info: 103: + IC(0.000 ns) + CELL(0.410 ns) = 25.593 ns; Loc. = LCCOMB_X59_Y34_N24; Fanout = 26; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.150 ns) 26.729 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971 104 COMB LCCOMB_X57_Y33_N16 2 " "Info: 104: + IC(0.986 ns) + CELL(0.150 ns) = 26.729 ns; Loc. = LCCOMB_X57_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.393 ns) 27.781 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9 105 COMB LCCOMB_X59_Y32_N18 2 " "Info: 105: + IC(0.659 ns) + CELL(0.393 ns) = 27.781 ns; Loc. = LCCOMB_X59_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.852 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11 106 COMB LCCOMB_X59_Y32_N20 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 27.852 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.923 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13 107 COMB LCCOMB_X59_Y32_N22 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 27.923 ns; Loc. = LCCOMB_X59_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.994 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15 108 COMB LCCOMB_X59_Y32_N24 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 27.994 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.065 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17 109 COMB LCCOMB_X59_Y32_N26 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 28.065 ns; Loc. = LCCOMB_X59_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.136 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19 110 COMB LCCOMB_X59_Y32_N28 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 28.136 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.546 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20 111 COMB LCCOMB_X59_Y32_N30 29 " "Info: 111: + IC(0.000 ns) + CELL(0.410 ns) = 28.546 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 29; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.150 ns) 29.684 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984 112 COMB LCCOMB_X62_Y31_N24 2 " "Info: 112: + IC(0.988 ns) + CELL(0.150 ns) = 29.684 ns; Loc. = LCCOMB_X62_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.393 ns) 31.068 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7 113 COMB LCCOMB_X59_Y33_N12 2 " "Info: 113: + IC(0.991 ns) + CELL(0.393 ns) = 31.068 ns; Loc. = LCCOMB_X59_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.227 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9 114 COMB LCCOMB_X59_Y33_N14 2 " "Info: 114: + IC(0.000 ns) + CELL(0.159 ns) = 31.227 ns; Loc. = LCCOMB_X59_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.298 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11 115 COMB LCCOMB_X59_Y33_N16 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 31.298 ns; Loc. = LCCOMB_X59_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.369 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13 116 COMB LCCOMB_X59_Y33_N18 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 31.369 ns; Loc. = LCCOMB_X59_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.440 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15 117 COMB LCCOMB_X59_Y33_N20 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 31.440 ns; Loc. = LCCOMB_X59_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.511 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17 118 COMB LCCOMB_X59_Y33_N22 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 31.511 ns; Loc. = LCCOMB_X59_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.582 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19 119 COMB LCCOMB_X59_Y33_N24 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 31.582 ns; Loc. = LCCOMB_X59_Y33_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.653 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21 120 COMB LCCOMB_X59_Y33_N26 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 31.653 ns; Loc. = LCCOMB_X59_Y33_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.063 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22 121 COMB LCCOMB_X59_Y33_N28 32 " "Info: 121: + IC(0.000 ns) + CELL(0.410 ns) = 32.063 ns; Loc. = LCCOMB_X59_Y33_N28; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.150 ns) 33.223 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[333\]~994 122 COMB LCCOMB_X62_Y31_N28 2 " "Info: 122: + IC(1.010 ns) + CELL(0.150 ns) = 33.223 ns; Loc. = LCCOMB_X62_Y31_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[333\]~994'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.504 ns) 34.477 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9 123 COMB LCCOMB_X61_Y33_N14 2 " "Info: 123: + IC(0.750 ns) + CELL(0.504 ns) = 34.477 ns; Loc. = LCCOMB_X61_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.548 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11 124 COMB LCCOMB_X61_Y33_N16 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 34.548 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.619 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13 125 COMB LCCOMB_X61_Y33_N18 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 34.619 ns; Loc. = LCCOMB_X61_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.690 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15 126 COMB LCCOMB_X61_Y33_N20 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 34.690 ns; Loc. = LCCOMB_X61_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.761 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17 127 COMB LCCOMB_X61_Y33_N22 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 34.761 ns; Loc. = LCCOMB_X61_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.832 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19 128 COMB LCCOMB_X61_Y33_N24 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 34.832 ns; Loc. = LCCOMB_X61_Y33_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.903 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21 129 COMB LCCOMB_X61_Y33_N26 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 34.903 ns; Loc. = LCCOMB_X61_Y33_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.974 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23 130 COMB LCCOMB_X61_Y33_N28 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 34.974 ns; Loc. = LCCOMB_X61_Y33_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.384 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24 131 COMB LCCOMB_X61_Y33_N30 35 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 35.384 ns; Loc. = LCCOMB_X61_Y33_N30; Fanout = 35; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.150 ns) 36.393 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[363\]~1011 132 COMB LCCOMB_X60_Y29_N2 3 " "Info: 132: + IC(0.859 ns) + CELL(0.150 ns) = 36.393 ns; Loc. = LCCOMB_X60_Y29_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[363\]~1011'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.414 ns) 37.563 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[1\]~3 133 COMB LCCOMB_X61_Y31_N6 2 " "Info: 133: + IC(0.756 ns) + CELL(0.414 ns) = 37.563 ns; Loc. = LCCOMB_X61_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.634 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[2\]~5 134 COMB LCCOMB_X61_Y31_N8 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 37.634 ns; Loc. = LCCOMB_X61_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.705 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7 135 COMB LCCOMB_X61_Y31_N10 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 37.705 ns; Loc. = LCCOMB_X61_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.776 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9 136 COMB LCCOMB_X61_Y31_N12 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 37.776 ns; Loc. = LCCOMB_X61_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 37.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11 137 COMB LCCOMB_X61_Y31_N14 2 " "Info: 137: + IC(0.000 ns) + CELL(0.159 ns) = 37.935 ns; Loc. = LCCOMB_X61_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.006 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13 138 COMB LCCOMB_X61_Y31_N16 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 38.006 ns; Loc. = LCCOMB_X61_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.077 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15 139 COMB LCCOMB_X61_Y31_N18 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 38.077 ns; Loc. = LCCOMB_X61_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.148 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17 140 COMB LCCOMB_X61_Y31_N20 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 38.148 ns; Loc. = LCCOMB_X61_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.219 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19 141 COMB LCCOMB_X61_Y31_N22 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 38.219 ns; Loc. = LCCOMB_X61_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.290 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21 142 COMB LCCOMB_X61_Y31_N24 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 38.290 ns; Loc. = LCCOMB_X61_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.361 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23 143 COMB LCCOMB_X61_Y31_N26 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 38.361 ns; Loc. = LCCOMB_X61_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 38.432 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25 144 COMB LCCOMB_X61_Y31_N28 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 38.432 ns; Loc. = LCCOMB_X61_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.842 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26 145 COMB LCCOMB_X61_Y31_N30 38 " "Info: 145: + IC(0.000 ns) + CELL(0.410 ns) = 38.842 ns; Loc. = LCCOMB_X61_Y31_N30; Fanout = 38; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.150 ns) 39.833 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025 146 COMB LCCOMB_X60_Y28_N16 3 " "Info: 146: + IC(0.841 ns) + CELL(0.150 ns) = 39.833 ns; Loc. = LCCOMB_X60_Y28_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.393 ns) 40.970 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3 147 COMB LCCOMB_X61_Y30_N4 2 " "Info: 147: + IC(0.744 ns) + CELL(0.393 ns) = 40.970 ns; Loc. = LCCOMB_X61_Y30_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.041 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5 148 COMB LCCOMB_X61_Y30_N6 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 41.041 ns; Loc. = LCCOMB_X61_Y30_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.112 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7 149 COMB LCCOMB_X61_Y30_N8 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 41.112 ns; Loc. = LCCOMB_X61_Y30_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.183 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9 150 COMB LCCOMB_X61_Y30_N10 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 41.183 ns; Loc. = LCCOMB_X61_Y30_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.254 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11 151 COMB LCCOMB_X61_Y30_N12 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 41.254 ns; Loc. = LCCOMB_X61_Y30_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.413 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13 152 COMB LCCOMB_X61_Y30_N14 2 " "Info: 152: + IC(0.000 ns) + CELL(0.159 ns) = 41.413 ns; Loc. = LCCOMB_X61_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15 153 COMB LCCOMB_X61_Y30_N16 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 41.484 ns; Loc. = LCCOMB_X61_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17 154 COMB LCCOMB_X61_Y30_N18 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 41.555 ns; Loc. = LCCOMB_X61_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19 155 COMB LCCOMB_X61_Y30_N20 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 41.626 ns; Loc. = LCCOMB_X61_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21 156 COMB LCCOMB_X61_Y30_N22 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 41.697 ns; Loc. = LCCOMB_X61_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.768 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23 157 COMB LCCOMB_X61_Y30_N24 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 41.768 ns; Loc. = LCCOMB_X61_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.839 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25 158 COMB LCCOMB_X61_Y30_N26 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 41.839 ns; Loc. = LCCOMB_X61_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.910 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27 159 COMB LCCOMB_X61_Y30_N28 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 41.910 ns; Loc. = LCCOMB_X61_Y30_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.320 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28 160 COMB LCCOMB_X61_Y30_N30 41 " "Info: 160: + IC(0.000 ns) + CELL(0.410 ns) = 42.320 ns; Loc. = LCCOMB_X61_Y30_N30; Fanout = 41; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.275 ns) 43.663 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040 161 COMB LCCOMB_X58_Y26_N2 3 " "Info: 161: + IC(1.068 ns) + CELL(0.275 ns) = 43.663 ns; Loc. = LCCOMB_X58_Y26_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.414 ns) 44.828 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3 162 COMB LCCOMB_X59_Y28_N2 2 " "Info: 162: + IC(0.751 ns) + CELL(0.414 ns) = 44.828 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.899 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5 163 COMB LCCOMB_X59_Y28_N4 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 44.899 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.970 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7 164 COMB LCCOMB_X59_Y28_N6 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 44.970 ns; Loc. = LCCOMB_X59_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.041 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9 165 COMB LCCOMB_X59_Y28_N8 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 45.041 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.112 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11 166 COMB LCCOMB_X59_Y28_N10 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 45.112 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.183 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13 167 COMB LCCOMB_X59_Y28_N12 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 45.183 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 45.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15 168 COMB LCCOMB_X59_Y28_N14 2 " "Info: 168: + IC(0.000 ns) + CELL(0.159 ns) = 45.342 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.413 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17 169 COMB LCCOMB_X59_Y28_N16 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 45.413 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19 170 COMB LCCOMB_X59_Y28_N18 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 45.484 ns; Loc. = LCCOMB_X59_Y28_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21 171 COMB LCCOMB_X59_Y28_N20 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 45.555 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23 172 COMB LCCOMB_X59_Y28_N22 2 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 45.626 ns; Loc. = LCCOMB_X59_Y28_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25 173 COMB LCCOMB_X59_Y28_N24 2 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 45.697 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.768 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27 174 COMB LCCOMB_X59_Y28_N26 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 45.768 ns; Loc. = LCCOMB_X59_Y28_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.839 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29 175 COMB LCCOMB_X59_Y28_N28 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 45.839 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.249 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30 176 COMB LCCOMB_X59_Y28_N30 44 " "Info: 176: + IC(0.000 ns) + CELL(0.410 ns) = 46.249 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 44; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.150 ns) 47.362 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602 177 COMB LCCOMB_X61_Y31_N2 3 " "Info: 177: + IC(0.963 ns) + CELL(0.150 ns) = 47.362 ns; Loc. = LCCOMB_X61_Y31_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.393 ns) 48.675 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9 178 COMB LCCOMB_X59_Y30_N24 2 " "Info: 178: + IC(0.920 ns) + CELL(0.393 ns) = 48.675 ns; Loc. = LCCOMB_X59_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.746 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11 179 COMB LCCOMB_X59_Y30_N26 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 48.746 ns; Loc. = LCCOMB_X59_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.817 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13 180 COMB LCCOMB_X59_Y30_N28 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 48.817 ns; Loc. = LCCOMB_X59_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 48.963 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15 181 COMB LCCOMB_X59_Y30_N30 2 " "Info: 181: + IC(0.000 ns) + CELL(0.146 ns) = 48.963 ns; Loc. = LCCOMB_X59_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.034 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17 182 COMB LCCOMB_X59_Y29_N0 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 49.034 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.105 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19 183 COMB LCCOMB_X59_Y29_N2 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 49.105 ns; Loc. = LCCOMB_X59_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.176 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21 184 COMB LCCOMB_X59_Y29_N4 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 49.176 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.247 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23 185 COMB LCCOMB_X59_Y29_N6 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 49.247 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.318 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25 186 COMB LCCOMB_X59_Y29_N8 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 49.318 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.389 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27 187 COMB LCCOMB_X59_Y29_N10 2 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 49.389 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.460 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29 188 COMB LCCOMB_X59_Y29_N12 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 49.460 ns; Loc. = LCCOMB_X59_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 49.619 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31 189 COMB LCCOMB_X59_Y29_N14 1 " "Info: 189: + IC(0.000 ns) + CELL(0.159 ns) = 49.619 ns; Loc. = LCCOMB_X59_Y29_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 50.029 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32 190 COMB LCCOMB_X59_Y29_N16 47 " "Info: 190: + IC(0.000 ns) + CELL(0.410 ns) = 50.029 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 47; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.150 ns) 51.215 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[500\]~1614 191 COMB LCCOMB_X57_Y27_N10 3 " "Info: 191: + IC(1.036 ns) + CELL(0.150 ns) = 51.215 ns; Loc. = LCCOMB_X57_Y27_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[500\]~1614'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.414 ns) 52.394 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13 192 COMB LCCOMB_X58_Y30_N26 2 " "Info: 192: + IC(0.765 ns) + CELL(0.414 ns) = 52.394 ns; Loc. = LCCOMB_X58_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.465 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15 193 COMB LCCOMB_X58_Y30_N28 2 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 52.465 ns; Loc. = LCCOMB_X58_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 52.611 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17 194 COMB LCCOMB_X58_Y30_N30 2 " "Info: 194: + IC(0.000 ns) + CELL(0.146 ns) = 52.611 ns; Loc. = LCCOMB_X58_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.682 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19 195 COMB LCCOMB_X58_Y29_N0 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 52.682 ns; Loc. = LCCOMB_X58_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.753 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21 196 COMB LCCOMB_X58_Y29_N2 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 52.753 ns; Loc. = LCCOMB_X58_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.824 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23 197 COMB LCCOMB_X58_Y29_N4 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 52.824 ns; Loc. = LCCOMB_X58_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.895 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25 198 COMB LCCOMB_X58_Y29_N6 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 52.895 ns; Loc. = LCCOMB_X58_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.966 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27 199 COMB LCCOMB_X58_Y29_N8 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 52.966 ns; Loc. = LCCOMB_X58_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.037 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29 200 COMB LCCOMB_X58_Y29_N10 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 53.037 ns; Loc. = LCCOMB_X58_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 53.108 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31 201 COMB LCCOMB_X58_Y29_N12 2 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 53.108 ns; Loc. = LCCOMB_X58_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 53.267 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33 202 COMB LCCOMB_X58_Y29_N14 1 " "Info: 202: + IC(0.000 ns) + CELL(0.159 ns) = 53.267 ns; Loc. = LCCOMB_X58_Y29_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 53.677 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34 203 COMB LCCOMB_X58_Y29_N16 50 " "Info: 203: + IC(0.000 ns) + CELL(0.410 ns) = 53.677 ns; Loc. = LCCOMB_X58_Y29_N16; Fanout = 50; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 55.079 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086 204 COMB LCCOMB_X52_Y30_N24 2 " "Info: 204: + IC(1.252 ns) + CELL(0.150 ns) = 55.079 ns; Loc. = LCCOMB_X52_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.414 ns) 56.415 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11 205 COMB LCCOMB_X57_Y30_N24 2 " "Info: 205: + IC(0.922 ns) + CELL(0.414 ns) = 56.415 ns; Loc. = LCCOMB_X57_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.486 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13 206 COMB LCCOMB_X57_Y30_N26 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 56.486 ns; Loc. = LCCOMB_X57_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.557 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15 207 COMB LCCOMB_X57_Y30_N28 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 56.557 ns; Loc. = LCCOMB_X57_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 56.703 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17 208 COMB LCCOMB_X57_Y30_N30 2 " "Info: 208: + IC(0.000 ns) + CELL(0.146 ns) = 56.703 ns; Loc. = LCCOMB_X57_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.774 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19 209 COMB LCCOMB_X57_Y29_N0 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 56.774 ns; Loc. = LCCOMB_X57_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.845 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21 210 COMB LCCOMB_X57_Y29_N2 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 56.845 ns; Loc. = LCCOMB_X57_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.916 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23 211 COMB LCCOMB_X57_Y29_N4 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 56.916 ns; Loc. = LCCOMB_X57_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.987 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25 212 COMB LCCOMB_X57_Y29_N6 2 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 56.987 ns; Loc. = LCCOMB_X57_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.058 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27 213 COMB LCCOMB_X57_Y29_N8 2 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 57.058 ns; Loc. = LCCOMB_X57_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.129 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29 214 COMB LCCOMB_X57_Y29_N10 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 57.129 ns; Loc. = LCCOMB_X57_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31 215 COMB LCCOMB_X57_Y29_N12 2 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 57.200 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 57.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33 216 COMB LCCOMB_X57_Y29_N14 2 " "Info: 216: + IC(0.000 ns) + CELL(0.159 ns) = 57.359 ns; Loc. = LCCOMB_X57_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 57.430 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35 217 COMB LCCOMB_X57_Y29_N16 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 57.430 ns; Loc. = LCCOMB_X57_Y29_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 57.840 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36 218 COMB LCCOMB_X57_Y29_N18 53 " "Info: 218: + IC(0.000 ns) + CELL(0.410 ns) = 57.840 ns; Loc. = LCCOMB_X57_Y29_N18; Fanout = 53; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.150 ns) 59.554 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647 219 COMB LCCOMB_X45_Y27_N30 3 " "Info: 219: + IC(1.564 ns) + CELL(0.150 ns) = 59.554 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 61.154 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9 220 COMB LCCOMB_X56_Y27_N20 2 " "Info: 220: + IC(1.207 ns) + CELL(0.393 ns) = 61.154 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.225 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11 221 COMB LCCOMB_X56_Y27_N22 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 61.225 ns; Loc. = LCCOMB_X56_Y27_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.296 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13 222 COMB LCCOMB_X56_Y27_N24 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 61.296 ns; Loc. = LCCOMB_X56_Y27_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.367 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15 223 COMB LCCOMB_X56_Y27_N26 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 61.367 ns; Loc. = LCCOMB_X56_Y27_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.438 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17 224 COMB LCCOMB_X56_Y27_N28 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 61.438 ns; Loc. = LCCOMB_X56_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 61.584 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19 225 COMB LCCOMB_X56_Y27_N30 2 " "Info: 225: + IC(0.000 ns) + CELL(0.146 ns) = 61.584 ns; Loc. = LCCOMB_X56_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.655 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21 226 COMB LCCOMB_X56_Y26_N0 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 61.655 ns; Loc. = LCCOMB_X56_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.726 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23 227 COMB LCCOMB_X56_Y26_N2 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 61.726 ns; Loc. = LCCOMB_X56_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.797 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25 228 COMB LCCOMB_X56_Y26_N4 2 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 61.797 ns; Loc. = LCCOMB_X56_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.868 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27 229 COMB LCCOMB_X56_Y26_N6 2 " "Info: 229: + IC(0.000 ns) + CELL(0.071 ns) = 61.868 ns; Loc. = LCCOMB_X56_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.939 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29 230 COMB LCCOMB_X56_Y26_N8 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 61.939 ns; Loc. = LCCOMB_X56_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 62.010 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31 231 COMB LCCOMB_X56_Y26_N10 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 62.010 ns; Loc. = LCCOMB_X56_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 62.081 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33 232 COMB LCCOMB_X56_Y26_N12 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 62.081 ns; Loc. = LCCOMB_X56_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 62.240 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35 233 COMB LCCOMB_X56_Y26_N14 2 " "Info: 233: + IC(0.000 ns) + CELL(0.159 ns) = 62.240 ns; Loc. = LCCOMB_X56_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 62.311 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37 234 COMB LCCOMB_X56_Y26_N16 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 62.311 ns; Loc. = LCCOMB_X56_Y26_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 62.721 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38 235 COMB LCCOMB_X56_Y26_N18 56 " "Info: 235: + IC(0.000 ns) + CELL(0.410 ns) = 62.721 ns; Loc. = LCCOMB_X56_Y26_N18; Fanout = 56; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.150 ns) 64.403 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125 236 COMB LCCOMB_X45_Y27_N0 2 " "Info: 236: + IC(1.532 ns) + CELL(0.150 ns) = 64.403 ns; Loc. = LCCOMB_X45_Y27_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.414 ns) 65.770 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11 237 COMB LCCOMB_X52_Y27_N22 2 " "Info: 237: + IC(0.953 ns) + CELL(0.414 ns) = 65.770 ns; Loc. = LCCOMB_X52_Y27_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.841 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13 238 COMB LCCOMB_X52_Y27_N24 2 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 65.841 ns; Loc. = LCCOMB_X52_Y27_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.912 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15 239 COMB LCCOMB_X52_Y27_N26 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 65.912 ns; Loc. = LCCOMB_X52_Y27_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.983 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17 240 COMB LCCOMB_X52_Y27_N28 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 65.983 ns; Loc. = LCCOMB_X52_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 66.129 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19 241 COMB LCCOMB_X52_Y27_N30 2 " "Info: 241: + IC(0.000 ns) + CELL(0.146 ns) = 66.129 ns; Loc. = LCCOMB_X52_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21 242 COMB LCCOMB_X52_Y26_N0 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 66.200 ns; Loc. = LCCOMB_X52_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.271 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23 243 COMB LCCOMB_X52_Y26_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 66.271 ns; Loc. = LCCOMB_X52_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25 244 COMB LCCOMB_X52_Y26_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 66.342 ns; Loc. = LCCOMB_X52_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.413 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27 245 COMB LCCOMB_X52_Y26_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 66.413 ns; Loc. = LCCOMB_X52_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29 246 COMB LCCOMB_X52_Y26_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 66.484 ns; Loc. = LCCOMB_X52_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31 247 COMB LCCOMB_X52_Y26_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 66.555 ns; Loc. = LCCOMB_X52_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33 248 COMB LCCOMB_X52_Y26_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 66.626 ns; Loc. = LCCOMB_X52_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 66.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35 249 COMB LCCOMB_X52_Y26_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.159 ns) = 66.785 ns; Loc. = LCCOMB_X52_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.856 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37 250 COMB LCCOMB_X52_Y26_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 66.856 ns; Loc. = LCCOMB_X52_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.927 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39 251 COMB LCCOMB_X52_Y26_N18 1 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 66.927 ns; Loc. = LCCOMB_X52_Y26_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 67.337 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40 252 COMB LCCOMB_X52_Y26_N20 59 " "Info: 252: + IC(0.000 ns) + CELL(0.410 ns) = 67.337 ns; Loc. = LCCOMB_X52_Y26_N20; Fanout = 59; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.150 ns) 68.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[635\]~1677 253 COMB LCCOMB_X56_Y30_N26 3 " "Info: 253: + IC(1.068 ns) + CELL(0.150 ns) = 68.555 ns; Loc. = LCCOMB_X56_Y30_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[635\]~1677'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.414 ns) 70.242 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19 254 COMB LCCOMB_X49_Y27_N28 2 " "Info: 254: + IC(1.273 ns) + CELL(0.414 ns) = 70.242 ns; Loc. = LCCOMB_X49_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 70.388 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21 255 COMB LCCOMB_X49_Y27_N30 2 " "Info: 255: + IC(0.000 ns) + CELL(0.146 ns) = 70.388 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.459 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23 256 COMB LCCOMB_X49_Y26_N0 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 70.459 ns; Loc. = LCCOMB_X49_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.530 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25 257 COMB LCCOMB_X49_Y26_N2 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 70.530 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.601 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27 258 COMB LCCOMB_X49_Y26_N4 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 70.601 ns; Loc. = LCCOMB_X49_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.672 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29 259 COMB LCCOMB_X49_Y26_N6 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 70.672 ns; Loc. = LCCOMB_X49_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.743 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31 260 COMB LCCOMB_X49_Y26_N8 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 70.743 ns; Loc. = LCCOMB_X49_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.814 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33 261 COMB LCCOMB_X49_Y26_N10 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 70.814 ns; Loc. = LCCOMB_X49_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.885 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35 262 COMB LCCOMB_X49_Y26_N12 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 70.885 ns; Loc. = LCCOMB_X49_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 71.044 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37 263 COMB LCCOMB_X49_Y26_N14 2 " "Info: 263: + IC(0.000 ns) + CELL(0.159 ns) = 71.044 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.115 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39 264 COMB LCCOMB_X49_Y26_N16 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 71.115 ns; Loc. = LCCOMB_X49_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 71.186 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41 265 COMB LCCOMB_X49_Y26_N18 1 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 71.186 ns; Loc. = LCCOMB_X49_Y26_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 71.596 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42 266 COMB LCCOMB_X49_Y26_N20 62 " "Info: 266: + IC(0.000 ns) + CELL(0.410 ns) = 71.596 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 62; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 73.068 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163 267 COMB LCCOMB_X56_Y30_N2 2 " "Info: 267: + IC(1.322 ns) + CELL(0.150 ns) = 73.068 ns; Loc. = LCCOMB_X56_Y30_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.485 ns) 74.917 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21 268 COMB LCCOMB_X48_Y27_N30 2 " "Info: 268: + IC(1.364 ns) + CELL(0.485 ns) = 74.917 ns; Loc. = LCCOMB_X48_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.988 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23 269 COMB LCCOMB_X48_Y26_N0 2 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 74.988 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25 270 COMB LCCOMB_X48_Y26_N2 2 " "Info: 270: + IC(0.000 ns) + CELL(0.071 ns) = 75.059 ns; Loc. = LCCOMB_X48_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27 271 COMB LCCOMB_X48_Y26_N4 2 " "Info: 271: + IC(0.000 ns) + CELL(0.071 ns) = 75.130 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29 272 COMB LCCOMB_X48_Y26_N6 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 75.201 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31 273 COMB LCCOMB_X48_Y26_N8 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 75.272 ns; Loc. = LCCOMB_X48_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33 274 COMB LCCOMB_X48_Y26_N10 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 75.343 ns; Loc. = LCCOMB_X48_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.414 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35 275 COMB LCCOMB_X48_Y26_N12 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 75.414 ns; Loc. = LCCOMB_X48_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 75.573 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37 276 COMB LCCOMB_X48_Y26_N14 2 " "Info: 276: + IC(0.000 ns) + CELL(0.159 ns) = 75.573 ns; Loc. = LCCOMB_X48_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.644 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39 277 COMB LCCOMB_X48_Y26_N16 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 75.644 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41 278 COMB LCCOMB_X48_Y26_N18 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 75.715 ns; Loc. = LCCOMB_X48_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43 279 COMB LCCOMB_X48_Y26_N20 1 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 75.786 ns; Loc. = LCCOMB_X48_Y26_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 76.196 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44 280 COMB LCCOMB_X48_Y26_N22 65 " "Info: 280: + IC(0.000 ns) + CELL(0.410 ns) = 76.196 ns; Loc. = LCCOMB_X48_Y26_N22; Fanout = 65; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.150 ns) 77.739 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193 281 COMB LCCOMB_X45_Y32_N24 3 " "Info: 281: + IC(1.393 ns) + CELL(0.150 ns) = 77.739 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.504 ns) 79.239 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7 282 COMB LCCOMB_X47_Y30_N14 2 " "Info: 282: + IC(0.996 ns) + CELL(0.504 ns) = 79.239 ns; Loc. = LCCOMB_X47_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.310 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9 283 COMB LCCOMB_X47_Y30_N16 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 79.310 ns; Loc. = LCCOMB_X47_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.381 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11 284 COMB LCCOMB_X47_Y30_N18 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 79.381 ns; Loc. = LCCOMB_X47_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.452 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13 285 COMB LCCOMB_X47_Y30_N20 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 79.452 ns; Loc. = LCCOMB_X47_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.523 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15 286 COMB LCCOMB_X47_Y30_N22 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 79.523 ns; Loc. = LCCOMB_X47_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.594 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17 287 COMB LCCOMB_X47_Y30_N24 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 79.594 ns; Loc. = LCCOMB_X47_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.665 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19 288 COMB LCCOMB_X47_Y30_N26 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 79.665 ns; Loc. = LCCOMB_X47_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.736 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21 289 COMB LCCOMB_X47_Y30_N28 2 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 79.736 ns; Loc. = LCCOMB_X47_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 79.882 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23 290 COMB LCCOMB_X47_Y30_N30 2 " "Info: 290: + IC(0.000 ns) + CELL(0.146 ns) = 79.882 ns; Loc. = LCCOMB_X47_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.953 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25 291 COMB LCCOMB_X47_Y29_N0 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 79.953 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.024 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27 292 COMB LCCOMB_X47_Y29_N2 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 80.024 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.095 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29 293 COMB LCCOMB_X47_Y29_N4 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 80.095 ns; Loc. = LCCOMB_X47_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.166 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31 294 COMB LCCOMB_X47_Y29_N6 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 80.166 ns; Loc. = LCCOMB_X47_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.237 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33 295 COMB LCCOMB_X47_Y29_N8 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 80.237 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.308 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35 296 COMB LCCOMB_X47_Y29_N10 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 80.308 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.379 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37 297 COMB LCCOMB_X47_Y29_N12 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 80.379 ns; Loc. = LCCOMB_X47_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 80.538 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39 298 COMB LCCOMB_X47_Y29_N14 2 " "Info: 298: + IC(0.000 ns) + CELL(0.159 ns) = 80.538 ns; Loc. = LCCOMB_X47_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.609 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41 299 COMB LCCOMB_X47_Y29_N16 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 80.609 ns; Loc. = LCCOMB_X47_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.680 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43 300 COMB LCCOMB_X47_Y29_N18 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 80.680 ns; Loc. = LCCOMB_X47_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.751 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45 301 COMB LCCOMB_X47_Y29_N20 1 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 80.751 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 81.161 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46 302 COMB LCCOMB_X47_Y29_N22 68 " "Info: 302: + IC(0.000 ns) + CELL(0.410 ns) = 81.161 ns; Loc. = LCCOMB_X47_Y29_N22; Fanout = 68; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.150 ns) 82.620 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1736 303 COMB LCCOMB_X53_Y27_N16 3 " "Info: 303: + IC(1.309 ns) + CELL(0.150 ns) = 82.620 ns; Loc. = LCCOMB_X53_Y27_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1736'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.414 ns) 84.297 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21 304 COMB LCCOMB_X45_Y31_N28 2 " "Info: 304: + IC(1.263 ns) + CELL(0.414 ns) = 84.297 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 84.443 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23 305 COMB LCCOMB_X45_Y31_N30 2 " "Info: 305: + IC(0.000 ns) + CELL(0.146 ns) = 84.443 ns; Loc. = LCCOMB_X45_Y31_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.514 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25 306 COMB LCCOMB_X45_Y30_N0 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 84.514 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.585 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27 307 COMB LCCOMB_X45_Y30_N2 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 84.585 ns; Loc. = LCCOMB_X45_Y30_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29 308 COMB LCCOMB_X45_Y30_N4 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 84.656 ns; Loc. = LCCOMB_X45_Y30_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31 309 COMB LCCOMB_X45_Y30_N6 2 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 84.727 ns; Loc. = LCCOMB_X45_Y30_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33 310 COMB LCCOMB_X45_Y30_N8 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 84.798 ns; Loc. = LCCOMB_X45_Y30_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35 311 COMB LCCOMB_X45_Y30_N10 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 84.869 ns; Loc. = LCCOMB_X45_Y30_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37 312 COMB LCCOMB_X45_Y30_N12 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 84.940 ns; Loc. = LCCOMB_X45_Y30_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 85.099 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39 313 COMB LCCOMB_X45_Y30_N14 2 " "Info: 313: + IC(0.000 ns) + CELL(0.159 ns) = 85.099 ns; Loc. = LCCOMB_X45_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.170 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41 314 COMB LCCOMB_X45_Y30_N16 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 85.170 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.241 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43 315 COMB LCCOMB_X45_Y30_N18 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 85.241 ns; Loc. = LCCOMB_X45_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.312 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45 316 COMB LCCOMB_X45_Y30_N20 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 85.312 ns; Loc. = LCCOMB_X45_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.383 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47 317 COMB LCCOMB_X45_Y30_N22 1 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 85.383 ns; Loc. = LCCOMB_X45_Y30_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 85.793 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48 318 COMB LCCOMB_X45_Y30_N24 71 " "Info: 318: + IC(0.000 ns) + CELL(0.410 ns) = 85.793 ns; Loc. = LCCOMB_X45_Y30_N24; Fanout = 71; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.150 ns) 87.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234 319 COMB LCCOMB_X53_Y27_N12 2 " "Info: 319: + IC(1.283 ns) + CELL(0.150 ns) = 87.226 ns; Loc. = LCCOMB_X53_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.414 ns) 89.213 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23 320 COMB LCCOMB_X45_Y34_N28 2 " "Info: 320: + IC(1.573 ns) + CELL(0.414 ns) = 89.213 ns; Loc. = LCCOMB_X45_Y34_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 89.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25 321 COMB LCCOMB_X45_Y34_N30 2 " "Info: 321: + IC(0.000 ns) + CELL(0.146 ns) = 89.359 ns; Loc. = LCCOMB_X45_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.430 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27 322 COMB LCCOMB_X45_Y33_N0 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 89.430 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.501 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29 323 COMB LCCOMB_X45_Y33_N2 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 89.501 ns; Loc. = LCCOMB_X45_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.572 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31 324 COMB LCCOMB_X45_Y33_N4 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 89.572 ns; Loc. = LCCOMB_X45_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.643 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33 325 COMB LCCOMB_X45_Y33_N6 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 89.643 ns; Loc. = LCCOMB_X45_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.714 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35 326 COMB LCCOMB_X45_Y33_N8 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 89.714 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37 327 COMB LCCOMB_X45_Y33_N10 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 89.785 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.856 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39 328 COMB LCCOMB_X45_Y33_N12 2 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 89.856 ns; Loc. = LCCOMB_X45_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 90.015 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41 329 COMB LCCOMB_X45_Y33_N14 2 " "Info: 329: + IC(0.000 ns) + CELL(0.159 ns) = 90.015 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.086 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43 330 COMB LCCOMB_X45_Y33_N16 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 90.086 ns; Loc. = LCCOMB_X45_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45 331 COMB LCCOMB_X45_Y33_N18 2 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 90.157 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47 332 COMB LCCOMB_X45_Y33_N20 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 90.228 ns; Loc. = LCCOMB_X45_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49 333 COMB LCCOMB_X45_Y33_N22 1 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 90.299 ns; Loc. = LCCOMB_X45_Y33_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 90.709 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50 334 COMB LCCOMB_X45_Y33_N24 74 " "Info: 334: + IC(0.000 ns) + CELL(0.410 ns) = 90.709 ns; Loc. = LCCOMB_X45_Y33_N24; Fanout = 74; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 92.449 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779 335 COMB LCCOMB_X53_Y27_N28 3 " "Info: 335: + IC(1.590 ns) + CELL(0.150 ns) = 92.449 ns; Loc. = LCCOMB_X53_Y27_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.495 ns) 94.528 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25 336 COMB LCCOMB_X47_Y34_N30 2 " "Info: 336: + IC(1.584 ns) + CELL(0.495 ns) = 94.528 ns; Loc. = LCCOMB_X47_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.599 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27 337 COMB LCCOMB_X47_Y33_N0 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 94.599 ns; Loc. = LCCOMB_X47_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.670 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29 338 COMB LCCOMB_X47_Y33_N2 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 94.670 ns; Loc. = LCCOMB_X47_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.741 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31 339 COMB LCCOMB_X47_Y33_N4 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 94.741 ns; Loc. = LCCOMB_X47_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.812 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33 340 COMB LCCOMB_X47_Y33_N6 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 94.812 ns; Loc. = LCCOMB_X47_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.883 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35 341 COMB LCCOMB_X47_Y33_N8 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 94.883 ns; Loc. = LCCOMB_X47_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.954 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37 342 COMB LCCOMB_X47_Y33_N10 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 94.954 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.025 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39 343 COMB LCCOMB_X47_Y33_N12 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 95.025 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 95.184 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41 344 COMB LCCOMB_X47_Y33_N14 2 " "Info: 344: + IC(0.000 ns) + CELL(0.159 ns) = 95.184 ns; Loc. = LCCOMB_X47_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.255 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43 345 COMB LCCOMB_X47_Y33_N16 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 95.255 ns; Loc. = LCCOMB_X47_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.326 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45 346 COMB LCCOMB_X47_Y33_N18 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 95.326 ns; Loc. = LCCOMB_X47_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.397 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47 347 COMB LCCOMB_X47_Y33_N20 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 95.397 ns; Loc. = LCCOMB_X47_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.468 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49 348 COMB LCCOMB_X47_Y33_N22 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 95.468 ns; Loc. = LCCOMB_X47_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.539 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51 349 COMB LCCOMB_X47_Y33_N24 1 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 95.539 ns; Loc. = LCCOMB_X47_Y33_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 95.949 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52 350 COMB LCCOMB_X47_Y33_N26 77 " "Info: 350: + IC(0.000 ns) + CELL(0.410 ns) = 95.949 ns; Loc. = LCCOMB_X47_Y33_N26; Fanout = 77; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.150 ns) 97.456 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[836\]~1803 351 COMB LCCOMB_X45_Y27_N6 3 " "Info: 351: + IC(1.357 ns) + CELL(0.150 ns) = 97.456 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[836\]~1803'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.393 ns) 99.408 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25 352 COMB LCCOMB_X49_Y34_N28 2 " "Info: 352: + IC(1.559 ns) + CELL(0.393 ns) = 99.408 ns; Loc. = LCCOMB_X49_Y34_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 99.554 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27 353 COMB LCCOMB_X49_Y34_N30 2 " "Info: 353: + IC(0.000 ns) + CELL(0.146 ns) = 99.554 ns; Loc. = LCCOMB_X49_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.625 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29 354 COMB LCCOMB_X49_Y33_N0 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 99.625 ns; Loc. = LCCOMB_X49_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.696 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31 355 COMB LCCOMB_X49_Y33_N2 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 99.696 ns; Loc. = LCCOMB_X49_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.767 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33 356 COMB LCCOMB_X49_Y33_N4 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 99.767 ns; Loc. = LCCOMB_X49_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.838 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35 357 COMB LCCOMB_X49_Y33_N6 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 99.838 ns; Loc. = LCCOMB_X49_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.909 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37 358 COMB LCCOMB_X49_Y33_N8 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 99.909 ns; Loc. = LCCOMB_X49_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.980 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39 359 COMB LCCOMB_X49_Y33_N10 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 99.980 ns; Loc. = LCCOMB_X49_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.051 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41 360 COMB LCCOMB_X49_Y33_N12 2 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 100.051 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 100.210 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43 361 COMB LCCOMB_X49_Y33_N14 2 " "Info: 361: + IC(0.000 ns) + CELL(0.159 ns) = 100.210 ns; Loc. = LCCOMB_X49_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.281 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45 362 COMB LCCOMB_X49_Y33_N16 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 100.281 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.352 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47 363 COMB LCCOMB_X49_Y33_N18 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 100.352 ns; Loc. = LCCOMB_X49_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.423 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49 364 COMB LCCOMB_X49_Y33_N20 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 100.423 ns; Loc. = LCCOMB_X49_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.494 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51 365 COMB LCCOMB_X49_Y33_N22 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 100.494 ns; Loc. = LCCOMB_X49_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.565 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53 366 COMB LCCOMB_X49_Y33_N24 1 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 100.565 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 100.975 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54 367 COMB LCCOMB_X49_Y33_N26 80 " "Info: 367: + IC(0.000 ns) + CELL(0.410 ns) = 100.975 ns; Loc. = LCCOMB_X49_Y33_N26; Fanout = 80; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.150 ns) 102.218 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326 368 COMB LCCOMB_X47_Y35_N22 3 " "Info: 368: + IC(1.093 ns) + CELL(0.150 ns) = 102.218 ns; Loc. = LCCOMB_X47_Y35_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.414 ns) 103.641 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3 369 COMB LCCOMB_X49_Y32_N6 2 " "Info: 369: + IC(1.009 ns) + CELL(0.414 ns) = 103.641 ns; Loc. = LCCOMB_X49_Y32_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.712 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5 370 COMB LCCOMB_X49_Y32_N8 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 103.712 ns; Loc. = LCCOMB_X49_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7 371 COMB LCCOMB_X49_Y32_N10 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 103.783 ns; Loc. = LCCOMB_X49_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.854 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9 372 COMB LCCOMB_X49_Y32_N12 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 103.854 ns; Loc. = LCCOMB_X49_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 104.013 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11 373 COMB LCCOMB_X49_Y32_N14 2 " "Info: 373: + IC(0.000 ns) + CELL(0.159 ns) = 104.013 ns; Loc. = LCCOMB_X49_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.084 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13 374 COMB LCCOMB_X49_Y32_N16 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 104.084 ns; Loc. = LCCOMB_X49_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.155 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15 375 COMB LCCOMB_X49_Y32_N18 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 104.155 ns; Loc. = LCCOMB_X49_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17 376 COMB LCCOMB_X49_Y32_N20 2 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 104.226 ns; Loc. = LCCOMB_X49_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.297 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19 377 COMB LCCOMB_X49_Y32_N22 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 104.297 ns; Loc. = LCCOMB_X49_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.368 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21 378 COMB LCCOMB_X49_Y32_N24 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 104.368 ns; Loc. = LCCOMB_X49_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.439 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23 379 COMB LCCOMB_X49_Y32_N26 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 104.439 ns; Loc. = LCCOMB_X49_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.510 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25 380 COMB LCCOMB_X49_Y32_N28 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 104.510 ns; Loc. = LCCOMB_X49_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 104.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27 381 COMB LCCOMB_X49_Y32_N30 2 " "Info: 381: + IC(0.000 ns) + CELL(0.146 ns) = 104.656 ns; Loc. = LCCOMB_X49_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29 382 COMB LCCOMB_X49_Y31_N0 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 104.727 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31 383 COMB LCCOMB_X49_Y31_N2 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 104.798 ns; Loc. = LCCOMB_X49_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33 384 COMB LCCOMB_X49_Y31_N4 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 104.869 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35 385 COMB LCCOMB_X49_Y31_N6 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 104.940 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37 386 COMB LCCOMB_X49_Y31_N8 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 105.011 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.082 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39 387 COMB LCCOMB_X49_Y31_N10 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 105.082 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.153 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41 388 COMB LCCOMB_X49_Y31_N12 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 105.153 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 105.312 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43 389 COMB LCCOMB_X49_Y31_N14 2 " "Info: 389: + IC(0.000 ns) + CELL(0.159 ns) = 105.312 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.383 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45 390 COMB LCCOMB_X49_Y31_N16 2 " "Info: 390: + IC(0.000 ns) + CELL(0.071 ns) = 105.383 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.454 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47 391 COMB LCCOMB_X49_Y31_N18 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 105.454 ns; Loc. = LCCOMB_X49_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.525 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49 392 COMB LCCOMB_X49_Y31_N20 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 105.525 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.596 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51 393 COMB LCCOMB_X49_Y31_N22 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 105.596 ns; Loc. = LCCOMB_X49_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.667 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53 394 COMB LCCOMB_X49_Y31_N24 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 105.667 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.738 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55 395 COMB LCCOMB_X49_Y31_N26 1 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 105.738 ns; Loc. = LCCOMB_X49_Y31_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 106.148 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56 396 COMB LCCOMB_X49_Y31_N28 83 " "Info: 396: + IC(0.000 ns) + CELL(0.410 ns) = 106.148 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 83; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.150 ns) 107.435 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863 397 COMB LCCOMB_X47_Y35_N24 2 " "Info: 397: + IC(1.137 ns) + CELL(0.150 ns) = 107.435 ns; Loc. = LCCOMB_X47_Y35_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.393 ns) 108.831 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5 398 COMB LCCOMB_X50_Y32_N6 2 " "Info: 398: + IC(1.003 ns) + CELL(0.393 ns) = 108.831 ns; Loc. = LCCOMB_X50_Y32_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.902 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7 399 COMB LCCOMB_X50_Y32_N8 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 108.902 ns; Loc. = LCCOMB_X50_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.973 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9 400 COMB LCCOMB_X50_Y32_N10 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 108.973 ns; Loc. = LCCOMB_X50_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.044 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11 401 COMB LCCOMB_X50_Y32_N12 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 109.044 ns; Loc. = LCCOMB_X50_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 109.203 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13 402 COMB LCCOMB_X50_Y32_N14 2 " "Info: 402: + IC(0.000 ns) + CELL(0.159 ns) = 109.203 ns; Loc. = LCCOMB_X50_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.274 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15 403 COMB LCCOMB_X50_Y32_N16 2 " "Info: 403: + IC(0.000 ns) + CELL(0.071 ns) = 109.274 ns; Loc. = LCCOMB_X50_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.345 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17 404 COMB LCCOMB_X50_Y32_N18 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 109.345 ns; Loc. = LCCOMB_X50_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.416 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19 405 COMB LCCOMB_X50_Y32_N20 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 109.416 ns; Loc. = LCCOMB_X50_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.487 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21 406 COMB LCCOMB_X50_Y32_N22 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 109.487 ns; Loc. = LCCOMB_X50_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.558 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23 407 COMB LCCOMB_X50_Y32_N24 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 109.558 ns; Loc. = LCCOMB_X50_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.629 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25 408 COMB LCCOMB_X50_Y32_N26 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 109.629 ns; Loc. = LCCOMB_X50_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.700 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27 409 COMB LCCOMB_X50_Y32_N28 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 109.700 ns; Loc. = LCCOMB_X50_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 109.846 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29 410 COMB LCCOMB_X50_Y32_N30 2 " "Info: 410: + IC(0.000 ns) + CELL(0.146 ns) = 109.846 ns; Loc. = LCCOMB_X50_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.917 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31 411 COMB LCCOMB_X50_Y31_N0 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 109.917 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.988 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33 412 COMB LCCOMB_X50_Y31_N2 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 109.988 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35 413 COMB LCCOMB_X50_Y31_N4 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 110.059 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37 414 COMB LCCOMB_X50_Y31_N6 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 110.130 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39 415 COMB LCCOMB_X50_Y31_N8 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 110.201 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41 416 COMB LCCOMB_X50_Y31_N10 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 110.272 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43 417 COMB LCCOMB_X50_Y31_N12 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 110.343 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 110.502 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45 418 COMB LCCOMB_X50_Y31_N14 2 " "Info: 418: + IC(0.000 ns) + CELL(0.159 ns) = 110.502 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.573 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47 419 COMB LCCOMB_X50_Y31_N16 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 110.573 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.644 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49 420 COMB LCCOMB_X50_Y31_N18 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 110.644 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51 421 COMB LCCOMB_X50_Y31_N20 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 110.715 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53 422 COMB LCCOMB_X50_Y31_N22 2 " "Info: 422: + IC(0.000 ns) + CELL(0.071 ns) = 110.786 ns; Loc. = LCCOMB_X50_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.857 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55 423 COMB LCCOMB_X50_Y31_N24 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 110.857 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.928 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57 424 COMB LCCOMB_X50_Y31_N26 1 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 110.928 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 111.338 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58 425 COMB LCCOMB_X50_Y31_N28 86 " "Info: 425: + IC(0.000 ns) + CELL(0.410 ns) = 111.338 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 86; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 112.754 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383 426 COMB LCCOMB_X51_Y26_N18 2 " "Info: 426: + IC(1.141 ns) + CELL(0.275 ns) = 112.754 ns; Loc. = LCCOMB_X51_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.393 ns) 114.206 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7 427 COMB LCCOMB_X51_Y32_N8 2 " "Info: 427: + IC(1.059 ns) + CELL(0.393 ns) = 114.206 ns; Loc. = LCCOMB_X51_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.277 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9 428 COMB LCCOMB_X51_Y32_N10 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 114.277 ns; Loc. = LCCOMB_X51_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.348 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11 429 COMB LCCOMB_X51_Y32_N12 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 114.348 ns; Loc. = LCCOMB_X51_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 114.507 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13 430 COMB LCCOMB_X51_Y32_N14 2 " "Info: 430: + IC(0.000 ns) + CELL(0.159 ns) = 114.507 ns; Loc. = LCCOMB_X51_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.578 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15 431 COMB LCCOMB_X51_Y32_N16 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 114.578 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.649 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17 432 COMB LCCOMB_X51_Y32_N18 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 114.649 ns; Loc. = LCCOMB_X51_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.720 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19 433 COMB LCCOMB_X51_Y32_N20 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 114.720 ns; Loc. = LCCOMB_X51_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.791 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21 434 COMB LCCOMB_X51_Y32_N22 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 114.791 ns; Loc. = LCCOMB_X51_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.862 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23 435 COMB LCCOMB_X51_Y32_N24 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 114.862 ns; Loc. = LCCOMB_X51_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25 436 COMB LCCOMB_X51_Y32_N26 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 114.933 ns; Loc. = LCCOMB_X51_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.004 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27 437 COMB LCCOMB_X51_Y32_N28 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 115.004 ns; Loc. = LCCOMB_X51_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 115.150 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29 438 COMB LCCOMB_X51_Y32_N30 2 " "Info: 438: + IC(0.000 ns) + CELL(0.146 ns) = 115.150 ns; Loc. = LCCOMB_X51_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.221 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31 439 COMB LCCOMB_X51_Y31_N0 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 115.221 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.292 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33 440 COMB LCCOMB_X51_Y31_N2 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 115.292 ns; Loc. = LCCOMB_X51_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.363 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35 441 COMB LCCOMB_X51_Y31_N4 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 115.363 ns; Loc. = LCCOMB_X51_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.434 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37 442 COMB LCCOMB_X51_Y31_N6 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 115.434 ns; Loc. = LCCOMB_X51_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.505 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39 443 COMB LCCOMB_X51_Y31_N8 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 115.505 ns; Loc. = LCCOMB_X51_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.576 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41 444 COMB LCCOMB_X51_Y31_N10 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 115.576 ns; Loc. = LCCOMB_X51_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.647 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43 445 COMB LCCOMB_X51_Y31_N12 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 115.647 ns; Loc. = LCCOMB_X51_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 115.806 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45 446 COMB LCCOMB_X51_Y31_N14 2 " "Info: 446: + IC(0.000 ns) + CELL(0.159 ns) = 115.806 ns; Loc. = LCCOMB_X51_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.877 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47 447 COMB LCCOMB_X51_Y31_N16 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 115.877 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.948 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49 448 COMB LCCOMB_X51_Y31_N18 2 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 115.948 ns; Loc. = LCCOMB_X51_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.019 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51 449 COMB LCCOMB_X51_Y31_N20 2 " "Info: 449: + IC(0.000 ns) + CELL(0.071 ns) = 116.019 ns; Loc. = LCCOMB_X51_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.090 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53 450 COMB LCCOMB_X51_Y31_N22 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 116.090 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.161 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55 451 COMB LCCOMB_X51_Y31_N24 2 " "Info: 451: + IC(0.000 ns) + CELL(0.071 ns) = 116.161 ns; Loc. = LCCOMB_X51_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.232 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57 452 COMB LCCOMB_X51_Y31_N26 2 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 116.232 ns; Loc. = LCCOMB_X51_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.303 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59 453 COMB LCCOMB_X51_Y31_N28 1 " "Info: 453: + IC(0.000 ns) + CELL(0.071 ns) = 116.303 ns; Loc. = LCCOMB_X51_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 116.713 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60 454 COMB LCCOMB_X51_Y31_N30 89 " "Info: 454: + IC(0.000 ns) + CELL(0.410 ns) = 116.713 ns; Loc. = LCCOMB_X51_Y31_N30; Fanout = 89; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.275 ns) 118.145 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412 455 COMB LCCOMB_X51_Y26_N20 2 " "Info: 455: + IC(1.157 ns) + CELL(0.275 ns) = 118.145 ns; Loc. = LCCOMB_X51_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.414 ns) 119.636 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9 456 COMB LCCOMB_X52_Y32_N8 2 " "Info: 456: + IC(1.077 ns) + CELL(0.414 ns) = 119.636 ns; Loc. = LCCOMB_X52_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.707 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11 457 COMB LCCOMB_X52_Y32_N10 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 119.707 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.778 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13 458 COMB LCCOMB_X52_Y32_N12 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 119.778 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 119.937 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15 459 COMB LCCOMB_X52_Y32_N14 2 " "Info: 459: + IC(0.000 ns) + CELL(0.159 ns) = 119.937 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.008 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17 460 COMB LCCOMB_X52_Y32_N16 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 120.008 ns; Loc. = LCCOMB_X52_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.079 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19 461 COMB LCCOMB_X52_Y32_N18 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 120.079 ns; Loc. = LCCOMB_X52_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.150 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21 462 COMB LCCOMB_X52_Y32_N20 2 " "Info: 462: + IC(0.000 ns) + CELL(0.071 ns) = 120.150 ns; Loc. = LCCOMB_X52_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.221 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23 463 COMB LCCOMB_X52_Y32_N22 2 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 120.221 ns; Loc. = LCCOMB_X52_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.292 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25 464 COMB LCCOMB_X52_Y32_N24 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 120.292 ns; Loc. = LCCOMB_X52_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.363 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27 465 COMB LCCOMB_X52_Y32_N26 2 " "Info: 465: + IC(0.000 ns) + CELL(0.071 ns) = 120.363 ns; Loc. = LCCOMB_X52_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.434 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29 466 COMB LCCOMB_X52_Y32_N28 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 120.434 ns; Loc. = LCCOMB_X52_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 120.580 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31 467 COMB LCCOMB_X52_Y32_N30 2 " "Info: 467: + IC(0.000 ns) + CELL(0.146 ns) = 120.580 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.651 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33 468 COMB LCCOMB_X52_Y31_N0 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 120.651 ns; Loc. = LCCOMB_X52_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.722 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35 469 COMB LCCOMB_X52_Y31_N2 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 120.722 ns; Loc. = LCCOMB_X52_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.793 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37 470 COMB LCCOMB_X52_Y31_N4 2 " "Info: 470: + IC(0.000 ns) + CELL(0.071 ns) = 120.793 ns; Loc. = LCCOMB_X52_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.864 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39 471 COMB LCCOMB_X52_Y31_N6 2 " "Info: 471: + IC(0.000 ns) + CELL(0.071 ns) = 120.864 ns; Loc. = LCCOMB_X52_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41 472 COMB LCCOMB_X52_Y31_N8 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 120.935 ns; Loc. = LCCOMB_X52_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.006 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43 473 COMB LCCOMB_X52_Y31_N10 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 121.006 ns; Loc. = LCCOMB_X52_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.077 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45 474 COMB LCCOMB_X52_Y31_N12 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 121.077 ns; Loc. = LCCOMB_X52_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 121.236 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47 475 COMB LCCOMB_X52_Y31_N14 2 " "Info: 475: + IC(0.000 ns) + CELL(0.159 ns) = 121.236 ns; Loc. = LCCOMB_X52_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.307 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49 476 COMB LCCOMB_X52_Y31_N16 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 121.307 ns; Loc. = LCCOMB_X52_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.378 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51 477 COMB LCCOMB_X52_Y31_N18 2 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 121.378 ns; Loc. = LCCOMB_X52_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.449 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53 478 COMB LCCOMB_X52_Y31_N20 2 " "Info: 478: + IC(0.000 ns) + CELL(0.071 ns) = 121.449 ns; Loc. = LCCOMB_X52_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.520 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55 479 COMB LCCOMB_X52_Y31_N22 2 " "Info: 479: + IC(0.000 ns) + CELL(0.071 ns) = 121.520 ns; Loc. = LCCOMB_X52_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.591 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57 480 COMB LCCOMB_X52_Y31_N24 2 " "Info: 480: + IC(0.000 ns) + CELL(0.071 ns) = 121.591 ns; Loc. = LCCOMB_X52_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.662 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59 481 COMB LCCOMB_X52_Y31_N26 2 " "Info: 481: + IC(0.000 ns) + CELL(0.071 ns) = 121.662 ns; Loc. = LCCOMB_X52_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.733 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61 482 COMB LCCOMB_X52_Y31_N28 1 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 121.733 ns; Loc. = LCCOMB_X52_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 122.143 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62 483 COMB LCCOMB_X52_Y31_N30 92 " "Info: 483: + IC(0.000 ns) + CELL(0.410 ns) = 122.143 ns; Loc. = LCCOMB_X52_Y31_N30; Fanout = 92; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 123.390 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448 484 COMB LCCOMB_X50_Y28_N26 2 " "Info: 484: + IC(1.097 ns) + CELL(0.150 ns) = 123.390 ns; Loc. = LCCOMB_X50_Y28_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.393 ns) 124.509 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3 485 COMB LCCOMB_X51_Y30_N18 2 " "Info: 485: + IC(0.726 ns) + CELL(0.393 ns) = 124.509 ns; Loc. = LCCOMB_X51_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.580 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5 486 COMB LCCOMB_X51_Y30_N20 2 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 124.580 ns; Loc. = LCCOMB_X51_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.651 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7 487 COMB LCCOMB_X51_Y30_N22 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 124.651 ns; Loc. = LCCOMB_X51_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.722 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9 488 COMB LCCOMB_X51_Y30_N24 2 " "Info: 488: + IC(0.000 ns) + CELL(0.071 ns) = 124.722 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.793 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11 489 COMB LCCOMB_X51_Y30_N26 2 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 124.793 ns; Loc. = LCCOMB_X51_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.864 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13 490 COMB LCCOMB_X51_Y30_N28 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 124.864 ns; Loc. = LCCOMB_X51_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 125.010 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15 491 COMB LCCOMB_X51_Y30_N30 2 " "Info: 491: + IC(0.000 ns) + CELL(0.146 ns) = 125.010 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.081 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17 492 COMB LCCOMB_X51_Y29_N0 2 " "Info: 492: + IC(0.000 ns) + CELL(0.071 ns) = 125.081 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.152 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19 493 COMB LCCOMB_X51_Y29_N2 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 125.152 ns; Loc. = LCCOMB_X51_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.223 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21 494 COMB LCCOMB_X51_Y29_N4 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 125.223 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.294 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23 495 COMB LCCOMB_X51_Y29_N6 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 125.294 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.365 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25 496 COMB LCCOMB_X51_Y29_N8 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 125.365 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.436 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27 497 COMB LCCOMB_X51_Y29_N10 2 " "Info: 497: + IC(0.000 ns) + CELL(0.071 ns) = 125.436 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.507 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29 498 COMB LCCOMB_X51_Y29_N12 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 125.507 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 125.666 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31 499 COMB LCCOMB_X51_Y29_N14 2 " "Info: 499: + IC(0.000 ns) + CELL(0.159 ns) = 125.666 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.737 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33 500 COMB LCCOMB_X51_Y29_N16 2 " "Info: 500: + IC(0.000 ns) + CELL(0.071 ns) = 125.737 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.808 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35 501 COMB LCCOMB_X51_Y29_N18 2 " "Info: 501: + IC(0.000 ns) + CELL(0.071 ns) = 125.808 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.879 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37 502 COMB LCCOMB_X51_Y29_N20 2 " "Info: 502: + IC(0.000 ns) + CELL(0.071 ns) = 125.879 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.950 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39 503 COMB LCCOMB_X51_Y29_N22 2 " "Info: 503: + IC(0.000 ns) + CELL(0.071 ns) = 125.950 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.021 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41 504 COMB LCCOMB_X51_Y29_N24 2 " "Info: 504: + IC(0.000 ns) + CELL(0.071 ns) = 126.021 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.092 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43 505 COMB LCCOMB_X51_Y29_N26 2 " "Info: 505: + IC(0.000 ns) + CELL(0.071 ns) = 126.092 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.163 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45 506 COMB LCCOMB_X51_Y29_N28 2 " "Info: 506: + IC(0.000 ns) + CELL(0.071 ns) = 126.163 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 126.309 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47 507 COMB LCCOMB_X51_Y29_N30 2 " "Info: 507: + IC(0.000 ns) + CELL(0.146 ns) = 126.309 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.380 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49 508 COMB LCCOMB_X51_Y28_N0 2 " "Info: 508: + IC(0.000 ns) + CELL(0.071 ns) = 126.380 ns; Loc. = LCCOMB_X51_Y28_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.451 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51 509 COMB LCCOMB_X51_Y28_N2 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 126.451 ns; Loc. = LCCOMB_X51_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.522 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53 510 COMB LCCOMB_X51_Y28_N4 2 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 126.522 ns; Loc. = LCCOMB_X51_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.593 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55 511 COMB LCCOMB_X51_Y28_N6 2 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 126.593 ns; Loc. = LCCOMB_X51_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.664 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57 512 COMB LCCOMB_X51_Y28_N8 2 " "Info: 512: + IC(0.000 ns) + CELL(0.071 ns) = 126.664 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.735 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59 513 COMB LCCOMB_X51_Y28_N10 2 " "Info: 513: + IC(0.000 ns) + CELL(0.071 ns) = 126.735 ns; Loc. = LCCOMB_X51_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.806 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61 514 COMB LCCOMB_X51_Y28_N12 2 " "Info: 514: + IC(0.000 ns) + CELL(0.071 ns) = 126.806 ns; Loc. = LCCOMB_X51_Y28_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 126.965 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63 515 COMB LCCOMB_X51_Y28_N14 1 " "Info: 515: + IC(0.000 ns) + CELL(0.159 ns) = 126.965 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 127.375 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64 516 COMB LCCOMB_X51_Y28_N16 63 " "Info: 516: + IC(0.000 ns) + CELL(0.410 ns) = 127.375 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 63; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.275 ns) 128.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1972 517 COMB LCCOMB_X51_Y35_N22 3 " "Info: 517: + IC(1.148 ns) + CELL(0.275 ns) = 128.798 ns; Loc. = LCCOMB_X51_Y35_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1972'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.485 ns) 130.564 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17 518 COMB LCCOMB_X50_Y30_N30 2 " "Info: 518: + IC(1.281 ns) + CELL(0.485 ns) = 130.564 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.635 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19 519 COMB LCCOMB_X50_Y29_N0 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 130.635 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.706 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21 520 COMB LCCOMB_X50_Y29_N2 2 " "Info: 520: + IC(0.000 ns) + CELL(0.071 ns) = 130.706 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23 521 COMB LCCOMB_X50_Y29_N4 2 " "Info: 521: + IC(0.000 ns) + CELL(0.071 ns) = 130.777 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.848 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25 522 COMB LCCOMB_X50_Y29_N6 2 " "Info: 522: + IC(0.000 ns) + CELL(0.071 ns) = 130.848 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.919 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27 523 COMB LCCOMB_X50_Y29_N8 2 " "Info: 523: + IC(0.000 ns) + CELL(0.071 ns) = 130.919 ns; Loc. = LCCOMB_X50_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.990 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29 524 COMB LCCOMB_X50_Y29_N10 2 " "Info: 524: + IC(0.000 ns) + CELL(0.071 ns) = 130.990 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.061 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31 525 COMB LCCOMB_X50_Y29_N12 2 " "Info: 525: + IC(0.000 ns) + CELL(0.071 ns) = 131.061 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 131.220 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33 526 COMB LCCOMB_X50_Y29_N14 2 " "Info: 526: + IC(0.000 ns) + CELL(0.159 ns) = 131.220 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.291 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35 527 COMB LCCOMB_X50_Y29_N16 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 131.291 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.362 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37 528 COMB LCCOMB_X50_Y29_N18 2 " "Info: 528: + IC(0.000 ns) + CELL(0.071 ns) = 131.362 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.433 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39 529 COMB LCCOMB_X50_Y29_N20 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 131.433 ns; Loc. = LCCOMB_X50_Y29_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.504 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41 530 COMB LCCOMB_X50_Y29_N22 2 " "Info: 530: + IC(0.000 ns) + CELL(0.071 ns) = 131.504 ns; Loc. = LCCOMB_X50_Y29_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.575 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43 531 COMB LCCOMB_X50_Y29_N24 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 131.575 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.646 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45 532 COMB LCCOMB_X50_Y29_N26 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 131.646 ns; Loc. = LCCOMB_X50_Y29_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.717 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47 533 COMB LCCOMB_X50_Y29_N28 2 " "Info: 533: + IC(0.000 ns) + CELL(0.071 ns) = 131.717 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 131.863 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49 534 COMB LCCOMB_X50_Y29_N30 2 " "Info: 534: + IC(0.000 ns) + CELL(0.146 ns) = 131.863 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.934 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51 535 COMB LCCOMB_X50_Y28_N0 2 " "Info: 535: + IC(0.000 ns) + CELL(0.071 ns) = 131.934 ns; Loc. = LCCOMB_X50_Y28_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.005 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53 536 COMB LCCOMB_X50_Y28_N2 2 " "Info: 536: + IC(0.000 ns) + CELL(0.071 ns) = 132.005 ns; Loc. = LCCOMB_X50_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.076 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55 537 COMB LCCOMB_X50_Y28_N4 2 " "Info: 537: + IC(0.000 ns) + CELL(0.071 ns) = 132.076 ns; Loc. = LCCOMB_X50_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.147 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57 538 COMB LCCOMB_X50_Y28_N6 2 " "Info: 538: + IC(0.000 ns) + CELL(0.071 ns) = 132.147 ns; Loc. = LCCOMB_X50_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.218 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59 539 COMB LCCOMB_X50_Y28_N8 2 " "Info: 539: + IC(0.000 ns) + CELL(0.071 ns) = 132.218 ns; Loc. = LCCOMB_X50_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.289 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61 540 COMB LCCOMB_X50_Y28_N10 2 " "Info: 540: + IC(0.000 ns) + CELL(0.071 ns) = 132.289 ns; Loc. = LCCOMB_X50_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.360 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63 541 COMB LCCOMB_X50_Y28_N12 1 " "Info: 541: + IC(0.000 ns) + CELL(0.071 ns) = 132.360 ns; Loc. = LCCOMB_X50_Y28_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 132.519 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65 542 COMB LCCOMB_X50_Y28_N14 1 " "Info: 542: + IC(0.000 ns) + CELL(0.159 ns) = 132.519 ns; Loc. = LCCOMB_X50_Y28_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 132.929 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66 543 COMB LCCOMB_X50_Y28_N16 32 " "Info: 543: + IC(0.000 ns) + CELL(0.410 ns) = 132.929 ns; Loc. = LCCOMB_X50_Y28_N16; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.150 ns) 133.875 ns process_0~2 544 COMB LCCOMB_X51_Y26_N30 2 " "Info: 544: + IC(0.796 ns) + CELL(0.150 ns) = 133.875 ns; Loc. = LCCOMB_X51_Y26_N30; Fanout = 2; COMB Node = 'process_0~2'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.393 ns) 135.726 ns Add7~1 545 COMB LCCOMB_X45_Y29_N0 2 " "Info: 545: + IC(1.458 ns) + CELL(0.393 ns) = 135.726 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 2; COMB Node = 'Add7~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { process_0~2 Add7~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.797 ns Add7~3 546 COMB LCCOMB_X45_Y29_N2 2 " "Info: 546: + IC(0.000 ns) + CELL(0.071 ns) = 135.797 ns; Loc. = LCCOMB_X45_Y29_N2; Fanout = 2; COMB Node = 'Add7~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~1 Add7~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.868 ns Add7~5 547 COMB LCCOMB_X45_Y29_N4 2 " "Info: 547: + IC(0.000 ns) + CELL(0.071 ns) = 135.868 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~3 Add7~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.939 ns Add7~7 548 COMB LCCOMB_X45_Y29_N6 2 " "Info: 548: + IC(0.000 ns) + CELL(0.071 ns) = 135.939 ns; Loc. = LCCOMB_X45_Y29_N6; Fanout = 2; COMB Node = 'Add7~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~5 Add7~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.010 ns Add7~9 549 COMB LCCOMB_X45_Y29_N8 2 " "Info: 549: + IC(0.000 ns) + CELL(0.071 ns) = 136.010 ns; Loc. = LCCOMB_X45_Y29_N8; Fanout = 2; COMB Node = 'Add7~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~7 Add7~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.081 ns Add7~11 550 COMB LCCOMB_X45_Y29_N10 2 " "Info: 550: + IC(0.000 ns) + CELL(0.071 ns) = 136.081 ns; Loc. = LCCOMB_X45_Y29_N10; Fanout = 2; COMB Node = 'Add7~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~9 Add7~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.152 ns Add7~13 551 COMB LCCOMB_X45_Y29_N12 2 " "Info: 551: + IC(0.000 ns) + CELL(0.071 ns) = 136.152 ns; Loc. = LCCOMB_X45_Y29_N12; Fanout = 2; COMB Node = 'Add7~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~11 Add7~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 136.311 ns Add7~15 552 COMB LCCOMB_X45_Y29_N14 2 " "Info: 552: + IC(0.000 ns) + CELL(0.159 ns) = 136.311 ns; Loc. = LCCOMB_X45_Y29_N14; Fanout = 2; COMB Node = 'Add7~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add7~13 Add7~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.382 ns Add7~17 553 COMB LCCOMB_X45_Y29_N16 2 " "Info: 553: + IC(0.000 ns) + CELL(0.071 ns) = 136.382 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 2; COMB Node = 'Add7~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~15 Add7~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.453 ns Add7~19 554 COMB LCCOMB_X45_Y29_N18 2 " "Info: 554: + IC(0.000 ns) + CELL(0.071 ns) = 136.453 ns; Loc. = LCCOMB_X45_Y29_N18; Fanout = 2; COMB Node = 'Add7~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~17 Add7~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 136.863 ns Add7~20 555 COMB LCCOMB_X45_Y29_N20 1 " "Info: 555: + IC(0.000 ns) + CELL(0.410 ns) = 136.863 ns; Loc. = LCCOMB_X45_Y29_N20; Fanout = 1; COMB Node = 'Add7~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~19 Add7~20 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.398 ns) 138.452 ns process_0~5 556 COMB LCCOMB_X53_Y28_N8 1 " "Info: 556: + IC(1.191 ns) + CELL(0.398 ns) = 138.452 ns; Loc. = LCCOMB_X53_Y28_N8; Fanout = 1; COMB Node = 'process_0~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Add7~20 process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.150 ns) 139.712 ns process_0~7 557 COMB LCCOMB_X44_Y28_N22 1 " "Info: 557: + IC(1.110 ns) + CELL(0.150 ns) = 139.712 ns; Loc. = LCCOMB_X44_Y28_N22; Fanout = 1; COMB Node = 'process_0~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { process_0~5 process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 140.108 ns process_0~13 558 COMB LCCOMB_X44_Y28_N2 1 " "Info: 558: + IC(0.246 ns) + CELL(0.150 ns) = 140.108 ns; Loc. = LCCOMB_X44_Y28_N2; Fanout = 1; COMB Node = 'process_0~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { process_0~7 process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 140.777 ns ld~0 559 COMB LCCOMB_X44_Y28_N8 1 " "Info: 559: + IC(0.249 ns) + CELL(0.420 ns) = 140.777 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 1; COMB Node = 'ld~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { process_0~13 ld~0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 140.861 ns ld~reg0 560 REG LCFF_X44_Y28_N9 2 " "Info: 560: + IC(0.000 ns) + CELL(0.084 ns) = 140.861 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ld~0 ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "71.862 ns ( 51.02 % ) " "Info: Total cell delay = 71.862 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "68.999 ns ( 48.98 % ) " "Info: Total interconnect delay = 68.999 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "140.861 ns" { num[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~9 Add3~11 Add3~13 Add3~15 Add3~17 Add3~19 Add3~21 Add3~23 Add3~25 Add3~27 Add3~29 Add3~31 Add3~33 Add3~35 Add3~37 Add3~39 Add3~41 Add3~43 Add3~45 Add3~47 Add3~49 Add3~51 Add3~53 Add3~55 Add3~57 Add3~59 Add3~61 Add3~62 process_0~0 Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~20 process_0~5 process_0~7 process_0~13 ld~0 ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "140.861 ns" { num[0] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~9 {} Add3~11 {} Add3~13 {} Add3~15 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~23 {} Add3~25 {} Add3~27 {} Add3~29 {} Add3~31 {} Add3~33 {} Add3~35 {} Add3~37 {} Add3~39 {} Add3~41 {} Add3~43 {} Add3~45 {} Add3~47 {} Add3~49 {} Add3~51 {} Add3~53 {} Add3~55 {} Add3~57 {} Add3~59 {} Add3~61 {} Add3~62 {} process_0~0 {} Add5~1 {} Add5~3 {} Add5~5 {} Add5~7 {} Add5~9 {} Add5~11 {} Add5~13 {} Add5~15 {} Add5~17 {} Add5~19 {} Add5~21 {} Add5~23 {} Add5~25 {} Add5~27 {} Add5~29 {} Add5~31 {} Add5~33 {} Add5~35 {} Add5~37 {} Add5~39 {} Add5~41 {} Add5~43 {} Add5~45 {} Add5~47 {} Add5~49 {} Add5~51 {} Add5~53 {} Add5~55 {} Add5~57 {} Add5~59 {} Add5~61 {} Add5~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 {} process_0~2 {} Add7~1 {} Add7~3 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~20 {} process_0~5 {} process_0~7 {} process_0~13 {} ld~0 {} ld~reg0 {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.792ns 0.257ns 0.000ns 0.000ns 0.283ns 0.428ns 0.000ns 0.000ns 0.000ns 0.508ns 0.432ns 0.000ns 0.000ns 0.000ns 0.780ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.769ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.708ns 0.971ns 0.000ns 0.000ns 0.986ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.841ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.963ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.252ns 0.922ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.322ns 1.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.393ns 0.996ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.309ns 1.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.283ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.590ns 1.584ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.357ns 1.559ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.093ns 1.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.141ns 1.059ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.157ns 1.077ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.726ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.148ns 1.281ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.191ns 1.110ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.074 ns - Smallest " "Info: - Smallest clock skew is 0.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.900 ns ld~reg0 3 REG LCFF_X44_Y28_N9 2 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.900 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { clk~clkctrl ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.62 % ) " "Info: Total cell delay = 1.526 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.374 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.826 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 2.826 ns num\[0\] 3 REG LCFF_X59_Y37_N1 6 " "Info: 3: + IC(1.186 ns) + CELL(0.537 ns) = 2.826 ns; Loc. = LCFF_X59_Y37_N1; Fanout = 6; REG Node = 'num\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { clk~clkctrl num[0] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.00 % ) " "Info: Total cell delay = 1.526 ns ( 54.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 46.00 % ) " "Info: Total interconnect delay = 1.300 ns ( 46.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk clk~clkctrl num[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~combout {} clk~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.114ns 1.186ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk clk~clkctrl num[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~combout {} clk~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.114ns 1.186ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "140.861 ns" { num[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~9 Add3~11 Add3~13 Add3~15 Add3~17 Add3~19 Add3~21 Add3~23 Add3~25 Add3~27 Add3~29 Add3~31 Add3~33 Add3~35 Add3~37 Add3~39 Add3~41 Add3~43 Add3~45 Add3~47 Add3~49 Add3~51 Add3~53 Add3~55 Add3~57 Add3~59 Add3~61 Add3~62 process_0~0 Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~20 process_0~5 process_0~7 process_0~13 ld~0 ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "140.861 ns" { num[0] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~9 {} Add3~11 {} Add3~13 {} Add3~15 {} Add3~17 {} Add3~19 {} Add3~21 {} Add3~23 {} Add3~25 {} Add3~27 {} Add3~29 {} Add3~31 {} Add3~33 {} Add3~35 {} Add3~37 {} Add3~39 {} Add3~41 {} Add3~43 {} Add3~45 {} Add3~47 {} Add3~49 {} Add3~51 {} Add3~53 {} Add3~55 {} Add3~57 {} Add3~59 {} Add3~61 {} Add3~62 {} process_0~0 {} Add5~1 {} Add5~3 {} Add5~5 {} Add5~7 {} Add5~9 {} Add5~11 {} Add5~13 {} Add5~15 {} Add5~17 {} Add5~19 {} Add5~21 {} Add5~23 {} Add5~25 {} Add5~27 {} Add5~29 {} Add5~31 {} Add5~33 {} Add5~35 {} Add5~37 {} Add5~39 {} Add5~41 {} Add5~43 {} Add5~45 {} Add5~47 {} Add5~49 {} Add5~51 {} Add5~53 {} Add5~55 {} Add5~57 {} Add5~59 {} Add5~61 {} Add5~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 {} process_0~2 {} Add7~1 {} Add7~3 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~20 {} process_0~5 {} process_0~7 {} process_0~13 {} ld~0 {} ld~reg0 {} } { 0.000ns 0.315ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.792ns 0.257ns 0.000ns 0.000ns 0.283ns 0.428ns 0.000ns 0.000ns 0.000ns 0.508ns 0.432ns 0.000ns 0.000ns 0.000ns 0.780ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.769ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.708ns 0.971ns 0.000ns 0.000ns 0.986ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.841ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.963ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.252ns 0.922ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.322ns 1.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.393ns 0.996ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.309ns 1.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.283ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.590ns 1.584ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.357ns 1.559ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.093ns 1.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.141ns 1.059ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.157ns 1.077ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.726ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.148ns 1.281ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.191ns 1.110ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk clk~clkctrl num[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~combout {} clk~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.114ns 1.186ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ld~reg0 sw\[0\] clk 137.067 ns register " "Info: tsu for register \"ld~reg0\" (data pin = \"sw\[0\]\", clock pin = \"clk\") is 137.067 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "140.003 ns + Longest pin register " "Info: + Longest pin to register delay is 140.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sw\[0\] 1 CLK PIN_B16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 5; CLK Node = 'sw\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.998 ns) + CELL(0.150 ns) 5.988 ns n~1 2 COMB LCCOMB_X48_Y48_N26 126 " "Info: 2: + IC(4.998 ns) + CELL(0.150 ns) = 5.988 ns; Loc. = LCCOMB_X48_Y48_N26; Fanout = 126; COMB Node = 'n~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { sw[0] n~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.438 ns) 8.475 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926 3 COMB LCCOMB_X57_Y38_N8 3 " "Info: 3: + IC(2.049 ns) + CELL(0.438 ns) = 8.475 ns; Loc. = LCCOMB_X57_Y38_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~926'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { n~1 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 9.125 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3 4 COMB LCCOMB_X57_Y38_N22 2 " "Info: 4: + IC(0.257 ns) + CELL(0.393 ns) = 9.125 ns; Loc. = LCCOMB_X57_Y38_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.196 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5 5 COMB LCCOMB_X57_Y38_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 9.196 ns; Loc. = LCCOMB_X57_Y38_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.606 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6 6 COMB LCCOMB_X57_Y38_N26 7 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.606 ns; Loc. = LCCOMB_X57_Y38_N26; Fanout = 7; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.150 ns) 10.039 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929 7 COMB LCCOMB_X57_Y38_N30 3 " "Info: 7: + IC(0.283 ns) + CELL(0.150 ns) = 10.039 ns; Loc. = LCCOMB_X57_Y38_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~929'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.393 ns) 10.860 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3 8 COMB LCCOMB_X56_Y38_N2 2 " "Info: 8: + IC(0.428 ns) + CELL(0.393 ns) = 10.860 ns; Loc. = LCCOMB_X56_Y38_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.931 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5 9 COMB LCCOMB_X56_Y38_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.931 ns; Loc. = LCCOMB_X56_Y38_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.002 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7 10 COMB LCCOMB_X56_Y38_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.002 ns; Loc. = LCCOMB_X56_Y38_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.412 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8 11 COMB LCCOMB_X56_Y38_N8 11 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 11.412 ns; Loc. = LCCOMB_X56_Y38_N8; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.150 ns) 12.070 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515 12 COMB LCCOMB_X57_Y38_N18 2 " "Info: 12: + IC(0.508 ns) + CELL(0.150 ns) = 12.070 ns; Loc. = LCCOMB_X57_Y38_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[100\]~1515'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.393 ns) 12.895 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5 13 COMB LCCOMB_X56_Y38_N18 2 " "Info: 13: + IC(0.432 ns) + CELL(0.393 ns) = 12.895 ns; Loc. = LCCOMB_X56_Y38_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.966 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7 14 COMB LCCOMB_X56_Y38_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 12.966 ns; Loc. = LCCOMB_X56_Y38_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.037 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9 15 COMB LCCOMB_X56_Y38_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.037 ns; Loc. = LCCOMB_X56_Y38_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.447 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10 16 COMB LCCOMB_X56_Y38_N24 14 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 13.447 ns; Loc. = LCCOMB_X56_Y38_N24; Fanout = 14; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.150 ns) 14.377 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[133\]~940 17 COMB LCCOMB_X56_Y35_N22 2 " "Info: 17: + IC(0.780 ns) + CELL(0.150 ns) = 14.377 ns; Loc. = LCCOMB_X56_Y35_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[133\]~940'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.414 ns) 15.524 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5 18 COMB LCCOMB_X56_Y34_N8 2 " "Info: 18: + IC(0.733 ns) + CELL(0.414 ns) = 15.524 ns; Loc. = LCCOMB_X56_Y34_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.595 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7 19 COMB LCCOMB_X56_Y34_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 15.595 ns; Loc. = LCCOMB_X56_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.666 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9 20 COMB LCCOMB_X56_Y34_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 15.666 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.825 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11 21 COMB LCCOMB_X56_Y34_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 15.825 ns; Loc. = LCCOMB_X56_Y34_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.235 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12 22 COMB LCCOMB_X56_Y34_N16 17 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 16.235 ns; Loc. = LCCOMB_X56_Y34_N16; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.275 ns) 17.279 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~945 23 COMB LCCOMB_X56_Y38_N12 3 " "Info: 23: + IC(0.769 ns) + CELL(0.275 ns) = 17.279 ns; Loc. = LCCOMB_X56_Y38_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~945'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.393 ns) 18.420 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7 24 COMB LCCOMB_X57_Y34_N10 2 " "Info: 24: + IC(0.748 ns) + CELL(0.393 ns) = 18.420 ns; Loc. = LCCOMB_X57_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.491 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9 25 COMB LCCOMB_X57_Y34_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 18.491 ns; Loc. = LCCOMB_X57_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.650 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11 26 COMB LCCOMB_X57_Y34_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 18.650 ns; Loc. = LCCOMB_X57_Y34_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.721 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13 27 COMB LCCOMB_X57_Y34_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 18.721 ns; Loc. = LCCOMB_X57_Y34_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.131 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14 28 COMB LCCOMB_X57_Y34_N18 20 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 19.131 ns; Loc. = LCCOMB_X57_Y34_N18; Fanout = 20; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 20.018 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~954 29 COMB LCCOMB_X60_Y34_N4 2 " "Info: 29: + IC(0.737 ns) + CELL(0.150 ns) = 20.018 ns; Loc. = LCCOMB_X60_Y34_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~954'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.414 ns) 21.108 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7 30 COMB LCCOMB_X58_Y34_N6 2 " "Info: 30: + IC(0.676 ns) + CELL(0.414 ns) = 21.108 ns; Loc. = LCCOMB_X58_Y34_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.179 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9 31 COMB LCCOMB_X58_Y34_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 21.179 ns; Loc. = LCCOMB_X58_Y34_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.250 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11 32 COMB LCCOMB_X58_Y34_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 21.250 ns; Loc. = LCCOMB_X58_Y34_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.321 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13 33 COMB LCCOMB_X58_Y34_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 21.321 ns; Loc. = LCCOMB_X58_Y34_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.480 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15 34 COMB LCCOMB_X58_Y34_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 21.480 ns; Loc. = LCCOMB_X58_Y34_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.890 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16 35 COMB LCCOMB_X58_Y34_N16 23 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 21.890 ns; Loc. = LCCOMB_X58_Y34_N16; Fanout = 23; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.271 ns) 22.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[237\]~1529 36 COMB LCCOMB_X60_Y33_N6 3 " "Info: 36: + IC(0.708 ns) + CELL(0.271 ns) = 22.869 ns; Loc. = LCCOMB_X60_Y33_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[237\]~1529'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.414 ns) 24.254 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15 37 COMB LCCOMB_X59_Y34_N20 2 " "Info: 37: + IC(0.971 ns) + CELL(0.414 ns) = 24.254 ns; Loc. = LCCOMB_X59_Y34_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.325 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17 38 COMB LCCOMB_X59_Y34_N22 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 24.325 ns; Loc. = LCCOMB_X59_Y34_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.735 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18 39 COMB LCCOMB_X59_Y34_N24 26 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 24.735 ns; Loc. = LCCOMB_X59_Y34_N24; Fanout = 26; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.150 ns) 25.871 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971 40 COMB LCCOMB_X57_Y33_N16 2 " "Info: 40: + IC(0.986 ns) + CELL(0.150 ns) = 25.871 ns; Loc. = LCCOMB_X57_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[267\]~971'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.393 ns) 26.923 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9 41 COMB LCCOMB_X59_Y32_N18 2 " "Info: 41: + IC(0.659 ns) + CELL(0.393 ns) = 26.923 ns; Loc. = LCCOMB_X59_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.994 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11 42 COMB LCCOMB_X59_Y32_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 26.994 ns; Loc. = LCCOMB_X59_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.065 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13 43 COMB LCCOMB_X59_Y32_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 27.065 ns; Loc. = LCCOMB_X59_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.136 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15 44 COMB LCCOMB_X59_Y32_N24 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 27.136 ns; Loc. = LCCOMB_X59_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.207 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17 45 COMB LCCOMB_X59_Y32_N26 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 27.207 ns; Loc. = LCCOMB_X59_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.278 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19 46 COMB LCCOMB_X59_Y32_N28 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 27.278 ns; Loc. = LCCOMB_X59_Y32_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.688 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20 47 COMB LCCOMB_X59_Y32_N30 29 " "Info: 47: + IC(0.000 ns) + CELL(0.410 ns) = 27.688 ns; Loc. = LCCOMB_X59_Y32_N30; Fanout = 29; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.150 ns) 28.826 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984 48 COMB LCCOMB_X62_Y31_N24 2 " "Info: 48: + IC(0.988 ns) + CELL(0.150 ns) = 28.826 ns; Loc. = LCCOMB_X62_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~984'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.393 ns) 30.210 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7 49 COMB LCCOMB_X59_Y33_N12 2 " "Info: 49: + IC(0.991 ns) + CELL(0.393 ns) = 30.210 ns; Loc. = LCCOMB_X59_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.369 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9 50 COMB LCCOMB_X59_Y33_N14 2 " "Info: 50: + IC(0.000 ns) + CELL(0.159 ns) = 30.369 ns; Loc. = LCCOMB_X59_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.440 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11 51 COMB LCCOMB_X59_Y33_N16 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 30.440 ns; Loc. = LCCOMB_X59_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.511 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13 52 COMB LCCOMB_X59_Y33_N18 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 30.511 ns; Loc. = LCCOMB_X59_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.582 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15 53 COMB LCCOMB_X59_Y33_N20 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 30.582 ns; Loc. = LCCOMB_X59_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.653 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17 54 COMB LCCOMB_X59_Y33_N22 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 30.653 ns; Loc. = LCCOMB_X59_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.724 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19 55 COMB LCCOMB_X59_Y33_N24 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 30.724 ns; Loc. = LCCOMB_X59_Y33_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.795 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21 56 COMB LCCOMB_X59_Y33_N26 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 30.795 ns; Loc. = LCCOMB_X59_Y33_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.205 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22 57 COMB LCCOMB_X59_Y33_N28 32 " "Info: 57: + IC(0.000 ns) + CELL(0.410 ns) = 31.205 ns; Loc. = LCCOMB_X59_Y33_N28; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.150 ns) 32.365 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[333\]~994 58 COMB LCCOMB_X62_Y31_N28 2 " "Info: 58: + IC(1.010 ns) + CELL(0.150 ns) = 32.365 ns; Loc. = LCCOMB_X62_Y31_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[333\]~994'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.504 ns) 33.619 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9 59 COMB LCCOMB_X61_Y33_N14 2 " "Info: 59: + IC(0.750 ns) + CELL(0.504 ns) = 33.619 ns; Loc. = LCCOMB_X61_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.690 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11 60 COMB LCCOMB_X61_Y33_N16 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 33.690 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.761 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13 61 COMB LCCOMB_X61_Y33_N18 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 33.761 ns; Loc. = LCCOMB_X61_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.832 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15 62 COMB LCCOMB_X61_Y33_N20 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 33.832 ns; Loc. = LCCOMB_X61_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.903 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17 63 COMB LCCOMB_X61_Y33_N22 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 33.903 ns; Loc. = LCCOMB_X61_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.974 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19 64 COMB LCCOMB_X61_Y33_N24 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 33.974 ns; Loc. = LCCOMB_X61_Y33_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.045 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21 65 COMB LCCOMB_X61_Y33_N26 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 34.045 ns; Loc. = LCCOMB_X61_Y33_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.116 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23 66 COMB LCCOMB_X61_Y33_N28 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 34.116 ns; Loc. = LCCOMB_X61_Y33_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.526 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24 67 COMB LCCOMB_X61_Y33_N30 35 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 34.526 ns; Loc. = LCCOMB_X61_Y33_N30; Fanout = 35; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.150 ns) 35.535 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[363\]~1011 68 COMB LCCOMB_X60_Y29_N2 3 " "Info: 68: + IC(0.859 ns) + CELL(0.150 ns) = 35.535 ns; Loc. = LCCOMB_X60_Y29_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[363\]~1011'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.414 ns) 36.705 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[1\]~3 69 COMB LCCOMB_X61_Y31_N6 2 " "Info: 69: + IC(0.756 ns) + CELL(0.414 ns) = 36.705 ns; Loc. = LCCOMB_X61_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.776 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[2\]~5 70 COMB LCCOMB_X61_Y31_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 36.776 ns; Loc. = LCCOMB_X61_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.847 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7 71 COMB LCCOMB_X61_Y31_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 36.847 ns; Loc. = LCCOMB_X61_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.918 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9 72 COMB LCCOMB_X61_Y31_N12 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 36.918 ns; Loc. = LCCOMB_X61_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 37.077 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11 73 COMB LCCOMB_X61_Y31_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.159 ns) = 37.077 ns; Loc. = LCCOMB_X61_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.148 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13 74 COMB LCCOMB_X61_Y31_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 37.148 ns; Loc. = LCCOMB_X61_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.219 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15 75 COMB LCCOMB_X61_Y31_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 37.219 ns; Loc. = LCCOMB_X61_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.290 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17 76 COMB LCCOMB_X61_Y31_N20 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 37.290 ns; Loc. = LCCOMB_X61_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.361 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19 77 COMB LCCOMB_X61_Y31_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 37.361 ns; Loc. = LCCOMB_X61_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.432 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21 78 COMB LCCOMB_X61_Y31_N24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 37.432 ns; Loc. = LCCOMB_X61_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.503 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23 79 COMB LCCOMB_X61_Y31_N26 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 37.503 ns; Loc. = LCCOMB_X61_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.574 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25 80 COMB LCCOMB_X61_Y31_N28 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 37.574 ns; Loc. = LCCOMB_X61_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.984 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26 81 COMB LCCOMB_X61_Y31_N30 38 " "Info: 81: + IC(0.000 ns) + CELL(0.410 ns) = 37.984 ns; Loc. = LCCOMB_X61_Y31_N30; Fanout = 38; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.150 ns) 38.975 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025 82 COMB LCCOMB_X60_Y28_N16 3 " "Info: 82: + IC(0.841 ns) + CELL(0.150 ns) = 38.975 ns; Loc. = LCCOMB_X60_Y28_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[396\]~1025'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.393 ns) 40.112 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3 83 COMB LCCOMB_X61_Y30_N4 2 " "Info: 83: + IC(0.744 ns) + CELL(0.393 ns) = 40.112 ns; Loc. = LCCOMB_X61_Y30_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.183 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5 84 COMB LCCOMB_X61_Y30_N6 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 40.183 ns; Loc. = LCCOMB_X61_Y30_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.254 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7 85 COMB LCCOMB_X61_Y30_N8 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 40.254 ns; Loc. = LCCOMB_X61_Y30_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.325 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9 86 COMB LCCOMB_X61_Y30_N10 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 40.325 ns; Loc. = LCCOMB_X61_Y30_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.396 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11 87 COMB LCCOMB_X61_Y30_N12 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 40.396 ns; Loc. = LCCOMB_X61_Y30_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13 88 COMB LCCOMB_X61_Y30_N14 2 " "Info: 88: + IC(0.000 ns) + CELL(0.159 ns) = 40.555 ns; Loc. = LCCOMB_X61_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15 89 COMB LCCOMB_X61_Y30_N16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 40.626 ns; Loc. = LCCOMB_X61_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17 90 COMB LCCOMB_X61_Y30_N18 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 40.697 ns; Loc. = LCCOMB_X61_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.768 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19 91 COMB LCCOMB_X61_Y30_N20 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 40.768 ns; Loc. = LCCOMB_X61_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.839 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21 92 COMB LCCOMB_X61_Y30_N22 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 40.839 ns; Loc. = LCCOMB_X61_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.910 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23 93 COMB LCCOMB_X61_Y30_N24 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 40.910 ns; Loc. = LCCOMB_X61_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.981 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25 94 COMB LCCOMB_X61_Y30_N26 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 40.981 ns; Loc. = LCCOMB_X61_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.052 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27 95 COMB LCCOMB_X61_Y30_N28 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 41.052 ns; Loc. = LCCOMB_X61_Y30_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 41.462 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28 96 COMB LCCOMB_X61_Y30_N30 41 " "Info: 96: + IC(0.000 ns) + CELL(0.410 ns) = 41.462 ns; Loc. = LCCOMB_X61_Y30_N30; Fanout = 41; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.275 ns) 42.805 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040 97 COMB LCCOMB_X58_Y26_N2 3 " "Info: 97: + IC(1.068 ns) + CELL(0.275 ns) = 42.805 ns; Loc. = LCCOMB_X58_Y26_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1040'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.414 ns) 43.970 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3 98 COMB LCCOMB_X59_Y28_N2 2 " "Info: 98: + IC(0.751 ns) + CELL(0.414 ns) = 43.970 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.041 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5 99 COMB LCCOMB_X59_Y28_N4 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 44.041 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.112 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7 100 COMB LCCOMB_X59_Y28_N6 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 44.112 ns; Loc. = LCCOMB_X59_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.183 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9 101 COMB LCCOMB_X59_Y28_N8 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 44.183 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.254 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11 102 COMB LCCOMB_X59_Y28_N10 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 44.254 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.325 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13 103 COMB LCCOMB_X59_Y28_N12 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 44.325 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 44.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15 104 COMB LCCOMB_X59_Y28_N14 2 " "Info: 104: + IC(0.000 ns) + CELL(0.159 ns) = 44.484 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17 105 COMB LCCOMB_X59_Y28_N16 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 44.555 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19 106 COMB LCCOMB_X59_Y28_N18 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 44.626 ns; Loc. = LCCOMB_X59_Y28_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21 107 COMB LCCOMB_X59_Y28_N20 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 44.697 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.768 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23 108 COMB LCCOMB_X59_Y28_N22 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 44.768 ns; Loc. = LCCOMB_X59_Y28_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.839 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25 109 COMB LCCOMB_X59_Y28_N24 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 44.839 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.910 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27 110 COMB LCCOMB_X59_Y28_N26 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 44.910 ns; Loc. = LCCOMB_X59_Y28_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.981 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29 111 COMB LCCOMB_X59_Y28_N28 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 44.981 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 45.391 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30 112 COMB LCCOMB_X59_Y28_N30 44 " "Info: 112: + IC(0.000 ns) + CELL(0.410 ns) = 45.391 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 44; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.150 ns) 46.504 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602 113 COMB LCCOMB_X61_Y31_N2 3 " "Info: 113: + IC(0.963 ns) + CELL(0.150 ns) = 46.504 ns; Loc. = LCCOMB_X61_Y31_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[465\]~1602'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.393 ns) 47.817 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9 114 COMB LCCOMB_X59_Y30_N24 2 " "Info: 114: + IC(0.920 ns) + CELL(0.393 ns) = 47.817 ns; Loc. = LCCOMB_X59_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.888 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11 115 COMB LCCOMB_X59_Y30_N26 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 47.888 ns; Loc. = LCCOMB_X59_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.959 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13 116 COMB LCCOMB_X59_Y30_N28 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 47.959 ns; Loc. = LCCOMB_X59_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 48.105 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15 117 COMB LCCOMB_X59_Y30_N30 2 " "Info: 117: + IC(0.000 ns) + CELL(0.146 ns) = 48.105 ns; Loc. = LCCOMB_X59_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.176 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17 118 COMB LCCOMB_X59_Y29_N0 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 48.176 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.247 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19 119 COMB LCCOMB_X59_Y29_N2 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 48.247 ns; Loc. = LCCOMB_X59_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.318 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21 120 COMB LCCOMB_X59_Y29_N4 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 48.318 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.389 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23 121 COMB LCCOMB_X59_Y29_N6 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 48.389 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.460 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25 122 COMB LCCOMB_X59_Y29_N8 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 48.460 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.531 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27 123 COMB LCCOMB_X59_Y29_N10 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 48.531 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.602 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29 124 COMB LCCOMB_X59_Y29_N12 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 48.602 ns; Loc. = LCCOMB_X59_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 48.761 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31 125 COMB LCCOMB_X59_Y29_N14 1 " "Info: 125: + IC(0.000 ns) + CELL(0.159 ns) = 48.761 ns; Loc. = LCCOMB_X59_Y29_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.171 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32 126 COMB LCCOMB_X59_Y29_N16 47 " "Info: 126: + IC(0.000 ns) + CELL(0.410 ns) = 49.171 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 47; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.150 ns) 50.357 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[500\]~1614 127 COMB LCCOMB_X57_Y27_N10 3 " "Info: 127: + IC(1.036 ns) + CELL(0.150 ns) = 50.357 ns; Loc. = LCCOMB_X57_Y27_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[500\]~1614'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.414 ns) 51.536 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13 128 COMB LCCOMB_X58_Y30_N26 2 " "Info: 128: + IC(0.765 ns) + CELL(0.414 ns) = 51.536 ns; Loc. = LCCOMB_X58_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.607 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15 129 COMB LCCOMB_X58_Y30_N28 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 51.607 ns; Loc. = LCCOMB_X58_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 51.753 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17 130 COMB LCCOMB_X58_Y30_N30 2 " "Info: 130: + IC(0.000 ns) + CELL(0.146 ns) = 51.753 ns; Loc. = LCCOMB_X58_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.824 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19 131 COMB LCCOMB_X58_Y29_N0 2 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 51.824 ns; Loc. = LCCOMB_X58_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.895 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21 132 COMB LCCOMB_X58_Y29_N2 2 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 51.895 ns; Loc. = LCCOMB_X58_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.966 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23 133 COMB LCCOMB_X58_Y29_N4 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 51.966 ns; Loc. = LCCOMB_X58_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.037 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25 134 COMB LCCOMB_X58_Y29_N6 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 52.037 ns; Loc. = LCCOMB_X58_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.108 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27 135 COMB LCCOMB_X58_Y29_N8 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 52.108 ns; Loc. = LCCOMB_X58_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.179 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29 136 COMB LCCOMB_X58_Y29_N10 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 52.179 ns; Loc. = LCCOMB_X58_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.250 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31 137 COMB LCCOMB_X58_Y29_N12 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 52.250 ns; Loc. = LCCOMB_X58_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 52.409 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33 138 COMB LCCOMB_X58_Y29_N14 1 " "Info: 138: + IC(0.000 ns) + CELL(0.159 ns) = 52.409 ns; Loc. = LCCOMB_X58_Y29_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.819 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34 139 COMB LCCOMB_X58_Y29_N16 50 " "Info: 139: + IC(0.000 ns) + CELL(0.410 ns) = 52.819 ns; Loc. = LCCOMB_X58_Y29_N16; Fanout = 50; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 54.221 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086 140 COMB LCCOMB_X52_Y30_N24 2 " "Info: 140: + IC(1.252 ns) + CELL(0.150 ns) = 54.221 ns; Loc. = LCCOMB_X52_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1086'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.414 ns) 55.557 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11 141 COMB LCCOMB_X57_Y30_N24 2 " "Info: 141: + IC(0.922 ns) + CELL(0.414 ns) = 55.557 ns; Loc. = LCCOMB_X57_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.628 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13 142 COMB LCCOMB_X57_Y30_N26 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 55.628 ns; Loc. = LCCOMB_X57_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.699 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15 143 COMB LCCOMB_X57_Y30_N28 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 55.699 ns; Loc. = LCCOMB_X57_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 55.845 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17 144 COMB LCCOMB_X57_Y30_N30 2 " "Info: 144: + IC(0.000 ns) + CELL(0.146 ns) = 55.845 ns; Loc. = LCCOMB_X57_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.916 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19 145 COMB LCCOMB_X57_Y29_N0 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 55.916 ns; Loc. = LCCOMB_X57_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.987 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21 146 COMB LCCOMB_X57_Y29_N2 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 55.987 ns; Loc. = LCCOMB_X57_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.058 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23 147 COMB LCCOMB_X57_Y29_N4 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 56.058 ns; Loc. = LCCOMB_X57_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.129 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25 148 COMB LCCOMB_X57_Y29_N6 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 56.129 ns; Loc. = LCCOMB_X57_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27 149 COMB LCCOMB_X57_Y29_N8 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 56.200 ns; Loc. = LCCOMB_X57_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.271 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29 150 COMB LCCOMB_X57_Y29_N10 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 56.271 ns; Loc. = LCCOMB_X57_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31 151 COMB LCCOMB_X57_Y29_N12 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 56.342 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 56.501 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33 152 COMB LCCOMB_X57_Y29_N14 2 " "Info: 152: + IC(0.000 ns) + CELL(0.159 ns) = 56.501 ns; Loc. = LCCOMB_X57_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.572 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35 153 COMB LCCOMB_X57_Y29_N16 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 56.572 ns; Loc. = LCCOMB_X57_Y29_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.982 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36 154 COMB LCCOMB_X57_Y29_N18 53 " "Info: 154: + IC(0.000 ns) + CELL(0.410 ns) = 56.982 ns; Loc. = LCCOMB_X57_Y29_N18; Fanout = 53; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.150 ns) 58.696 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647 155 COMB LCCOMB_X45_Y27_N30 3 " "Info: 155: + IC(1.564 ns) + CELL(0.150 ns) = 58.696 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[564\]~1647'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 60.296 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9 156 COMB LCCOMB_X56_Y27_N20 2 " "Info: 156: + IC(1.207 ns) + CELL(0.393 ns) = 60.296 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.367 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11 157 COMB LCCOMB_X56_Y27_N22 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 60.367 ns; Loc. = LCCOMB_X56_Y27_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.438 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13 158 COMB LCCOMB_X56_Y27_N24 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 60.438 ns; Loc. = LCCOMB_X56_Y27_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.509 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15 159 COMB LCCOMB_X56_Y27_N26 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 60.509 ns; Loc. = LCCOMB_X56_Y27_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.580 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17 160 COMB LCCOMB_X56_Y27_N28 2 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 60.580 ns; Loc. = LCCOMB_X56_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 60.726 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19 161 COMB LCCOMB_X56_Y27_N30 2 " "Info: 161: + IC(0.000 ns) + CELL(0.146 ns) = 60.726 ns; Loc. = LCCOMB_X56_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.797 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21 162 COMB LCCOMB_X56_Y26_N0 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 60.797 ns; Loc. = LCCOMB_X56_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.868 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23 163 COMB LCCOMB_X56_Y26_N2 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 60.868 ns; Loc. = LCCOMB_X56_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.939 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25 164 COMB LCCOMB_X56_Y26_N4 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 60.939 ns; Loc. = LCCOMB_X56_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.010 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27 165 COMB LCCOMB_X56_Y26_N6 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 61.010 ns; Loc. = LCCOMB_X56_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.081 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29 166 COMB LCCOMB_X56_Y26_N8 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 61.081 ns; Loc. = LCCOMB_X56_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.152 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31 167 COMB LCCOMB_X56_Y26_N10 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 61.152 ns; Loc. = LCCOMB_X56_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.223 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33 168 COMB LCCOMB_X56_Y26_N12 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 61.223 ns; Loc. = LCCOMB_X56_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 61.382 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35 169 COMB LCCOMB_X56_Y26_N14 2 " "Info: 169: + IC(0.000 ns) + CELL(0.159 ns) = 61.382 ns; Loc. = LCCOMB_X56_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.453 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37 170 COMB LCCOMB_X56_Y26_N16 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 61.453 ns; Loc. = LCCOMB_X56_Y26_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 61.863 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38 171 COMB LCCOMB_X56_Y26_N18 56 " "Info: 171: + IC(0.000 ns) + CELL(0.410 ns) = 61.863 ns; Loc. = LCCOMB_X56_Y26_N18; Fanout = 56; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.150 ns) 63.545 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125 172 COMB LCCOMB_X45_Y27_N0 2 " "Info: 172: + IC(1.532 ns) + CELL(0.150 ns) = 63.545 ns; Loc. = LCCOMB_X45_Y27_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1125'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.414 ns) 64.912 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11 173 COMB LCCOMB_X52_Y27_N22 2 " "Info: 173: + IC(0.953 ns) + CELL(0.414 ns) = 64.912 ns; Loc. = LCCOMB_X52_Y27_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.983 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13 174 COMB LCCOMB_X52_Y27_N24 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 64.983 ns; Loc. = LCCOMB_X52_Y27_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.054 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15 175 COMB LCCOMB_X52_Y27_N26 2 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 65.054 ns; Loc. = LCCOMB_X52_Y27_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.125 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17 176 COMB LCCOMB_X52_Y27_N28 2 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 65.125 ns; Loc. = LCCOMB_X52_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 65.271 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19 177 COMB LCCOMB_X52_Y27_N30 2 " "Info: 177: + IC(0.000 ns) + CELL(0.146 ns) = 65.271 ns; Loc. = LCCOMB_X52_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21 178 COMB LCCOMB_X52_Y26_N0 2 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 65.342 ns; Loc. = LCCOMB_X52_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.413 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23 179 COMB LCCOMB_X52_Y26_N2 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 65.413 ns; Loc. = LCCOMB_X52_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.484 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25 180 COMB LCCOMB_X52_Y26_N4 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 65.484 ns; Loc. = LCCOMB_X52_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.555 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27 181 COMB LCCOMB_X52_Y26_N6 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 65.555 ns; Loc. = LCCOMB_X52_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.626 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29 182 COMB LCCOMB_X52_Y26_N8 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 65.626 ns; Loc. = LCCOMB_X52_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31 183 COMB LCCOMB_X52_Y26_N10 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 65.697 ns; Loc. = LCCOMB_X52_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.768 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33 184 COMB LCCOMB_X52_Y26_N12 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 65.768 ns; Loc. = LCCOMB_X52_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 65.927 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35 185 COMB LCCOMB_X52_Y26_N14 2 " "Info: 185: + IC(0.000 ns) + CELL(0.159 ns) = 65.927 ns; Loc. = LCCOMB_X52_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.998 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37 186 COMB LCCOMB_X52_Y26_N16 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 65.998 ns; Loc. = LCCOMB_X52_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 66.069 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39 187 COMB LCCOMB_X52_Y26_N18 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 66.069 ns; Loc. = LCCOMB_X52_Y26_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 66.479 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40 188 COMB LCCOMB_X52_Y26_N20 59 " "Info: 188: + IC(0.000 ns) + CELL(0.410 ns) = 66.479 ns; Loc. = LCCOMB_X52_Y26_N20; Fanout = 59; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.150 ns) 67.697 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[635\]~1677 189 COMB LCCOMB_X56_Y30_N26 3 " "Info: 189: + IC(1.068 ns) + CELL(0.150 ns) = 67.697 ns; Loc. = LCCOMB_X56_Y30_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[635\]~1677'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.414 ns) 69.384 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19 190 COMB LCCOMB_X49_Y27_N28 2 " "Info: 190: + IC(1.273 ns) + CELL(0.414 ns) = 69.384 ns; Loc. = LCCOMB_X49_Y27_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 69.530 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21 191 COMB LCCOMB_X49_Y27_N30 2 " "Info: 191: + IC(0.000 ns) + CELL(0.146 ns) = 69.530 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.601 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23 192 COMB LCCOMB_X49_Y26_N0 2 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 69.601 ns; Loc. = LCCOMB_X49_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.672 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25 193 COMB LCCOMB_X49_Y26_N2 2 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 69.672 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.743 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27 194 COMB LCCOMB_X49_Y26_N4 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 69.743 ns; Loc. = LCCOMB_X49_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.814 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29 195 COMB LCCOMB_X49_Y26_N6 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 69.814 ns; Loc. = LCCOMB_X49_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.885 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31 196 COMB LCCOMB_X49_Y26_N8 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 69.885 ns; Loc. = LCCOMB_X49_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.956 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33 197 COMB LCCOMB_X49_Y26_N10 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 69.956 ns; Loc. = LCCOMB_X49_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.027 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35 198 COMB LCCOMB_X49_Y26_N12 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 70.027 ns; Loc. = LCCOMB_X49_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 70.186 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37 199 COMB LCCOMB_X49_Y26_N14 2 " "Info: 199: + IC(0.000 ns) + CELL(0.159 ns) = 70.186 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.257 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39 200 COMB LCCOMB_X49_Y26_N16 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 70.257 ns; Loc. = LCCOMB_X49_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.328 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41 201 COMB LCCOMB_X49_Y26_N18 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 70.328 ns; Loc. = LCCOMB_X49_Y26_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 70.738 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42 202 COMB LCCOMB_X49_Y26_N20 62 " "Info: 202: + IC(0.000 ns) + CELL(0.410 ns) = 70.738 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 62; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 72.210 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163 203 COMB LCCOMB_X56_Y30_N2 2 " "Info: 203: + IC(1.322 ns) + CELL(0.150 ns) = 72.210 ns; Loc. = LCCOMB_X56_Y30_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[669\]~1163'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.485 ns) 74.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21 204 COMB LCCOMB_X48_Y27_N30 2 " "Info: 204: + IC(1.364 ns) + CELL(0.485 ns) = 74.059 ns; Loc. = LCCOMB_X48_Y27_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23 205 COMB LCCOMB_X48_Y26_N0 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 74.130 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25 206 COMB LCCOMB_X48_Y26_N2 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 74.201 ns; Loc. = LCCOMB_X48_Y26_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27 207 COMB LCCOMB_X48_Y26_N4 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 74.272 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29 208 COMB LCCOMB_X48_Y26_N6 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 74.343 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.414 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31 209 COMB LCCOMB_X48_Y26_N8 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 74.414 ns; Loc. = LCCOMB_X48_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.485 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33 210 COMB LCCOMB_X48_Y26_N10 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 74.485 ns; Loc. = LCCOMB_X48_Y26_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.556 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35 211 COMB LCCOMB_X48_Y26_N12 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 74.556 ns; Loc. = LCCOMB_X48_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 74.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37 212 COMB LCCOMB_X48_Y26_N14 2 " "Info: 212: + IC(0.000 ns) + CELL(0.159 ns) = 74.715 ns; Loc. = LCCOMB_X48_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39 213 COMB LCCOMB_X48_Y26_N16 2 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 74.786 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.857 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41 214 COMB LCCOMB_X48_Y26_N18 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 74.857 ns; Loc. = LCCOMB_X48_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.928 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43 215 COMB LCCOMB_X48_Y26_N20 1 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 74.928 ns; Loc. = LCCOMB_X48_Y26_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 75.338 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44 216 COMB LCCOMB_X48_Y26_N22 65 " "Info: 216: + IC(0.000 ns) + CELL(0.410 ns) = 75.338 ns; Loc. = LCCOMB_X48_Y26_N22; Fanout = 65; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.150 ns) 76.881 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193 217 COMB LCCOMB_X45_Y32_N24 3 " "Info: 217: + IC(1.393 ns) + CELL(0.150 ns) = 76.881 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[695\]~1193'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.504 ns) 78.381 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7 218 COMB LCCOMB_X47_Y30_N14 2 " "Info: 218: + IC(0.996 ns) + CELL(0.504 ns) = 78.381 ns; Loc. = LCCOMB_X47_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.452 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9 219 COMB LCCOMB_X47_Y30_N16 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 78.452 ns; Loc. = LCCOMB_X47_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.523 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11 220 COMB LCCOMB_X47_Y30_N18 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 78.523 ns; Loc. = LCCOMB_X47_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.594 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13 221 COMB LCCOMB_X47_Y30_N20 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 78.594 ns; Loc. = LCCOMB_X47_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.665 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15 222 COMB LCCOMB_X47_Y30_N22 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 78.665 ns; Loc. = LCCOMB_X47_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.736 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17 223 COMB LCCOMB_X47_Y30_N24 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 78.736 ns; Loc. = LCCOMB_X47_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.807 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19 224 COMB LCCOMB_X47_Y30_N26 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 78.807 ns; Loc. = LCCOMB_X47_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.878 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21 225 COMB LCCOMB_X47_Y30_N28 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 78.878 ns; Loc. = LCCOMB_X47_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 79.024 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23 226 COMB LCCOMB_X47_Y30_N30 2 " "Info: 226: + IC(0.000 ns) + CELL(0.146 ns) = 79.024 ns; Loc. = LCCOMB_X47_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.095 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25 227 COMB LCCOMB_X47_Y29_N0 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 79.095 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.166 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27 228 COMB LCCOMB_X47_Y29_N2 2 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 79.166 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.237 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29 229 COMB LCCOMB_X47_Y29_N4 2 " "Info: 229: + IC(0.000 ns) + CELL(0.071 ns) = 79.237 ns; Loc. = LCCOMB_X47_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.308 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31 230 COMB LCCOMB_X47_Y29_N6 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 79.308 ns; Loc. = LCCOMB_X47_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.379 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33 231 COMB LCCOMB_X47_Y29_N8 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 79.379 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.450 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35 232 COMB LCCOMB_X47_Y29_N10 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 79.450 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.521 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37 233 COMB LCCOMB_X47_Y29_N12 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 79.521 ns; Loc. = LCCOMB_X47_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 79.680 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39 234 COMB LCCOMB_X47_Y29_N14 2 " "Info: 234: + IC(0.000 ns) + CELL(0.159 ns) = 79.680 ns; Loc. = LCCOMB_X47_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.751 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41 235 COMB LCCOMB_X47_Y29_N16 2 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 79.751 ns; Loc. = LCCOMB_X47_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.822 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43 236 COMB LCCOMB_X47_Y29_N18 2 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 79.822 ns; Loc. = LCCOMB_X47_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.893 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45 237 COMB LCCOMB_X47_Y29_N20 1 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 79.893 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 80.303 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46 238 COMB LCCOMB_X47_Y29_N22 68 " "Info: 238: + IC(0.000 ns) + CELL(0.410 ns) = 80.303 ns; Loc. = LCCOMB_X47_Y29_N22; Fanout = 68; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.150 ns) 81.762 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1736 239 COMB LCCOMB_X53_Y27_N16 3 " "Info: 239: + IC(1.309 ns) + CELL(0.150 ns) = 81.762 ns; Loc. = LCCOMB_X53_Y27_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[735\]~1736'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.414 ns) 83.439 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21 240 COMB LCCOMB_X45_Y31_N28 2 " "Info: 240: + IC(1.263 ns) + CELL(0.414 ns) = 83.439 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 83.585 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23 241 COMB LCCOMB_X45_Y31_N30 2 " "Info: 241: + IC(0.000 ns) + CELL(0.146 ns) = 83.585 ns; Loc. = LCCOMB_X45_Y31_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25 242 COMB LCCOMB_X45_Y30_N0 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 83.656 ns; Loc. = LCCOMB_X45_Y30_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27 243 COMB LCCOMB_X45_Y30_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 83.727 ns; Loc. = LCCOMB_X45_Y30_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29 244 COMB LCCOMB_X45_Y30_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 83.798 ns; Loc. = LCCOMB_X45_Y30_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31 245 COMB LCCOMB_X45_Y30_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 83.869 ns; Loc. = LCCOMB_X45_Y30_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33 246 COMB LCCOMB_X45_Y30_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 83.940 ns; Loc. = LCCOMB_X45_Y30_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35 247 COMB LCCOMB_X45_Y30_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 84.011 ns; Loc. = LCCOMB_X45_Y30_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.082 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37 248 COMB LCCOMB_X45_Y30_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 84.082 ns; Loc. = LCCOMB_X45_Y30_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 84.241 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39 249 COMB LCCOMB_X45_Y30_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.159 ns) = 84.241 ns; Loc. = LCCOMB_X45_Y30_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.312 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41 250 COMB LCCOMB_X45_Y30_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 84.312 ns; Loc. = LCCOMB_X45_Y30_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.383 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43 251 COMB LCCOMB_X45_Y30_N18 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 84.383 ns; Loc. = LCCOMB_X45_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.454 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45 252 COMB LCCOMB_X45_Y30_N20 2 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 84.454 ns; Loc. = LCCOMB_X45_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 84.525 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47 253 COMB LCCOMB_X45_Y30_N22 1 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 84.525 ns; Loc. = LCCOMB_X45_Y30_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 84.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48 254 COMB LCCOMB_X45_Y30_N24 71 " "Info: 254: + IC(0.000 ns) + CELL(0.410 ns) = 84.935 ns; Loc. = LCCOMB_X45_Y30_N24; Fanout = 71; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.150 ns) 86.368 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234 255 COMB LCCOMB_X53_Y27_N12 2 " "Info: 255: + IC(1.283 ns) + CELL(0.150 ns) = 86.368 ns; Loc. = LCCOMB_X53_Y27_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[769\]~1234'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.414 ns) 88.355 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23 256 COMB LCCOMB_X45_Y34_N28 2 " "Info: 256: + IC(1.573 ns) + CELL(0.414 ns) = 88.355 ns; Loc. = LCCOMB_X45_Y34_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 88.501 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25 257 COMB LCCOMB_X45_Y34_N30 2 " "Info: 257: + IC(0.000 ns) + CELL(0.146 ns) = 88.501 ns; Loc. = LCCOMB_X45_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.572 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27 258 COMB LCCOMB_X45_Y33_N0 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 88.572 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.643 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29 259 COMB LCCOMB_X45_Y33_N2 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 88.643 ns; Loc. = LCCOMB_X45_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.714 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31 260 COMB LCCOMB_X45_Y33_N4 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 88.714 ns; Loc. = LCCOMB_X45_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33 261 COMB LCCOMB_X45_Y33_N6 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 88.785 ns; Loc. = LCCOMB_X45_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.856 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35 262 COMB LCCOMB_X45_Y33_N8 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 88.856 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.927 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37 263 COMB LCCOMB_X45_Y33_N10 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 88.927 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.998 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39 264 COMB LCCOMB_X45_Y33_N12 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 88.998 ns; Loc. = LCCOMB_X45_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 89.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41 265 COMB LCCOMB_X45_Y33_N14 2 " "Info: 265: + IC(0.000 ns) + CELL(0.159 ns) = 89.157 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43 266 COMB LCCOMB_X45_Y33_N16 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 89.228 ns; Loc. = LCCOMB_X45_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.299 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45 267 COMB LCCOMB_X45_Y33_N18 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 89.299 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47 268 COMB LCCOMB_X45_Y33_N20 2 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 89.370 ns; Loc. = LCCOMB_X45_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 89.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49 269 COMB LCCOMB_X45_Y33_N22 1 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 89.441 ns; Loc. = LCCOMB_X45_Y33_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 89.851 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50 270 COMB LCCOMB_X45_Y33_N24 74 " "Info: 270: + IC(0.000 ns) + CELL(0.410 ns) = 89.851 ns; Loc. = LCCOMB_X45_Y33_N24; Fanout = 74; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 91.591 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779 271 COMB LCCOMB_X53_Y27_N28 3 " "Info: 271: + IC(1.590 ns) + CELL(0.150 ns) = 91.591 ns; Loc. = LCCOMB_X53_Y27_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[803\]~1779'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.495 ns) 93.670 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25 272 COMB LCCOMB_X47_Y34_N30 2 " "Info: 272: + IC(1.584 ns) + CELL(0.495 ns) = 93.670 ns; Loc. = LCCOMB_X47_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.741 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27 273 COMB LCCOMB_X47_Y33_N0 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 93.741 ns; Loc. = LCCOMB_X47_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.812 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29 274 COMB LCCOMB_X47_Y33_N2 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 93.812 ns; Loc. = LCCOMB_X47_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.883 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31 275 COMB LCCOMB_X47_Y33_N4 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 93.883 ns; Loc. = LCCOMB_X47_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.954 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33 276 COMB LCCOMB_X47_Y33_N6 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 93.954 ns; Loc. = LCCOMB_X47_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.025 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35 277 COMB LCCOMB_X47_Y33_N8 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 94.025 ns; Loc. = LCCOMB_X47_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.096 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37 278 COMB LCCOMB_X47_Y33_N10 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 94.096 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.167 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39 279 COMB LCCOMB_X47_Y33_N12 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 94.167 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 94.326 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41 280 COMB LCCOMB_X47_Y33_N14 2 " "Info: 280: + IC(0.000 ns) + CELL(0.159 ns) = 94.326 ns; Loc. = LCCOMB_X47_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.397 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43 281 COMB LCCOMB_X47_Y33_N16 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 94.397 ns; Loc. = LCCOMB_X47_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.468 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45 282 COMB LCCOMB_X47_Y33_N18 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 94.468 ns; Loc. = LCCOMB_X47_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.539 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47 283 COMB LCCOMB_X47_Y33_N20 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 94.539 ns; Loc. = LCCOMB_X47_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.610 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49 284 COMB LCCOMB_X47_Y33_N22 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 94.610 ns; Loc. = LCCOMB_X47_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.681 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51 285 COMB LCCOMB_X47_Y33_N24 1 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 94.681 ns; Loc. = LCCOMB_X47_Y33_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 95.091 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52 286 COMB LCCOMB_X47_Y33_N26 77 " "Info: 286: + IC(0.000 ns) + CELL(0.410 ns) = 95.091 ns; Loc. = LCCOMB_X47_Y33_N26; Fanout = 77; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.150 ns) 96.598 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[836\]~1803 287 COMB LCCOMB_X45_Y27_N6 3 " "Info: 287: + IC(1.357 ns) + CELL(0.150 ns) = 96.598 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[836\]~1803'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.393 ns) 98.550 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25 288 COMB LCCOMB_X49_Y34_N28 2 " "Info: 288: + IC(1.559 ns) + CELL(0.393 ns) = 98.550 ns; Loc. = LCCOMB_X49_Y34_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 98.696 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27 289 COMB LCCOMB_X49_Y34_N30 2 " "Info: 289: + IC(0.000 ns) + CELL(0.146 ns) = 98.696 ns; Loc. = LCCOMB_X49_Y34_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.767 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29 290 COMB LCCOMB_X49_Y33_N0 2 " "Info: 290: + IC(0.000 ns) + CELL(0.071 ns) = 98.767 ns; Loc. = LCCOMB_X49_Y33_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.838 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31 291 COMB LCCOMB_X49_Y33_N2 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 98.838 ns; Loc. = LCCOMB_X49_Y33_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.909 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33 292 COMB LCCOMB_X49_Y33_N4 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 98.909 ns; Loc. = LCCOMB_X49_Y33_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.980 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35 293 COMB LCCOMB_X49_Y33_N6 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 98.980 ns; Loc. = LCCOMB_X49_Y33_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.051 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37 294 COMB LCCOMB_X49_Y33_N8 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 99.051 ns; Loc. = LCCOMB_X49_Y33_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.122 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39 295 COMB LCCOMB_X49_Y33_N10 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 99.122 ns; Loc. = LCCOMB_X49_Y33_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.193 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41 296 COMB LCCOMB_X49_Y33_N12 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 99.193 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 99.352 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43 297 COMB LCCOMB_X49_Y33_N14 2 " "Info: 297: + IC(0.000 ns) + CELL(0.159 ns) = 99.352 ns; Loc. = LCCOMB_X49_Y33_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.423 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45 298 COMB LCCOMB_X49_Y33_N16 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 99.423 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.494 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47 299 COMB LCCOMB_X49_Y33_N18 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 99.494 ns; Loc. = LCCOMB_X49_Y33_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.565 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49 300 COMB LCCOMB_X49_Y33_N20 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 99.565 ns; Loc. = LCCOMB_X49_Y33_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.636 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51 301 COMB LCCOMB_X49_Y33_N22 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 99.636 ns; Loc. = LCCOMB_X49_Y33_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.707 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53 302 COMB LCCOMB_X49_Y33_N24 1 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 99.707 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 100.117 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54 303 COMB LCCOMB_X49_Y33_N26 80 " "Info: 303: + IC(0.000 ns) + CELL(0.410 ns) = 100.117 ns; Loc. = LCCOMB_X49_Y33_N26; Fanout = 80; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.150 ns) 101.360 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326 304 COMB LCCOMB_X47_Y35_N22 3 " "Info: 304: + IC(1.093 ns) + CELL(0.150 ns) = 101.360 ns; Loc. = LCCOMB_X47_Y35_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[858\]~1326'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.414 ns) 102.783 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3 305 COMB LCCOMB_X49_Y32_N6 2 " "Info: 305: + IC(1.009 ns) + CELL(0.414 ns) = 102.783 ns; Loc. = LCCOMB_X49_Y32_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.854 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5 306 COMB LCCOMB_X49_Y32_N8 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 102.854 ns; Loc. = LCCOMB_X49_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.925 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7 307 COMB LCCOMB_X49_Y32_N10 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 102.925 ns; Loc. = LCCOMB_X49_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.996 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9 308 COMB LCCOMB_X49_Y32_N12 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 102.996 ns; Loc. = LCCOMB_X49_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 103.155 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11 309 COMB LCCOMB_X49_Y32_N14 2 " "Info: 309: + IC(0.000 ns) + CELL(0.159 ns) = 103.155 ns; Loc. = LCCOMB_X49_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13 310 COMB LCCOMB_X49_Y32_N16 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 103.226 ns; Loc. = LCCOMB_X49_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.297 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15 311 COMB LCCOMB_X49_Y32_N18 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 103.297 ns; Loc. = LCCOMB_X49_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.368 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17 312 COMB LCCOMB_X49_Y32_N20 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 103.368 ns; Loc. = LCCOMB_X49_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.439 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19 313 COMB LCCOMB_X49_Y32_N22 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 103.439 ns; Loc. = LCCOMB_X49_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.510 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21 314 COMB LCCOMB_X49_Y32_N24 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 103.510 ns; Loc. = LCCOMB_X49_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.581 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23 315 COMB LCCOMB_X49_Y32_N26 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 103.581 ns; Loc. = LCCOMB_X49_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.652 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25 316 COMB LCCOMB_X49_Y32_N28 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 103.652 ns; Loc. = LCCOMB_X49_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 103.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27 317 COMB LCCOMB_X49_Y32_N30 2 " "Info: 317: + IC(0.000 ns) + CELL(0.146 ns) = 103.798 ns; Loc. = LCCOMB_X49_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29 318 COMB LCCOMB_X49_Y31_N0 2 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 103.869 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 103.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31 319 COMB LCCOMB_X49_Y31_N2 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 103.940 ns; Loc. = LCCOMB_X49_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33 320 COMB LCCOMB_X49_Y31_N4 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 104.011 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.082 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35 321 COMB LCCOMB_X49_Y31_N6 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 104.082 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.153 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37 322 COMB LCCOMB_X49_Y31_N8 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 104.153 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.224 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39 323 COMB LCCOMB_X49_Y31_N10 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 104.224 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.295 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41 324 COMB LCCOMB_X49_Y31_N12 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 104.295 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 104.454 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43 325 COMB LCCOMB_X49_Y31_N14 2 " "Info: 325: + IC(0.000 ns) + CELL(0.159 ns) = 104.454 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.525 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45 326 COMB LCCOMB_X49_Y31_N16 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 104.525 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.596 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47 327 COMB LCCOMB_X49_Y31_N18 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 104.596 ns; Loc. = LCCOMB_X49_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.667 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49 328 COMB LCCOMB_X49_Y31_N20 2 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 104.667 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.738 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51 329 COMB LCCOMB_X49_Y31_N22 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 104.738 ns; Loc. = LCCOMB_X49_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.809 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53 330 COMB LCCOMB_X49_Y31_N24 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 104.809 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.880 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55 331 COMB LCCOMB_X49_Y31_N26 1 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 104.880 ns; Loc. = LCCOMB_X49_Y31_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 105.290 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56 332 COMB LCCOMB_X49_Y31_N28 83 " "Info: 332: + IC(0.000 ns) + CELL(0.410 ns) = 105.290 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 83; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.150 ns) 106.577 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863 333 COMB LCCOMB_X47_Y35_N24 2 " "Info: 333: + IC(1.137 ns) + CELL(0.150 ns) = 106.577 ns; Loc. = LCCOMB_X47_Y35_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1863'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.393 ns) 107.973 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5 334 COMB LCCOMB_X50_Y32_N6 2 " "Info: 334: + IC(1.003 ns) + CELL(0.393 ns) = 107.973 ns; Loc. = LCCOMB_X50_Y32_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.044 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7 335 COMB LCCOMB_X50_Y32_N8 2 " "Info: 335: + IC(0.000 ns) + CELL(0.071 ns) = 108.044 ns; Loc. = LCCOMB_X50_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.115 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9 336 COMB LCCOMB_X50_Y32_N10 2 " "Info: 336: + IC(0.000 ns) + CELL(0.071 ns) = 108.115 ns; Loc. = LCCOMB_X50_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.186 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11 337 COMB LCCOMB_X50_Y32_N12 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 108.186 ns; Loc. = LCCOMB_X50_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 108.345 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13 338 COMB LCCOMB_X50_Y32_N14 2 " "Info: 338: + IC(0.000 ns) + CELL(0.159 ns) = 108.345 ns; Loc. = LCCOMB_X50_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.416 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15 339 COMB LCCOMB_X50_Y32_N16 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 108.416 ns; Loc. = LCCOMB_X50_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.487 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17 340 COMB LCCOMB_X50_Y32_N18 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 108.487 ns; Loc. = LCCOMB_X50_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.558 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19 341 COMB LCCOMB_X50_Y32_N20 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 108.558 ns; Loc. = LCCOMB_X50_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.629 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21 342 COMB LCCOMB_X50_Y32_N22 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 108.629 ns; Loc. = LCCOMB_X50_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.700 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23 343 COMB LCCOMB_X50_Y32_N24 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 108.700 ns; Loc. = LCCOMB_X50_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.771 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25 344 COMB LCCOMB_X50_Y32_N26 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 108.771 ns; Loc. = LCCOMB_X50_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 108.842 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27 345 COMB LCCOMB_X50_Y32_N28 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 108.842 ns; Loc. = LCCOMB_X50_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 108.988 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29 346 COMB LCCOMB_X50_Y32_N30 2 " "Info: 346: + IC(0.000 ns) + CELL(0.146 ns) = 108.988 ns; Loc. = LCCOMB_X50_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31 347 COMB LCCOMB_X50_Y31_N0 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 109.059 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33 348 COMB LCCOMB_X50_Y31_N2 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 109.130 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35 349 COMB LCCOMB_X50_Y31_N4 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 109.201 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37 350 COMB LCCOMB_X50_Y31_N6 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 109.272 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39 351 COMB LCCOMB_X50_Y31_N8 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 109.343 ns; Loc. = LCCOMB_X50_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.414 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41 352 COMB LCCOMB_X50_Y31_N10 2 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 109.414 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.485 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43 353 COMB LCCOMB_X50_Y31_N12 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 109.485 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 109.644 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45 354 COMB LCCOMB_X50_Y31_N14 2 " "Info: 354: + IC(0.000 ns) + CELL(0.159 ns) = 109.644 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47 355 COMB LCCOMB_X50_Y31_N16 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 109.715 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49 356 COMB LCCOMB_X50_Y31_N18 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 109.786 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.857 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51 357 COMB LCCOMB_X50_Y31_N20 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 109.857 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.928 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53 358 COMB LCCOMB_X50_Y31_N22 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 109.928 ns; Loc. = LCCOMB_X50_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 109.999 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55 359 COMB LCCOMB_X50_Y31_N24 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 109.999 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.070 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57 360 COMB LCCOMB_X50_Y31_N26 1 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 110.070 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 110.480 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58 361 COMB LCCOMB_X50_Y31_N28 86 " "Info: 361: + IC(0.000 ns) + CELL(0.410 ns) = 110.480 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 86; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 111.896 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383 362 COMB LCCOMB_X51_Y26_N18 2 " "Info: 362: + IC(1.141 ns) + CELL(0.275 ns) = 111.896 ns; Loc. = LCCOMB_X51_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[926\]~1383'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.393 ns) 113.348 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7 363 COMB LCCOMB_X51_Y32_N8 2 " "Info: 363: + IC(1.059 ns) + CELL(0.393 ns) = 113.348 ns; Loc. = LCCOMB_X51_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.419 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9 364 COMB LCCOMB_X51_Y32_N10 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 113.419 ns; Loc. = LCCOMB_X51_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.490 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11 365 COMB LCCOMB_X51_Y32_N12 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 113.490 ns; Loc. = LCCOMB_X51_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 113.649 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13 366 COMB LCCOMB_X51_Y32_N14 2 " "Info: 366: + IC(0.000 ns) + CELL(0.159 ns) = 113.649 ns; Loc. = LCCOMB_X51_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.720 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15 367 COMB LCCOMB_X51_Y32_N16 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 113.720 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.791 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17 368 COMB LCCOMB_X51_Y32_N18 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 113.791 ns; Loc. = LCCOMB_X51_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.862 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19 369 COMB LCCOMB_X51_Y32_N20 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 113.862 ns; Loc. = LCCOMB_X51_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 113.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21 370 COMB LCCOMB_X51_Y32_N22 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 113.933 ns; Loc. = LCCOMB_X51_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.004 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23 371 COMB LCCOMB_X51_Y32_N24 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 114.004 ns; Loc. = LCCOMB_X51_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.075 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25 372 COMB LCCOMB_X51_Y32_N26 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 114.075 ns; Loc. = LCCOMB_X51_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.146 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27 373 COMB LCCOMB_X51_Y32_N28 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 114.146 ns; Loc. = LCCOMB_X51_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 114.292 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29 374 COMB LCCOMB_X51_Y32_N30 2 " "Info: 374: + IC(0.000 ns) + CELL(0.146 ns) = 114.292 ns; Loc. = LCCOMB_X51_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.363 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31 375 COMB LCCOMB_X51_Y31_N0 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 114.363 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.434 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33 376 COMB LCCOMB_X51_Y31_N2 2 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 114.434 ns; Loc. = LCCOMB_X51_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.505 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35 377 COMB LCCOMB_X51_Y31_N4 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 114.505 ns; Loc. = LCCOMB_X51_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.576 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37 378 COMB LCCOMB_X51_Y31_N6 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 114.576 ns; Loc. = LCCOMB_X51_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.647 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39 379 COMB LCCOMB_X51_Y31_N8 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 114.647 ns; Loc. = LCCOMB_X51_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.718 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41 380 COMB LCCOMB_X51_Y31_N10 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 114.718 ns; Loc. = LCCOMB_X51_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 114.789 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43 381 COMB LCCOMB_X51_Y31_N12 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 114.789 ns; Loc. = LCCOMB_X51_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 114.948 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45 382 COMB LCCOMB_X51_Y31_N14 2 " "Info: 382: + IC(0.000 ns) + CELL(0.159 ns) = 114.948 ns; Loc. = LCCOMB_X51_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.019 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47 383 COMB LCCOMB_X51_Y31_N16 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 115.019 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.090 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49 384 COMB LCCOMB_X51_Y31_N18 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 115.090 ns; Loc. = LCCOMB_X51_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.161 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51 385 COMB LCCOMB_X51_Y31_N20 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 115.161 ns; Loc. = LCCOMB_X51_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.232 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53 386 COMB LCCOMB_X51_Y31_N22 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 115.232 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.303 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55 387 COMB LCCOMB_X51_Y31_N24 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 115.303 ns; Loc. = LCCOMB_X51_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.374 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57 388 COMB LCCOMB_X51_Y31_N26 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 115.374 ns; Loc. = LCCOMB_X51_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.445 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59 389 COMB LCCOMB_X51_Y31_N28 1 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 115.445 ns; Loc. = LCCOMB_X51_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 115.855 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60 390 COMB LCCOMB_X51_Y31_N30 89 " "Info: 390: + IC(0.000 ns) + CELL(0.410 ns) = 115.855 ns; Loc. = LCCOMB_X51_Y31_N30; Fanout = 89; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.275 ns) 117.287 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412 391 COMB LCCOMB_X51_Y26_N20 2 " "Info: 391: + IC(1.157 ns) + CELL(0.275 ns) = 117.287 ns; Loc. = LCCOMB_X51_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[960\]~1412'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.414 ns) 118.778 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9 392 COMB LCCOMB_X52_Y32_N8 2 " "Info: 392: + IC(1.077 ns) + CELL(0.414 ns) = 118.778 ns; Loc. = LCCOMB_X52_Y32_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.849 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11 393 COMB LCCOMB_X52_Y32_N10 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 118.849 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 118.920 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13 394 COMB LCCOMB_X52_Y32_N12 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 118.920 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 119.079 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15 395 COMB LCCOMB_X52_Y32_N14 2 " "Info: 395: + IC(0.000 ns) + CELL(0.159 ns) = 119.079 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.150 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17 396 COMB LCCOMB_X52_Y32_N16 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 119.150 ns; Loc. = LCCOMB_X52_Y32_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.221 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19 397 COMB LCCOMB_X52_Y32_N18 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 119.221 ns; Loc. = LCCOMB_X52_Y32_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.292 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21 398 COMB LCCOMB_X52_Y32_N20 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 119.292 ns; Loc. = LCCOMB_X52_Y32_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.363 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23 399 COMB LCCOMB_X52_Y32_N22 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 119.363 ns; Loc. = LCCOMB_X52_Y32_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.434 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25 400 COMB LCCOMB_X52_Y32_N24 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 119.434 ns; Loc. = LCCOMB_X52_Y32_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.505 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27 401 COMB LCCOMB_X52_Y32_N26 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 119.505 ns; Loc. = LCCOMB_X52_Y32_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.576 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29 402 COMB LCCOMB_X52_Y32_N28 2 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 119.576 ns; Loc. = LCCOMB_X52_Y32_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 119.722 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31 403 COMB LCCOMB_X52_Y32_N30 2 " "Info: 403: + IC(0.000 ns) + CELL(0.146 ns) = 119.722 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.793 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33 404 COMB LCCOMB_X52_Y31_N0 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 119.793 ns; Loc. = LCCOMB_X52_Y31_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.864 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35 405 COMB LCCOMB_X52_Y31_N2 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 119.864 ns; Loc. = LCCOMB_X52_Y31_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 119.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37 406 COMB LCCOMB_X52_Y31_N4 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 119.935 ns; Loc. = LCCOMB_X52_Y31_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.006 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39 407 COMB LCCOMB_X52_Y31_N6 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 120.006 ns; Loc. = LCCOMB_X52_Y31_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.077 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41 408 COMB LCCOMB_X52_Y31_N8 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 120.077 ns; Loc. = LCCOMB_X52_Y31_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.148 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43 409 COMB LCCOMB_X52_Y31_N10 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 120.148 ns; Loc. = LCCOMB_X52_Y31_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.219 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45 410 COMB LCCOMB_X52_Y31_N12 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 120.219 ns; Loc. = LCCOMB_X52_Y31_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 120.378 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47 411 COMB LCCOMB_X52_Y31_N14 2 " "Info: 411: + IC(0.000 ns) + CELL(0.159 ns) = 120.378 ns; Loc. = LCCOMB_X52_Y31_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.449 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49 412 COMB LCCOMB_X52_Y31_N16 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 120.449 ns; Loc. = LCCOMB_X52_Y31_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.520 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51 413 COMB LCCOMB_X52_Y31_N18 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 120.520 ns; Loc. = LCCOMB_X52_Y31_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.591 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53 414 COMB LCCOMB_X52_Y31_N20 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 120.591 ns; Loc. = LCCOMB_X52_Y31_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.662 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55 415 COMB LCCOMB_X52_Y31_N22 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 120.662 ns; Loc. = LCCOMB_X52_Y31_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.733 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57 416 COMB LCCOMB_X52_Y31_N24 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 120.733 ns; Loc. = LCCOMB_X52_Y31_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.804 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59 417 COMB LCCOMB_X52_Y31_N26 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 120.804 ns; Loc. = LCCOMB_X52_Y31_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.875 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61 418 COMB LCCOMB_X52_Y31_N28 1 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 120.875 ns; Loc. = LCCOMB_X52_Y31_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 121.285 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62 419 COMB LCCOMB_X52_Y31_N30 92 " "Info: 419: + IC(0.000 ns) + CELL(0.410 ns) = 121.285 ns; Loc. = LCCOMB_X52_Y31_N30; Fanout = 92; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 122.532 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448 420 COMB LCCOMB_X50_Y28_N26 2 " "Info: 420: + IC(1.097 ns) + CELL(0.150 ns) = 122.532 ns; Loc. = LCCOMB_X50_Y28_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[990\]~1448'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.393 ns) 123.651 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3 421 COMB LCCOMB_X51_Y30_N18 2 " "Info: 421: + IC(0.726 ns) + CELL(0.393 ns) = 123.651 ns; Loc. = LCCOMB_X51_Y30_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.722 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5 422 COMB LCCOMB_X51_Y30_N20 2 " "Info: 422: + IC(0.000 ns) + CELL(0.071 ns) = 123.722 ns; Loc. = LCCOMB_X51_Y30_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.793 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7 423 COMB LCCOMB_X51_Y30_N22 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 123.793 ns; Loc. = LCCOMB_X51_Y30_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.864 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9 424 COMB LCCOMB_X51_Y30_N24 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 123.864 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.935 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11 425 COMB LCCOMB_X51_Y30_N26 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 123.935 ns; Loc. = LCCOMB_X51_Y30_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.006 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13 426 COMB LCCOMB_X51_Y30_N28 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 124.006 ns; Loc. = LCCOMB_X51_Y30_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 124.152 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15 427 COMB LCCOMB_X51_Y30_N30 2 " "Info: 427: + IC(0.000 ns) + CELL(0.146 ns) = 124.152 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.223 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17 428 COMB LCCOMB_X51_Y29_N0 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 124.223 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.294 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19 429 COMB LCCOMB_X51_Y29_N2 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 124.294 ns; Loc. = LCCOMB_X51_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.365 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21 430 COMB LCCOMB_X51_Y29_N4 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 124.365 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.436 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23 431 COMB LCCOMB_X51_Y29_N6 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 124.436 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.507 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25 432 COMB LCCOMB_X51_Y29_N8 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 124.507 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.578 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27 433 COMB LCCOMB_X51_Y29_N10 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 124.578 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.649 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29 434 COMB LCCOMB_X51_Y29_N12 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 124.649 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 124.808 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31 435 COMB LCCOMB_X51_Y29_N14 2 " "Info: 435: + IC(0.000 ns) + CELL(0.159 ns) = 124.808 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.879 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33 436 COMB LCCOMB_X51_Y29_N16 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 124.879 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 124.950 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35 437 COMB LCCOMB_X51_Y29_N18 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 124.950 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.021 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37 438 COMB LCCOMB_X51_Y29_N20 2 " "Info: 438: + IC(0.000 ns) + CELL(0.071 ns) = 125.021 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.092 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39 439 COMB LCCOMB_X51_Y29_N22 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 125.092 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.163 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41 440 COMB LCCOMB_X51_Y29_N24 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 125.163 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.234 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43 441 COMB LCCOMB_X51_Y29_N26 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 125.234 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.305 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45 442 COMB LCCOMB_X51_Y29_N28 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 125.305 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 125.451 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47 443 COMB LCCOMB_X51_Y29_N30 2 " "Info: 443: + IC(0.000 ns) + CELL(0.146 ns) = 125.451 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.522 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49 444 COMB LCCOMB_X51_Y28_N0 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 125.522 ns; Loc. = LCCOMB_X51_Y28_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.593 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51 445 COMB LCCOMB_X51_Y28_N2 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 125.593 ns; Loc. = LCCOMB_X51_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.664 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53 446 COMB LCCOMB_X51_Y28_N4 2 " "Info: 446: + IC(0.000 ns) + CELL(0.071 ns) = 125.664 ns; Loc. = LCCOMB_X51_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.735 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55 447 COMB LCCOMB_X51_Y28_N6 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 125.735 ns; Loc. = LCCOMB_X51_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.806 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57 448 COMB LCCOMB_X51_Y28_N8 2 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 125.806 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.877 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59 449 COMB LCCOMB_X51_Y28_N10 2 " "Info: 449: + IC(0.000 ns) + CELL(0.071 ns) = 125.877 ns; Loc. = LCCOMB_X51_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.948 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61 450 COMB LCCOMB_X51_Y28_N12 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 125.948 ns; Loc. = LCCOMB_X51_Y28_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 126.107 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63 451 COMB LCCOMB_X51_Y28_N14 1 " "Info: 451: + IC(0.000 ns) + CELL(0.159 ns) = 126.107 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 126.517 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64 452 COMB LCCOMB_X51_Y28_N16 63 " "Info: 452: + IC(0.000 ns) + CELL(0.410 ns) = 126.517 ns; Loc. = LCCOMB_X51_Y28_N16; Fanout = 63; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.275 ns) 127.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1972 453 COMB LCCOMB_X51_Y35_N22 3 " "Info: 453: + IC(1.148 ns) + CELL(0.275 ns) = 127.940 ns; Loc. = LCCOMB_X51_Y35_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1030\]~1972'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.485 ns) 129.706 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17 454 COMB LCCOMB_X50_Y30_N30 2 " "Info: 454: + IC(1.281 ns) + CELL(0.485 ns) = 129.706 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19 455 COMB LCCOMB_X50_Y29_N0 2 " "Info: 455: + IC(0.000 ns) + CELL(0.071 ns) = 129.777 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.848 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21 456 COMB LCCOMB_X50_Y29_N2 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 129.848 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.919 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23 457 COMB LCCOMB_X50_Y29_N4 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 129.919 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 129.990 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25 458 COMB LCCOMB_X50_Y29_N6 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 129.990 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.061 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27 459 COMB LCCOMB_X50_Y29_N8 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 130.061 ns; Loc. = LCCOMB_X50_Y29_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.132 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29 460 COMB LCCOMB_X50_Y29_N10 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 130.132 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.203 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31 461 COMB LCCOMB_X50_Y29_N12 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 130.203 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 130.362 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33 462 COMB LCCOMB_X50_Y29_N14 2 " "Info: 462: + IC(0.000 ns) + CELL(0.159 ns) = 130.362 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.433 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35 463 COMB LCCOMB_X50_Y29_N16 2 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 130.433 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.504 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37 464 COMB LCCOMB_X50_Y29_N18 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 130.504 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.575 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39 465 COMB LCCOMB_X50_Y29_N20 2 " "Info: 465: + IC(0.000 ns) + CELL(0.071 ns) = 130.575 ns; Loc. = LCCOMB_X50_Y29_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.646 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41 466 COMB LCCOMB_X50_Y29_N22 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 130.646 ns; Loc. = LCCOMB_X50_Y29_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.717 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43 467 COMB LCCOMB_X50_Y29_N24 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 130.717 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.788 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45 468 COMB LCCOMB_X50_Y29_N26 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 130.788 ns; Loc. = LCCOMB_X50_Y29_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.859 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47 469 COMB LCCOMB_X50_Y29_N28 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 130.859 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 131.005 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49 470 COMB LCCOMB_X50_Y29_N30 2 " "Info: 470: + IC(0.000 ns) + CELL(0.146 ns) = 131.005 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.076 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51 471 COMB LCCOMB_X50_Y28_N0 2 " "Info: 471: + IC(0.000 ns) + CELL(0.071 ns) = 131.076 ns; Loc. = LCCOMB_X50_Y28_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.147 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53 472 COMB LCCOMB_X50_Y28_N2 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 131.147 ns; Loc. = LCCOMB_X50_Y28_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.218 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55 473 COMB LCCOMB_X50_Y28_N4 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 131.218 ns; Loc. = LCCOMB_X50_Y28_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.289 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57 474 COMB LCCOMB_X50_Y28_N6 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 131.289 ns; Loc. = LCCOMB_X50_Y28_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.360 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59 475 COMB LCCOMB_X50_Y28_N8 2 " "Info: 475: + IC(0.000 ns) + CELL(0.071 ns) = 131.360 ns; Loc. = LCCOMB_X50_Y28_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.431 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61 476 COMB LCCOMB_X50_Y28_N10 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 131.431 ns; Loc. = LCCOMB_X50_Y28_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.502 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63 477 COMB LCCOMB_X50_Y28_N12 1 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 131.502 ns; Loc. = LCCOMB_X50_Y28_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 131.661 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65 478 COMB LCCOMB_X50_Y28_N14 1 " "Info: 478: + IC(0.000 ns) + CELL(0.159 ns) = 131.661 ns; Loc. = LCCOMB_X50_Y28_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 132.071 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66 479 COMB LCCOMB_X50_Y28_N16 32 " "Info: 479: + IC(0.000 ns) + CELL(0.410 ns) = 132.071 ns; Loc. = LCCOMB_X50_Y28_N16; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Oscillator/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.150 ns) 133.017 ns process_0~2 480 COMB LCCOMB_X51_Y26_N30 2 " "Info: 480: + IC(0.796 ns) + CELL(0.150 ns) = 133.017 ns; Loc. = LCCOMB_X51_Y26_N30; Fanout = 2; COMB Node = 'process_0~2'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.393 ns) 134.868 ns Add7~1 481 COMB LCCOMB_X45_Y29_N0 2 " "Info: 481: + IC(1.458 ns) + CELL(0.393 ns) = 134.868 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 2; COMB Node = 'Add7~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { process_0~2 Add7~1 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.939 ns Add7~3 482 COMB LCCOMB_X45_Y29_N2 2 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 134.939 ns; Loc. = LCCOMB_X45_Y29_N2; Fanout = 2; COMB Node = 'Add7~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~1 Add7~3 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.010 ns Add7~5 483 COMB LCCOMB_X45_Y29_N4 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 135.010 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~3 Add7~5 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.081 ns Add7~7 484 COMB LCCOMB_X45_Y29_N6 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 135.081 ns; Loc. = LCCOMB_X45_Y29_N6; Fanout = 2; COMB Node = 'Add7~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~5 Add7~7 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.152 ns Add7~9 485 COMB LCCOMB_X45_Y29_N8 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 135.152 ns; Loc. = LCCOMB_X45_Y29_N8; Fanout = 2; COMB Node = 'Add7~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~7 Add7~9 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.223 ns Add7~11 486 COMB LCCOMB_X45_Y29_N10 2 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 135.223 ns; Loc. = LCCOMB_X45_Y29_N10; Fanout = 2; COMB Node = 'Add7~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~9 Add7~11 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.294 ns Add7~13 487 COMB LCCOMB_X45_Y29_N12 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 135.294 ns; Loc. = LCCOMB_X45_Y29_N12; Fanout = 2; COMB Node = 'Add7~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~11 Add7~13 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 135.453 ns Add7~15 488 COMB LCCOMB_X45_Y29_N14 2 " "Info: 488: + IC(0.000 ns) + CELL(0.159 ns) = 135.453 ns; Loc. = LCCOMB_X45_Y29_N14; Fanout = 2; COMB Node = 'Add7~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add7~13 Add7~15 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.524 ns Add7~17 489 COMB LCCOMB_X45_Y29_N16 2 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 135.524 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 2; COMB Node = 'Add7~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~15 Add7~17 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 135.595 ns Add7~19 490 COMB LCCOMB_X45_Y29_N18 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 135.595 ns; Loc. = LCCOMB_X45_Y29_N18; Fanout = 2; COMB Node = 'Add7~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~17 Add7~19 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 136.005 ns Add7~20 491 COMB LCCOMB_X45_Y29_N20 1 " "Info: 491: + IC(0.000 ns) + CELL(0.410 ns) = 136.005 ns; Loc. = LCCOMB_X45_Y29_N20; Fanout = 1; COMB Node = 'Add7~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~19 Add7~20 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.398 ns) 137.594 ns process_0~5 492 COMB LCCOMB_X53_Y28_N8 1 " "Info: 492: + IC(1.191 ns) + CELL(0.398 ns) = 137.594 ns; Loc. = LCCOMB_X53_Y28_N8; Fanout = 1; COMB Node = 'process_0~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Add7~20 process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.150 ns) 138.854 ns process_0~7 493 COMB LCCOMB_X44_Y28_N22 1 " "Info: 493: + IC(1.110 ns) + CELL(0.150 ns) = 138.854 ns; Loc. = LCCOMB_X44_Y28_N22; Fanout = 1; COMB Node = 'process_0~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { process_0~5 process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 139.250 ns process_0~13 494 COMB LCCOMB_X44_Y28_N2 1 " "Info: 494: + IC(0.246 ns) + CELL(0.150 ns) = 139.250 ns; Loc. = LCCOMB_X44_Y28_N2; Fanout = 1; COMB Node = 'process_0~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { process_0~7 process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 139.919 ns ld~0 495 COMB LCCOMB_X44_Y28_N8 1 " "Info: 495: + IC(0.249 ns) + CELL(0.420 ns) = 139.919 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 1; COMB Node = 'ld~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { process_0~13 ld~0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 140.003 ns ld~reg0 496 REG LCFF_X44_Y28_N9 2 " "Info: 496: + IC(0.000 ns) + CELL(0.084 ns) = 140.003 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ld~0 ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "66.497 ns ( 47.50 % ) " "Info: Total cell delay = 66.497 ns ( 47.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "73.506 ns ( 52.50 % ) " "Info: Total interconnect delay = 73.506 ns ( 52.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "140.003 ns" { sw[0] n~1 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~20 process_0~5 process_0~7 process_0~13 ld~0 ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "140.003 ns" { sw[0] {} sw[0]~combout {} n~1 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 {} process_0~2 {} Add7~1 {} Add7~3 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~20 {} process_0~5 {} process_0~7 {} process_0~13 {} ld~0 {} ld~reg0 {} } { 0.000ns 0.000ns 4.998ns 2.049ns 0.257ns 0.000ns 0.000ns 0.283ns 0.428ns 0.000ns 0.000ns 0.000ns 0.508ns 0.432ns 0.000ns 0.000ns 0.000ns 0.780ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.769ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.708ns 0.971ns 0.000ns 0.000ns 0.986ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.841ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.963ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.252ns 0.922ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.322ns 1.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.393ns 0.996ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.309ns 1.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.283ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.590ns 1.584ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.357ns 1.559ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.093ns 1.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.141ns 1.059ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.157ns 1.077ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.726ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.148ns 1.281ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.191ns 1.110ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.900 ns ld~reg0 3 REG LCFF_X44_Y28_N9 2 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.900 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { clk~clkctrl ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.62 % ) " "Info: Total cell delay = 1.526 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.374 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "140.003 ns" { sw[0] n~1 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~2 Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~20 process_0~5 process_0~7 process_0~13 ld~0 ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "140.003 ns" { sw[0] {} sw[0]~combout {} n~1 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~926 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~929 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[100]~1515 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[133]~940 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~945 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~954 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[237]~1529 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[267]~971 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~984 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[333]~994 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[363]~1011 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[396]~1025 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1040 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[465]~1602 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[500]~1614 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1086 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[564]~1647 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1125 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[635]~1677 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[669]~1163 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[695]~1193 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[735]~1736 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[769]~1234 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[803]~1779 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[836]~1803 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[858]~1326 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1863 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[926]~1383 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[960]~1412 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[990]~1448 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[1]~3 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[2]~5 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[3]~7 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[4]~9 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1030]~1972 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 {} lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 {} process_0~2 {} Add7~1 {} Add7~3 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~20 {} process_0~5 {} process_0~7 {} process_0~13 {} ld~0 {} ld~reg0 {} } { 0.000ns 0.000ns 4.998ns 2.049ns 0.257ns 0.000ns 0.000ns 0.283ns 0.428ns 0.000ns 0.000ns 0.000ns 0.508ns 0.432ns 0.000ns 0.000ns 0.000ns 0.780ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.769ns 0.748ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.708ns 0.971ns 0.000ns 0.000ns 0.986ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.991ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.859ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.841ns 0.744ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.963ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.765ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.252ns 0.922ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.532ns 0.953ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.068ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.322ns 1.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.393ns 0.996ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.309ns 1.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.283ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.590ns 1.584ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.357ns 1.559ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.093ns 1.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.141ns 1.059ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.157ns 1.077ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.726ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.148ns 1.281ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 1.458ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.191ns 1.110ns 0.246ns 0.249ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.393ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.414ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ld ld~reg0 8.160 ns register " "Info: tco from clock \"clk\" to destination pin \"ld\" through register \"ld~reg0\" is 8.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.900 ns ld~reg0 3 REG LCFF_X44_Y28_N9 2 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.900 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { clk~clkctrl ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.62 % ) " "Info: Total cell delay = 1.526 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.374 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.010 ns + Longest register pin " "Info: + Longest register to pin delay is 5.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ld~reg0 1 REG LCFF_X44_Y28_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y28_N9; Fanout = 2; REG Node = 'ld~reg0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld~reg0 } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(2.778 ns) 5.010 ns ld 2 PIN PIN_E15 0 " "Info: 2: + IC(2.232 ns) + CELL(2.778 ns) = 5.010 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 'ld'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { ld~reg0 ld } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 55.45 % ) " "Info: Total cell delay = 2.778 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.232 ns ( 44.55 % ) " "Info: Total interconnect delay = 2.232 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { ld~reg0 ld } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { ld~reg0 {} ld {} } { 0.000ns 2.232ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk~clkctrl ld~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk {} clk~combout {} clk~clkctrl {} ld~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { ld~reg0 ld } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { ld~reg0 {} ld {} } { 0.000ns 2.232ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "n\[2\] sw\[2\] sw\[0\] 2.099 ns register " "Info: th for register \"n\[2\]\" (data pin = \"sw\[2\]\", clock pin = \"sw\[0\]\") is 2.099 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw\[0\] destination 4.755 ns + Longest register " "Info: + Longest clock path from clock \"sw\[0\]\" to destination register is 4.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sw\[0\] 1 CLK PIN_B16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 5; CLK Node = 'sw\[0\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.150 ns) 2.136 ns process_0~14 2 COMB LCCOMB_X48_Y48_N4 34 " "Info: 2: + IC(1.146 ns) + CELL(0.150 ns) = 2.136 ns; Loc. = LCCOMB_X48_Y48_N4; Fanout = 34; COMB Node = 'process_0~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { sw[0] process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.000 ns) 2.896 ns process_0~14clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(0.760 ns) + CELL(0.000 ns) = 2.896 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'process_0~14clkctrl'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { process_0~14 process_0~14clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.275 ns) 4.755 ns n\[2\] 4 REG LCCOMB_X48_Y48_N10 1 " "Info: 4: + IC(1.584 ns) + CELL(0.275 ns) = 4.755 ns; Loc. = LCCOMB_X48_Y48_N10; Fanout = 1; REG Node = 'n\[2\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { process_0~14clkctrl n[2] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 26.60 % ) " "Info: Total cell delay = 1.265 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.490 ns ( 73.40 % ) " "Info: Total interconnect delay = 3.490 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { sw[0] process_0~14 process_0~14clkctrl n[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { sw[0] {} sw[0]~combout {} process_0~14 {} process_0~14clkctrl {} n[2] {} } { 0.000ns 0.000ns 1.146ns 0.760ns 1.584ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.656 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns sw\[2\] 1 CLK PIN_H15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 5; CLK Node = 'sw\[2\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.378 ns) 2.024 ns Equal0~0 2 COMB LCCOMB_X48_Y48_N28 1 " "Info: 2: + IC(0.687 ns) + CELL(0.378 ns) = 2.024 ns; Loc. = LCCOMB_X48_Y48_N28; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { sw[2] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "h:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.388 ns) 2.656 ns n\[2\] 3 REG LCCOMB_X48_Y48_N10 1 " "Info: 3: + IC(0.244 ns) + CELL(0.388 ns) = 2.656 ns; Loc. = LCCOMB_X48_Y48_N10; Fanout = 1; REG Node = 'n\[2\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Equal0~0 n[2] } "NODE_NAME" } } { "oscillator.vhd" "" { Text "E:/VHDL_Project/Oscillator/oscillator.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 64.95 % ) " "Info: Total cell delay = 1.725 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.931 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { sw[2] Equal0~0 n[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { sw[2] {} sw[2]~combout {} Equal0~0 {} n[2] {} } { 0.000ns 0.000ns 0.687ns 0.244ns } { 0.000ns 0.959ns 0.378ns 0.388ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { sw[0] process_0~14 process_0~14clkctrl n[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { sw[0] {} sw[0]~combout {} process_0~14 {} process_0~14clkctrl {} n[2] {} } { 0.000ns 0.000ns 1.146ns 0.760ns 1.584ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.275ns } "" } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { sw[2] Equal0~0 n[2] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { sw[2] {} sw[2]~combout {} Equal0~0 {} n[2] {} } { 0.000ns 0.000ns 0.687ns 0.244ns } { 0.000ns 0.959ns 0.378ns 0.388ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:17:06 2023 " "Info: Processing ended: Tue Nov 28 18:17:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:17:12 2023 " "Info: Processing started: Tue Nov 28 18:17:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Oscillator -c Oscillator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Oscillator.vho Oscillator_vhd.sdo E:/VHDL_Project/Oscillator/simulation/activehdl/ simulation " "Info: Generated files \"Oscillator.vho\" and \"Oscillator_vhd.sdo\" in directory \"E:/VHDL_Project/Oscillator/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:17:13 2023 " "Info: Processing ended: Tue Nov 28 18:17:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
