EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# decode
#
DEF decode U 0 40 Y Y 1 F N
F0 "U" 1450 550 50 H V C CNN
F1 "decode" -450 550 50 H V C CNN
F2 "" -450 250 50 H I C CNN
F3 "" -450 250 50 H I C CNN
DRAW
S -600 500 1800 -500 0 1 0 f
X clk 1 -700 400 100 R 50 50 1 1 I
X aluc 10 1900 100 100 L 50 50 1 1 O
X aluimm 11 1900 0 100 L 50 50 1 1 O
X [BITS_REGFILE:0]_destination 12 1900 -100 100 L 50 50 1 1 O
X [AddrSize-1:0]_op1 13 1900 -200 100 L 50 50 1 1 O
X [AddrSize-1:0]_op2 14 1900 -300 100 L 50 50 1 1 O
X [AddrSize-1:0]_extendedimm 15 1900 -400 100 L 50 50 1 1 O
X rst 2 -700 300 100 R 50 50 1 1 I
X [AddrSize-1:0]_instruction 3 -700 200 100 R 50 50 1 1 I
X [BITS_REGFILE-1:0]_destination 4 -700 100 100 R 50 50 1 1 I
X [AddrSize-1:0]_datareg 5 -700 0 100 R 50 50 1 1 I
X wreg 6 -700 -100 100 R 50 50 1 1 I
X wreg 7 1900 400 100 L 50 50 1 1 O
X m2reg 8 1900 300 100 L 50 50 1 1 O
X wmem 9 1900 200 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# execute
#
DEF execute U 0 40 Y Y 1 F N
F0 "U" 1000 550 50 H V C CNN
F1 "execute" -1050 550 50 H V C CNN
F2 "" -150 600 50 H I C CNN
F3 "" -150 600 50 H I C CNN
DRAW
S -1200 500 1200 -700 1 1 0 f
X clk 1 -1300 400 100 R 50 50 1 1 I
X [AddrSize-1:0]_op2 10 -1300 -500 100 R 50 50 1 1 I
X [BITS_REGFILE:0]_destination 10 1300 100 100 L 50 50 1 1 O
X [AddrSize-1:0]_aluresult 11 1300 0 100 L 50 50 1 1 O
X [AddrSize-1:0]_extendedimm 11 -1300 -600 100 R 50 50 1 1 I
X [AddrSize-1:0]_op2 12 1300 -100 100 L 50 50 1 1 O
X rst 2 -1300 300 100 R 50 50 1 1 I
X wreg 3 -1300 200 100 R 50 50 1 1 I
X m2reg 4 -1300 100 100 R 50 50 1 1 I
X wmem 5 -1300 0 100 R 50 50 1 1 I
X aluc 6 -1300 -100 100 R 50 50 1 1 I
X aluimm 7 -1300 -200 100 R 50 50 1 1 I
X wreg 7 1300 400 100 L 50 50 1 1 O
X [BITS_REGFILE:0]_destination 8 -1300 -300 100 R 50 50 1 1 I
X m2reg 8 1300 300 100 L 50 50 1 1 O
X [AddrSize-1:0]_op1 9 -1300 -400 100 R 50 50 1 1 I
X wmem 9 1300 200 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# fetch
#
DEF fetch U 0 40 Y Y 1 F N
F0 "U" -50 450 50 H V C CNN
F1 "fetch" 0 350 50 H V C CNN
F2 "" -50 450 50 H I C CNN
F3 "" -50 450 50 H I C CNN
DRAW
S -250 250 450 -100 0 1 0 f
X clk 1 -350 200 100 R 50 50 1 1 I
X rst 2 -350 100 100 R 50 50 1 1 I
X pc 3 -350 0 100 R 50 50 1 1 I
X nextpc 4 550 200 100 L 50 50 1 1 O
X instruction 5 550 0 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# memory
#
DEF memory U 0 40 Y Y 1 F N
F0 "U" 1050 450 50 H V C CNN
F1 "memory" -1000 450 50 H V C CNN
F2 "" -150 500 50 H I C CNN
F3 "" -150 500 50 H I C CNN
DRAW
S -1150 400 1150 -500 1 1 0 f
X clk 1 -1250 300 100 R 50 50 1 1 I
X m2reg 10 1250 200 100 L 50 50 1 1 O
X [BITS_REGFILE:0]_destination 11 1250 100 100 L 50 50 1 1 O
X [AddrSize-1:0]_aluresult 12 1250 0 100 L 50 50 1 1 O
X [AddrSize-1:0]_dmemout 13 1250 -100 100 L 50 50 1 1 O
X rst 2 -1250 200 100 R 50 50 1 1 I
X wreg 3 -1250 100 100 R 50 50 1 1 I
X m2reg 4 -1250 0 100 R 50 50 1 1 I
X wmem 5 -1250 -100 100 R 50 50 1 1 I
X [BITS_REGFILE:0]_destination 6 -1250 -200 100 R 50 50 1 1 I
X [AddrSize-1:0]_aluresult 7 -1250 -300 100 R 50 50 1 1 I
X [AddrSize-1:0]_op2 8 -1250 -400 100 R 50 50 1 1 I
X wreg 9 1250 300 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# writeback
#
DEF writeback U 0 40 Y Y 1 F N
F0 "U" 950 450 50 H V C CNN
F1 "writeback" -950 450 50 H V C CNN
F2 "" 0 600 50 H I C CNN
F3 "" 0 600 50 H I C CNN
DRAW
S -1150 400 1150 -400 1 1 0 f
X clk 1 -1250 300 100 R 50 50 1 1 I
X [BITS_REGFILE:0]_destination 12 1250 200 100 L 50 50 1 1 O
X [AddrSize-1:0]_datareg 14 1250 100 100 L 50 50 1 1 O
X rst 2 -1250 200 100 R 50 50 1 1 I
X wreg 3 -1250 100 100 R 50 50 1 1 I
X m2reg 4 -1250 0 100 R 50 50 1 1 I
X [AddrSize-1:0]_aluresult 5 -1250 -100 100 R 50 50 1 1 I
X [AddrSize-1:0]_dmemout 6 -1250 -200 100 R 50 50 1 1 I
X [BITS_REGFILE:0]_destination 7 -1250 -300 100 R 50 50 1 1 I
X wreg 9 1250 300 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library
