Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Jul 02 11:51:21 2016
| Host         : WIN-K3K4L7S5779 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file One_Cycle_control_sets_placed.rpt
| Design       : One_Cycle
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    28 |
| Minimum Number of register sites lost to control set restrictions |    94 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            2 |
| No           | No                    | Yes                    |             466 |          214 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             256 |          134 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------+----------------------------+------------------+----------------+
|      Clock Signal      |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+------------------------------+----------------------------+------------------+----------------+
| ~CLK_OUT_LED_OBUF_BUFG |                              | Memwb/ALU_equal_out_reg_0  |                1 |              1 |
|  DigitClk/clk          |                              | Memwb/ALU_equal_out_reg_0  |                3 |              3 |
|  CLK_OUT_LED_OBUF_BUFG |                              | regs/regs_reg[1][26]_0     |                1 |              3 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I32                    | regs/19][31]_i_3_n_0       |                5 |              6 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I31                    | idex/RF_R1_out_reg[5]_0    |                4 |              6 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I17                    | idex/RF_R1_out_reg[5]_0    |                4 |              6 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/E[0]                   | regs/19][31]_i_3_n_0       |                4 |              7 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I30                    | regs/19][31]_i_3_n_0       |                4 |              7 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I16                    | regs/19][31]_i_3_n_0       |                6 |              7 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I15                    | idex/RF_R1_out_reg[5]_0    |                4 |              7 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/E[0]                   | regs/regs_reg[1][26]_0     |               12 |             25 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I30                    | regs/regs_reg[1][26]_0     |               13 |             25 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I16                    | regs/regs_reg[1][26]_0     |               14 |             25 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I15                    | regs/19][31]_i_3_n_0       |               10 |             25 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I32                    | regs/regs_reg[1][26]_0     |               15 |             26 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I31                    | regs/19][31]_i_3_n_0       |               12 |             26 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/I17                    | regs/19][31]_i_3_n_0       |               12 |             26 |
|  CLK_OUT_LED_OBUF_BUFG |                              |                            |                4 |             32 |
|  CLK_OUT_LED_OBUF_BUFG | Memwb/Display_data_reg[0][0] | Memwb/ALU_equal_out_reg_0  |               15 |             32 |
|  clk_OUT_LED_OBUF_BUFG |                              | Memwb/ALU_equal_out_reg_0  |               14 |             66 |
|  CLK_OUT_LED_OBUF_BUFG |                              | idex/RF_R1_out_reg[5]_0    |               42 |             85 |
|  CLK_OUT_LED_OBUF_BUFG |                              | Memwb/ALU_equal_out_reg_0  |               28 |             86 |
|  CLK_OUT_LED_OBUF_BUFG |                              | idex/control_out_reg[22]_0 |               51 |            105 |
|  CLK_OUT_LED_OBUF_BUFG |                              | Memwb/ALU_R_out_reg[31]_0  |               74 |            117 |
|  CLK_OUT_LED_OBUF_BUFG | exmem/DM_data_out_reg[30]    |                            |               32 |            128 |
|  CLK_OUT_LED_OBUF_BUFG | exmem/DM_data_out_reg[30]_0  |                            |               32 |            128 |
|  CLK_OUT_LED_OBUF_BUFG | exmem/DM_data_out_reg[30]_2  |                            |               32 |            128 |
|  CLK_OUT_LED_OBUF_BUFG | exmem/DM_data_out_reg[30]_1  |                            |               32 |            128 |
+------------------------+------------------------------+----------------------------+------------------+----------------+


