command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	9535996	File	/home/p4ultr4n/workplace/ReVeal/raw_code/xen_pt_cmd_reg_write_1.c								
ANR	9535997	Function	xen_pt_cmd_reg_write	1:0:0:1016							
ANR	9535998	FunctionDef	"xen_pt_cmd_reg_write (XenPCIPassthroughState * s , XenPTReg * cfg_entry , uint16_t * val , uint16_t dev_value , uint16_t valid_mask)"		9535997	0					
ANR	9535999	CompoundStatement		7:0:203:1016	9535997	0					
ANR	9536000	IdentifierDeclStatement	XenPTRegInfo * reg = cfg_entry -> reg ;	9:4:210:244	9535997	0	True				
ANR	9536001	IdentifierDecl	* reg = cfg_entry -> reg		9535997	0					
ANR	9536002	IdentifierDeclType	XenPTRegInfo *		9535997	0					
ANR	9536003	Identifier	reg		9535997	1					
ANR	9536004	AssignmentExpression	* reg = cfg_entry -> reg		9535997	2		=			
ANR	9536005	Identifier	reg		9535997	0					
ANR	9536006	PtrMemberAccess	cfg_entry -> reg		9535997	1					
ANR	9536007	Identifier	cfg_entry		9535997	0					
ANR	9536008	Identifier	reg		9535997	1					
ANR	9536009	IdentifierDeclStatement	uint16_t writable_mask = 0 ;	11:4:251:277	9535997	1	True				
ANR	9536010	IdentifierDecl	writable_mask = 0		9535997	0					
ANR	9536011	IdentifierDeclType	uint16_t		9535997	0					
ANR	9536012	Identifier	writable_mask		9535997	1					
ANR	9536013	AssignmentExpression	writable_mask = 0		9535997	2		=			
ANR	9536014	Identifier	writable_mask		9535997	0					
ANR	9536015	PrimaryExpression	0		9535997	1					
ANR	9536016	IdentifierDeclStatement	uint16_t throughable_mask = 0 ;	13:4:284:313	9535997	2	True				
ANR	9536017	IdentifierDecl	throughable_mask = 0		9535997	0					
ANR	9536018	IdentifierDeclType	uint16_t		9535997	0					
ANR	9536019	Identifier	throughable_mask		9535997	1					
ANR	9536020	AssignmentExpression	throughable_mask = 0		9535997	2		=			
ANR	9536021	Identifier	throughable_mask		9535997	0					
ANR	9536022	PrimaryExpression	0		9535997	1					
ANR	9536023	IdentifierDeclStatement	uint16_t emu_mask = reg -> emu_mask ;	15:4:320:353	9535997	3	True				
ANR	9536024	IdentifierDecl	emu_mask = reg -> emu_mask		9535997	0					
ANR	9536025	IdentifierDeclType	uint16_t		9535997	0					
ANR	9536026	Identifier	emu_mask		9535997	1					
ANR	9536027	AssignmentExpression	emu_mask = reg -> emu_mask		9535997	2		=			
ANR	9536028	Identifier	emu_mask		9535997	0					
ANR	9536029	PtrMemberAccess	reg -> emu_mask		9535997	1					
ANR	9536030	Identifier	reg		9535997	0					
ANR	9536031	Identifier	emu_mask		9535997	1					
ANR	9536032	IfStatement	if ( s -> is_virtfn )		9535997	4					
ANR	9536033	Condition	s -> is_virtfn	19:8:366:377	9535997	0	True				
ANR	9536034	PtrMemberAccess	s -> is_virtfn		9535997	0					
ANR	9536035	Identifier	s		9535997	0					
ANR	9536036	Identifier	is_virtfn		9535997	1					
ANR	9536037	CompoundStatement		13:22:176:176	9535997	1					
ANR	9536038	ExpressionStatement	emu_mask |= PCI_COMMAND_MEMORY	21:8:391:421	9535997	0	True				
ANR	9536039	AssignmentExpression	emu_mask |= PCI_COMMAND_MEMORY		9535997	0		|=			
ANR	9536040	Identifier	emu_mask		9535997	0					
ANR	9536041	Identifier	PCI_COMMAND_MEMORY		9535997	1					
ANR	9536042	ExpressionStatement	writable_mask = ~reg -> ro_mask & valid_mask	29:4:472:514	9535997	5	True				
ANR	9536043	AssignmentExpression	writable_mask = ~reg -> ro_mask & valid_mask		9535997	0		=			
ANR	9536044	Identifier	writable_mask		9535997	0					
ANR	9536045	BitAndExpression	~reg -> ro_mask & valid_mask		9535997	1		&			
ANR	9536046	PtrMemberAccess	~reg -> ro_mask		9535997	0					
ANR	9536047	Identifier	~reg		9535997	0					
ANR	9536048	Identifier	ro_mask		9535997	1					
ANR	9536049	Identifier	valid_mask		9535997	1					
ANR	9536050	ExpressionStatement	"cfg_entry -> data = XEN_PT_MERGE_VALUE ( * val , cfg_entry -> data , writable_mask )"	31:4:521:595	9535997	6	True				
ANR	9536051	AssignmentExpression	"cfg_entry -> data = XEN_PT_MERGE_VALUE ( * val , cfg_entry -> data , writable_mask )"		9535997	0		=			
ANR	9536052	PtrMemberAccess	cfg_entry -> data		9535997	0					
ANR	9536053	Identifier	cfg_entry		9535997	0					
ANR	9536054	Identifier	data		9535997	1					
ANR	9536055	CallExpression	"XEN_PT_MERGE_VALUE ( * val , cfg_entry -> data , writable_mask )"		9535997	1					
ANR	9536056	Callee	XEN_PT_MERGE_VALUE		9535997	0					
ANR	9536057	Identifier	XEN_PT_MERGE_VALUE		9535997	0					
ANR	9536058	ArgumentList	* val		9535997	1					
ANR	9536059	Argument	* val		9535997	0					
ANR	9536060	UnaryOperationExpression	* val		9535997	0					
ANR	9536061	UnaryOperator	*		9535997	0					
ANR	9536062	Identifier	val		9535997	1					
ANR	9536063	Argument	cfg_entry -> data		9535997	1					
ANR	9536064	PtrMemberAccess	cfg_entry -> data		9535997	0					
ANR	9536065	Identifier	cfg_entry		9535997	0					
ANR	9536066	Identifier	data		9535997	1					
ANR	9536067	Argument	writable_mask		9535997	2					
ANR	9536068	Identifier	writable_mask		9535997	0					
ANR	9536069	ExpressionStatement	throughable_mask = ~emu_mask & valid_mask	37:4:663:704	9535997	7	True				
ANR	9536070	AssignmentExpression	throughable_mask = ~emu_mask & valid_mask		9535997	0		=			
ANR	9536071	Identifier	throughable_mask		9535997	0					
ANR	9536072	BitAndExpression	~emu_mask & valid_mask		9535997	1		&			
ANR	9536073	Identifier	~emu_mask		9535997	0					
ANR	9536074	Identifier	valid_mask		9535997	1					
ANR	9536075	IfStatement	if ( * val & PCI_COMMAND_INTX_DISABLE )		9535997	8					
ANR	9536076	Condition	* val & PCI_COMMAND_INTX_DISABLE	41:8:717:747	9535997	0	True				
ANR	9536077	BitAndExpression	* val & PCI_COMMAND_INTX_DISABLE		9535997	0		&			
ANR	9536078	UnaryOperationExpression	* val		9535997	0					
ANR	9536079	UnaryOperator	*		9535997	0					
ANR	9536080	Identifier	val		9535997	1					
ANR	9536081	Identifier	PCI_COMMAND_INTX_DISABLE		9535997	1					
ANR	9536082	CompoundStatement		35:41:546:546	9535997	1					
ANR	9536083	ExpressionStatement	throughable_mask |= PCI_COMMAND_INTX_DISABLE	43:8:761:805	9535997	0	True				
ANR	9536084	AssignmentExpression	throughable_mask |= PCI_COMMAND_INTX_DISABLE		9535997	0		|=			
ANR	9536085	Identifier	throughable_mask		9535997	0					
ANR	9536086	Identifier	PCI_COMMAND_INTX_DISABLE		9535997	1					
ANR	9536087	ElseStatement	else		9535997	0					
ANR	9536088	CompoundStatement		39:11:615:615	9535997	0					
ANR	9536089	IfStatement	if ( s -> machine_irq )		9535997	0					
ANR	9536090	Condition	s -> machine_irq	47:12:834:847	9535997	0	True				
ANR	9536091	PtrMemberAccess	s -> machine_irq		9535997	0					
ANR	9536092	Identifier	s		9535997	0					
ANR	9536093	Identifier	machine_irq		9535997	1					
ANR	9536094	CompoundStatement		41:28:646:646	9535997	1					
ANR	9536095	ExpressionStatement	throughable_mask |= PCI_COMMAND_INTX_DISABLE	49:12:865:909	9535997	0	True				
ANR	9536096	AssignmentExpression	throughable_mask |= PCI_COMMAND_INTX_DISABLE		9535997	0		|=			
ANR	9536097	Identifier	throughable_mask		9535997	0					
ANR	9536098	Identifier	PCI_COMMAND_INTX_DISABLE		9535997	1					
ANR	9536099	ExpressionStatement	"* val = XEN_PT_MERGE_VALUE ( * val , dev_value , throughable_mask )"	57:4:936:996	9535997	9	True				
ANR	9536100	AssignmentExpression	"* val = XEN_PT_MERGE_VALUE ( * val , dev_value , throughable_mask )"		9535997	0		=			
ANR	9536101	UnaryOperationExpression	* val		9535997	0					
ANR	9536102	UnaryOperator	*		9535997	0					
ANR	9536103	Identifier	val		9535997	1					
ANR	9536104	CallExpression	"XEN_PT_MERGE_VALUE ( * val , dev_value , throughable_mask )"		9535997	1					
ANR	9536105	Callee	XEN_PT_MERGE_VALUE		9535997	0					
ANR	9536106	Identifier	XEN_PT_MERGE_VALUE		9535997	0					
ANR	9536107	ArgumentList	* val		9535997	1					
ANR	9536108	Argument	* val		9535997	0					
ANR	9536109	UnaryOperationExpression	* val		9535997	0					
ANR	9536110	UnaryOperator	*		9535997	0					
ANR	9536111	Identifier	val		9535997	1					
ANR	9536112	Argument	dev_value		9535997	1					
ANR	9536113	Identifier	dev_value		9535997	0					
ANR	9536114	Argument	throughable_mask		9535997	2					
ANR	9536115	Identifier	throughable_mask		9535997	0					
ANR	9536116	ReturnStatement	return 0 ;	61:4:1005:1013	9535997	10	True				
ANR	9536117	PrimaryExpression	0		9535997	0					
ANR	9536118	ReturnType	static int		9535997	1					
ANR	9536119	Identifier	xen_pt_cmd_reg_write		9535997	2					
ANR	9536120	ParameterList	"XenPCIPassthroughState * s , XenPTReg * cfg_entry , uint16_t * val , uint16_t dev_value , uint16_t valid_mask"		9535997	3					
ANR	9536121	Parameter	XenPCIPassthroughState * s	1:32:32:56	9535997	0	True				
ANR	9536122	ParameterType	XenPCIPassthroughState *		9535997	0					
ANR	9536123	Identifier	s		9535997	1					
ANR	9536124	Parameter	XenPTReg * cfg_entry	1:59:59:77	9535997	1	True				
ANR	9536125	ParameterType	XenPTReg *		9535997	0					
ANR	9536126	Identifier	cfg_entry		9535997	1					
ANR	9536127	Parameter	uint16_t * val	3:32:113:125	9535997	2	True				
ANR	9536128	ParameterType	uint16_t *		9535997	0					
ANR	9536129	Identifier	val		9535997	1					
ANR	9536130	Parameter	uint16_t dev_value	3:47:128:145	9535997	3	True				
ANR	9536131	ParameterType	uint16_t		9535997	0					
ANR	9536132	Identifier	dev_value		9535997	1					
ANR	9536133	Parameter	uint16_t valid_mask	5:32:181:199	9535997	4	True				
ANR	9536134	ParameterType	uint16_t		9535997	0					
ANR	9536135	Identifier	valid_mask		9535997	1					
ANR	9536136	CFGEntryNode	ENTRY		9535997		True				
ANR	9536137	CFGExitNode	EXIT		9535997		True				
ANR	9536138	Symbol	* cfg_entry		9535997						
ANR	9536139	Symbol	cfg_entry -> data		9535997						
ANR	9536140	Symbol	valid_mask		9535997						
ANR	9536141	Symbol	cfg_entry -> reg		9535997						
ANR	9536142	Symbol	writable_mask		9535997						
ANR	9536143	Symbol	~reg -> ro_mask		9535997						
ANR	9536144	Symbol	* val		9535997						
ANR	9536145	Symbol	PCI_COMMAND_INTX_DISABLE		9535997						
ANR	9536146	Symbol	XEN_PT_MERGE_VALUE		9535997						
ANR	9536147	Symbol	reg		9535997						
ANR	9536148	Symbol	s -> is_virtfn		9535997						
ANR	9536149	Symbol	val		9535997						
ANR	9536150	Symbol	* ~reg		9535997						
ANR	9536151	Symbol	PCI_COMMAND_MEMORY		9535997						
ANR	9536152	Symbol	cfg_entry		9535997						
ANR	9536153	Symbol	s -> machine_irq		9535997						
ANR	9536154	Symbol	emu_mask		9535997						
ANR	9536155	Symbol	~reg		9535997						
ANR	9536156	Symbol	throughable_mask		9535997						
ANR	9536157	Symbol	s		9535997						
ANR	9536158	Symbol	dev_value		9535997						
ANR	9536159	Symbol	* s		9535997						
ANR	9536160	Symbol	~emu_mask		9535997						
ANR	9536161	Symbol	* reg		9535997						
ANR	9536162	Symbol	reg -> emu_mask		9535997						
