--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr
leon3mp.pcf -ucf leon3mp.ucf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19844090 paths analyzed, 13552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.664ns.
--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X1Y13.C44), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C34      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P47      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C44      net (fanout=18)       1.417   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (12.705ns logic, 6.629ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C37      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P47      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C44      net (fanout=18)       1.417   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (12.705ns logic, 6.629ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C35      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P47      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C44      net (fanout=18)       1.417   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (12.705ns logic, 6.629ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_address_25 (OLOGIC_X18Y58.D1), 851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req (FF)
  Destination:          mg2.sr1/r_address_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.800ns (Levels of Logic = 10)
  Clock Path Skew:      0.559ns (1.107 - 0.548)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req to mg2.sr1/r_address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
    SLICE_X18Y19.C1      net (fanout=23)       2.101   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
    SLICE_X18Y19.C       Tilo                  0.255   ahbmo[0]_htrans(0)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/mcii_req_r_ba_AND_2831_o11
    SLICE_X19Y24.B6      net (fanout=11)       0.638   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/mcii_req_r_ba_AND_2831_o1
    SLICE_X19Y24.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/mux1012303
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_17_OUT111
    SLICE_X14Y34.B6      net (fanout=43)       2.102   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/PWR_59_o_r_bo[1]_mux_16_OUT(0)
    SLICE_X14Y34.B       Tilo                  0.254   leon3gen.dsugen.dsu0/x0/tr_haddr(24)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_296_OUT1181
    SLICE_X18Y27.C5      net (fanout=2)        1.400   ahbmo[0]_haddr(23)
    SLICE_X18Y27.C       Tilo                  0.255   leon3gen.dsugen.dsu0/x0/r_slv_haddr(24)
                                                       ahb0/n0036(31)5
    SLICE_X19Y25.A4      net (fanout=1)        0.513   ahb0/n0036(31)4
    SLICE_X19Y25.A       Tilo                  0.259   ahb0/n0036(31)3
                                                       ahb0/n0036(31)6
    SLICE_X24Y16.B1      net (fanout=1)        1.695   ahb0/n0036(31)5
    SLICE_X24Y16.B       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/n0036(31)9
    SLICE_X24Y16.C4      net (fanout=12)       0.406   ahb0/n0036
    SLICE_X24Y16.C       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/slvo(5)_hconfig(6)(1)11
    SLICE_X29Y26.A4      net (fanout=10)       1.515   ahb0/comb.bnslave(2)
    SLICE_X29Y26.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/cmem0/itinsel.vitdatain(0)(13)
                                                       mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o1
    SLICE_X32Y40.A3      net (fanout=30)       1.901   mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o
    SLICE_X32Y40.A       Tilo                  0.235   mg2.sr1/r_address_13_1
                                                       mg2.sr1/Mmux_ctrl.v_address1121
    SLICE_X35Y47.C2      net (fanout=25)       1.916   mg2.sr1/Mmux_ctrl.v_address112
    SLICE_X35Y47.C       Tilo                  0.259   mg2.sr1/r_address_25_1
                                                       mg2.sr1/Mmux_ctrl.v_address391
    OLOGIC_X18Y58.D1     net (fanout=1)        1.454   mg2.sr1/ctrl.v_address(25)
    OLOGIC_X18Y58.CLK0   Todck                 1.178   mg2.sr1/r_address(25)
                                                       mg2.sr1/r_address_25
    -------------------------------------------------  ---------------------------
    Total                                     19.800ns (4.159ns logic, 15.641ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/r_bo_1 (FF)
  Destination:          mg2.sr1/r_address_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.358ns (Levels of Logic = 10)
  Clock Path Skew:      0.573ns (1.107 - 0.534)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/r_bo_1 to mg2.sr1/r_address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.BQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/r_bo(1)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/r_bo_1
    SLICE_X19Y18.A3      net (fanout=22)       1.371   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/r_bo(1)
    SLICE_X19Y18.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/PWR_59_o_r_bo[1]_mux_16_OUT(1)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_296_OUT114211
    SLICE_X19Y18.B5      net (fanout=7)        0.453   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_296_OUT11421
    SLICE_X19Y18.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/PWR_59_o_r_bo[1]_mux_16_OUT(1)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_17_OUT121
    SLICE_X18Y29.B2      net (fanout=46)       2.656   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/PWR_59_o_r_bo[1]_mux_16_OUT(1)
    SLICE_X18Y29.B       Tilo                  0.254   leon3gen.dsugen.dsu0/x0/r_slv_haddr(22)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_296_OUT1161
    SLICE_X18Y27.C2      net (fanout=2)        1.266   ahbmo[0]_haddr(21)
    SLICE_X18Y27.C       Tilo                  0.255   leon3gen.dsugen.dsu0/x0/r_slv_haddr(24)
                                                       ahb0/n0036(31)5
    SLICE_X19Y25.A4      net (fanout=1)        0.513   ahb0/n0036(31)4
    SLICE_X19Y25.A       Tilo                  0.259   ahb0/n0036(31)3
                                                       ahb0/n0036(31)6
    SLICE_X24Y16.B1      net (fanout=1)        1.695   ahb0/n0036(31)5
    SLICE_X24Y16.B       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/n0036(31)9
    SLICE_X24Y16.C4      net (fanout=12)       0.406   ahb0/n0036
    SLICE_X24Y16.C       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/slvo(5)_hconfig(6)(1)11
    SLICE_X29Y26.A4      net (fanout=10)       1.515   ahb0/comb.bnslave(2)
    SLICE_X29Y26.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/cmem0/itinsel.vitdatain(0)(13)
                                                       mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o1
    SLICE_X32Y40.A3      net (fanout=30)       1.901   mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o
    SLICE_X32Y40.A       Tilo                  0.235   mg2.sr1/r_address_13_1
                                                       mg2.sr1/Mmux_ctrl.v_address1121
    SLICE_X35Y47.C2      net (fanout=25)       1.916   mg2.sr1/Mmux_ctrl.v_address112
    SLICE_X35Y47.C       Tilo                  0.259   mg2.sr1/r_address_25_1
                                                       mg2.sr1/Mmux_ctrl.v_address391
    OLOGIC_X18Y58.D1     net (fanout=1)        1.454   mg2.sr1/ctrl.v_address(25)
    OLOGIC_X18Y58.CLK0   Todck                 1.178   mg2.sr1/r_address(25)
                                                       mg2.sr1/r_address_25
    -------------------------------------------------  ---------------------------
    Total                                     19.358ns (4.212ns logic, 15.146ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req (FF)
  Destination:          mg2.sr1/r_address_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.271ns (Levels of Logic = 9)
  Clock Path Skew:      0.559ns (1.107 - 0.548)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req to mg2.sr1/r_address_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
    SLICE_X18Y19.C1      net (fanout=23)       2.101   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_req
    SLICE_X18Y19.C       Tilo                  0.255   ahbmo[0]_htrans(0)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/mcii_req_r_ba_AND_2831_o11
    SLICE_X19Y24.B6      net (fanout=11)       0.638   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/mcii_req_r_ba_AND_2831_o1
    SLICE_X19Y24.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/mux1012303
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_17_OUT111
    SLICE_X14Y34.B6      net (fanout=43)       2.102   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/PWR_59_o_r_bo[1]_mux_16_OUT(0)
    SLICE_X14Y34.B       Tilo                  0.254   leon3gen.dsugen.dsu0/x0/tr_haddr(24)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/a0/Mmux_GND_65_o_PWR_59_o_mux_296_OUT1181
    SLICE_X18Y27.C5      net (fanout=2)        1.400   ahbmo[0]_haddr(23)
    SLICE_X18Y27.C       Tilo                  0.255   leon3gen.dsugen.dsu0/x0/r_slv_haddr(24)
                                                       ahb0/n0036(31)5
    SLICE_X19Y25.A4      net (fanout=1)        0.513   ahb0/n0036(31)4
    SLICE_X19Y25.A       Tilo                  0.259   ahb0/n0036(31)3
                                                       ahb0/n0036(31)6
    SLICE_X24Y16.B1      net (fanout=1)        1.695   ahb0/n0036(31)5
    SLICE_X24Y16.B       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/n0036(31)9
    SLICE_X24Y16.C4      net (fanout=12)       0.406   ahb0/n0036
    SLICE_X24Y16.C       Tilo                  0.235   ahb0/r_hslave(2)
                                                       ahb0/slvo(5)_hconfig(6)(1)11
    SLICE_X29Y26.A4      net (fanout=10)       1.515   ahb0/comb.bnslave(2)
    SLICE_X29Y26.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/cmem0/itinsel.vitdatain(0)(13)
                                                       mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o1
    SLICE_X35Y47.C5      net (fanout=30)       3.523   mg2.sr1/ahbsi_hready_ahbsi_hsel[5]_AND_3112_o
    SLICE_X35Y47.C       Tilo                  0.259   mg2.sr1/r_address_25_1
                                                       mg2.sr1/Mmux_ctrl.v_address391
    OLOGIC_X18Y58.D1     net (fanout=1)        1.454   mg2.sr1/ctrl.v_address(25)
    OLOGIC_X18Y58.CLK0   Todck                 1.178   mg2.sr1/r_address(25)
                                                       mg2.sr1/r_address_25
    -------------------------------------------------  ---------------------------
    Total                                     19.271ns (3.924ns logic, 15.347ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X1Y13.C22), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C34      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P39      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C22      net (fanout=1)        1.300   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P39_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (12.705ns logic, 6.512ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C37      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P39      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C22      net (fanout=1)        1.300   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P39_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (12.705ns logic, 6.512ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.442 - 0.437)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_2
    SLICE_X15Y50.B6      net (fanout=2)        1.454   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(2)
    SLICE_X15Y50.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_misc_res131
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1131
    DSP48_X1Y10.A2       net (fanout=11)       1.725   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(2)
    DSP48_X1Y10.P47      Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y11.C35      net (fanout=18)       2.031   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y11.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y12.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y12.P39      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y13.C22      net (fanout=1)        1.300   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P39_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y13.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (12.705ns logic, 6.512ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_3 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 to leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.234   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CE      net (fanout=44)       0.214   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CLK     Tckce       (-Th)     0.108   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.126ns logic, 0.214ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_2 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 to leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.234   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CE      net (fanout=44)       0.214   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CLK     Tckce       (-Th)     0.104   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.130ns logic, 0.214ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_1 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2 to leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.234   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CE      net (fanout=44)       0.214   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_flush2
    SLICE_X30Y22.CLK     Tckce       (-Th)     0.102   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_faddr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.132ns logic, 0.214ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.832ns|            0|            0|            0|     19844090|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     19.664ns|          N/A|            0|            0|     19844090|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.664|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19844090 paths, 0 nets, and 34868 connections

Design statistics:
   Minimum period:  19.664ns{1}   (Maximum frequency:  50.854MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 22:40:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 510 MB



