

================================================================
== Vivado HLS Report for 'image_filter_Dilate_0_0_1080_1920_s'
================================================================
* Date:           Wed Mar 30 11:12:46 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.67|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  157|  2096221|  157|  2096221|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  156|  2096220| 12 ~ 1932 |          -|          -| 13 ~ 1085 |    no    |
        | + loop_width  |    8|     1928|          8|          1|          1|  2 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_16)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	12  / (!tmp_19)
	8  / (tmp_19)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_3 [1/1] 0.00ns
._crit_edge.i.i:2  %col_buf_0_val_0_0_3 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_2 [1/1] 0.00ns
._crit_edge.i.i:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_5 [1/1] 0.00ns
._crit_edge.i.i:6  %col_buf_0_val_0_0_5 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i.i:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_6 [1/1] 0.00ns
._crit_edge.i.i:8  %col_buf_0_val_0_0_6 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_1 [1/1] 0.00ns
._crit_edge.i.i:9  %right_border_buf_0_val_1_2_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_2 [1/1] 0.00ns
._crit_edge.i.i:10  %right_border_buf_0_val_1_2_2 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_7 [1/1] 0.00ns
._crit_edge.i.i:11  %right_border_buf_0_val_1_2_7 = alloca i8, align 1

ST_1: stg_25 [1/1] 0.00ns
._crit_edge.i.i:12  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str160, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str161, [1 x i8]* @str161, [8 x i8]* @str160)

ST_1: stg_26 [1/1] 0.00ns
._crit_edge.i.i:13  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str156, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str157, [1 x i8]* @str157, [8 x i8]* @str156)

ST_1: p_src_cols_V_read_3 [1/1] 0.00ns
._crit_edge.i.i:14  %p_src_cols_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_3 [1/1] 0.00ns
._crit_edge.i.i:15  %p_src_rows_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_0 [1/1] 2.39ns
._crit_edge.i.i:16  %k_buf_0_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_1 [1/1] 2.39ns
._crit_edge.i.i:17  %k_buf_0_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_2 [1/1] 2.39ns
._crit_edge.i.i:18  %k_buf_0_val_2 = alloca [1920 x i8], align 1

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:19  %right_border_buf_0_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:20  %right_border_buf_0_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:21  %right_border_buf_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:22  %col_buf_0_val_0_0 = alloca i8, align 1

ST_1: tmp [1/1] 0.00ns
._crit_edge.i.i:23  %tmp = trunc i12 %p_src_rows_V_read_3 to i11

ST_1: tmp_100 [1/1] 0.00ns
._crit_edge.i.i:24  %tmp_100 = trunc i12 %p_src_cols_V_read_3 to i11

ST_1: stg_38 [1/1] 0.00ns
._crit_edge.i.i:25  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i_i_i [1/1] 0.00ns
._crit_edge.i.i:26  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str4) nounwind

ST_1: rend_i_i_i [1/1] 0.00ns
._crit_edge.i.i:27  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str4, i32 %rbegin_i_i_i) nounwind

ST_1: stg_41 [1/1] 0.00ns
._crit_edge.i.i:28  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i243_i_i [1/1] 0.00ns
._crit_edge.i.i:29  %rbegin_i243_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str15) nounwind

ST_1: rend_i244_i_i [1/1] 0.00ns
._crit_edge.i.i:30  %rend_i244_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str15, i32 %rbegin_i243_i_i) nounwind

ST_1: stg_44 [1/1] 0.00ns
._crit_edge.i.i:31  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i245_i_i [1/1] 0.00ns
._crit_edge.i.i:32  %rbegin_i245_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str29) nounwind

ST_1: rend_i246_i_i [1/1] 0.00ns
._crit_edge.i.i:33  %rend_i246_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str29, i32 %rbegin_i245_i_i) nounwind

ST_1: stg_47 [1/1] 0.00ns
._crit_edge.i.i:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: heightloop [1/1] 1.84ns
._crit_edge.i.i:35  %heightloop = add i11 %tmp, 5

ST_1: widthloop [1/1] 1.84ns
._crit_edge.i.i:36  %widthloop = add i11 %tmp_100, 2

ST_1: tmp_14 [1/1] 1.84ns
._crit_edge.i.i:37  %tmp_14 = add i11 %tmp_100, -3

ST_1: tmp_14_cast [1/1] 0.00ns
._crit_edge.i.i:38  %tmp_14_cast = zext i11 %tmp_14 to i12

ST_1: tmp_101 [1/1] 0.00ns
._crit_edge.i.i:39  %tmp_101 = trunc i12 %p_src_cols_V_read_3 to i2

ST_1: p_neg226_i_i_cast [1/1] 1.37ns
._crit_edge.i.i:40  %p_neg226_i_i_cast = xor i2 %tmp_101, -1

ST_1: ref [1/1] 1.84ns
._crit_edge.i.i:41  %ref = add i11 %tmp, -1

ST_1: ref_cast [1/1] 0.00ns
._crit_edge.i.i:42  %ref_cast = zext i11 %ref to i12

ST_1: tmp_2_i [1/1] 1.84ns
._crit_edge.i.i:43  %tmp_2_i = add i11 %tmp_100, -1

ST_1: tmp_102 [1/1] 0.00ns
._crit_edge.i.i:44  %tmp_102 = trunc i12 %p_src_rows_V_read_3 to i2

ST_1: tmp_2_i1 [1/1] 0.80ns
._crit_edge.i.i:45  %tmp_2_i1 = add i2 %tmp_102, -1

ST_1: stg_59 [1/1] 1.57ns
._crit_edge.i.i:46  br label %0


 <State 2>: 5.35ns
ST_2: p_012_0_i_i [1/1] 0.00ns
:0  %p_012_0_i_i = phi i11 [ 0, %._crit_edge.i.i ], [ %i_V, %5 ]

ST_2: tmp_15_cast_cast [1/1] 0.00ns
:1  %tmp_15_cast_cast = zext i11 %p_012_0_i_i to i12

ST_2: tmp_16 [1/1] 2.11ns
:2  %tmp_16 = icmp ult i11 %p_012_0_i_i, %heightloop

ST_2: stg_63 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 1085, i64 0)

ST_2: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_012_0_i_i, 1

ST_2: stg_65 [1/1] 0.00ns
:5  br i1 %tmp_16, label %1, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit"

ST_2: tmp_17 [1/1] 2.11ns
:2  %tmp_17 = icmp ugt i11 %p_012_0_i_i, 4

ST_2: ImagLoc_y [1/1] 1.84ns
:3  %ImagLoc_y = add i12 %tmp_15_cast_cast, -4

ST_2: tmp_23 [1/1] 2.14ns
:4  %tmp_23 = icmp slt i12 %ImagLoc_y, -1

ST_2: tmp_103 [1/1] 0.00ns
:5  %tmp_103 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %ImagLoc_y, i32 1, i32 11)

ST_2: icmp [1/1] 2.11ns
:6  %icmp = icmp sgt i11 %tmp_103, 0

ST_2: tmp_25 [1/1] 2.14ns
:7  %tmp_25 = icmp slt i12 %ImagLoc_y, %ref_cast

ST_2: or_cond [1/1] 1.37ns
:8  %or_cond = and i1 %icmp, %tmp_25

ST_2: tmp_104 [1/1] 0.00ns
:9  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

ST_2: p_i_i [1/1] 1.37ns
:10  %p_i_i = select i1 %tmp_25, i11 2, i11 %ref

ST_2: tmp_105 [1/1] 0.00ns
:11  %tmp_105 = trunc i11 %p_i_i to i2

ST_2: tmp_i5 [1/1] 2.14ns
:12  %tmp_i5 = icmp slt i12 %ImagLoc_y, %p_src_rows_V_read_3

ST_2: tmp_106 [1/1] 0.00ns
:13  %tmp_106 = trunc i12 %ImagLoc_y to i2

ST_2: tmp_107 [1/1] 0.00ns
:14  %tmp_107 = trunc i11 %ref to i2

ST_2: tmp_108 [1/1] 1.37ns
:15  %tmp_108 = select i1 %tmp_i5, i2 %tmp_106, i2 %tmp_107

ST_2: y_1 [1/1] 1.84ns
:19  %y_1 = add i12 %tmp_15_cast_cast, -5

ST_2: tmp_109 [1/1] 0.00ns
:20  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1, i32 11)

ST_2: rev [1/1] 1.37ns
:21  %rev = xor i1 %tmp_109, true

ST_2: tmp_i1 [1/1] 2.14ns
:22  %tmp_i1 = icmp slt i12 %y_1, %p_src_rows_V_read_3

ST_2: or_cond_i1 [1/1] 1.37ns
:23  %or_cond_i1 = and i1 %tmp_i1, %rev

ST_2: tmp_110 [1/1] 0.00ns
:24  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1, i32 11)

ST_2: tmp_111 [1/1] 0.00ns
:25  %tmp_111 = trunc i12 %y_1 to i2

ST_2: tmp_112 [1/1] 0.00ns
:28  %tmp_112 = trunc i11 %p_i_i to i2

ST_2: y_1_1 [1/1] 1.84ns
:32  %y_1_1 = add i12 %tmp_15_cast_cast, -6

ST_2: tmp_113 [1/1] 0.00ns
:33  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1_1, i32 11)

ST_2: rev1 [1/1] 1.37ns
:34  %rev1 = xor i1 %tmp_113, true

ST_2: tmp_i2 [1/1] 2.14ns
:35  %tmp_i2 = icmp slt i12 %y_1_1, %p_src_rows_V_read_3

ST_2: or_cond_i2 [1/1] 1.37ns
:36  %or_cond_i2 = and i1 %tmp_i2, %rev1

ST_2: tmp_114 [1/1] 0.00ns
:37  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1_1, i32 11)

ST_2: tmp_115 [1/1] 0.00ns
:38  %tmp_115 = trunc i12 %y_1_1 to i2

ST_2: stg_95 [1/1] 0.00ns
morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit:0  ret void


 <State 3>: 4.90ns
ST_3: stg_96 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_3: tmp_44 [1/1] 0.00ns
:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_3: locy [1/1] 0.80ns
:16  %locy = sub i2 %tmp_105, %tmp_108

ST_3: sel_tmp8 [1/1] 1.36ns
:17  %sel_tmp8 = icmp eq i2 %tmp_105, %tmp_108

ST_3: sel_tmp3 [1/1] 1.36ns
:18  %sel_tmp3 = icmp eq i2 %locy, 1

ST_3: tmp_s [1/1] 1.37ns
:26  %tmp_s = select i1 %tmp_110, i2 0, i2 %tmp_2_i1

ST_3: tmp_80 [1/1] 1.37ns
:27  %tmp_80 = select i1 %or_cond_i1, i2 %tmp_111, i2 %tmp_s

ST_3: locy_1_t [1/1] 0.80ns
:29  %locy_1_t = sub i2 %tmp_112, %tmp_80

ST_3: sel_tmp4 [1/1] 1.36ns
:30  %sel_tmp4 = icmp eq i2 %tmp_112, %tmp_80

ST_3: sel_tmp7 [1/1] 1.36ns
:31  %sel_tmp7 = icmp eq i2 %locy_1_t, 1

ST_3: tmp_81 [1/1] 1.37ns
:39  %tmp_81 = select i1 %tmp_114, i2 0, i2 %tmp_2_i1

ST_3: tmp_82 [1/1] 1.37ns
:40  %tmp_82 = select i1 %or_cond_i2, i2 %tmp_115, i2 %tmp_81

ST_3: locy_2_t [1/1] 0.80ns
:41  %locy_2_t = sub i2 %tmp_112, %tmp_82

ST_3: brmerge [1/1] 1.37ns
:42  %brmerge = or i1 %tmp_23, %or_cond

ST_3: stg_110 [1/1] 1.57ns
:43  br label %2


 <State 4>: 5.35ns
ST_4: p_025_0_i_i [1/1] 0.00ns
:0  %p_025_0_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge238.i.i ]

ST_4: tmp_18_cast [1/1] 0.00ns
:4  %tmp_18_cast = zext i11 %p_025_0_i_i to i12

ST_4: tmp_19 [1/1] 2.11ns
:5  %tmp_19 = icmp ult i11 %p_025_0_i_i, %widthloop

ST_4: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_025_0_i_i, 1

ST_4: stg_115 [1/1] 0.00ns
:8  br i1 %tmp_19, label %.critedge.i.i, label %5

ST_4: tmp_116 [1/1] 0.00ns
.critedge.i.i:3  %tmp_116 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_025_0_i_i, i32 1, i32 10)

ST_4: icmp2 [1/1] 2.07ns
.critedge.i.i:4  %icmp2 = icmp ne i10 %tmp_116, 0

ST_4: or_cond219_i_i [1/1] 1.37ns
.critedge.i.i:5  %or_cond219_i_i = and i1 %tmp_17, %icmp2

ST_4: ImagLoc_x [1/1] 1.84ns
.critedge.i.i:7  %ImagLoc_x = add i12 %tmp_18_cast, -1

ST_4: tmp_117 [1/1] 0.00ns
.critedge.i.i:8  %tmp_117 = trunc i12 %ImagLoc_x to i11

ST_4: tmp_118 [1/1] 0.00ns
.critedge.i.i:9  %tmp_118 = trunc i12 %ImagLoc_x to i2

ST_4: tmp_119 [1/1] 0.00ns
.critedge.i.i:10  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: rev2 [1/1] 1.37ns
.critedge.i.i:11  %rev2 = xor i1 %tmp_119, true

ST_4: tmp_i [1/1] 2.14ns
.critedge.i.i:12  %tmp_i = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read_3

ST_4: or_cond_i [1/1] 1.37ns
.critedge.i.i:13  %or_cond_i = and i1 %tmp_i, %rev2

ST_4: tmp_120 [1/1] 0.00ns
.critedge.i.i:14  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: stg_127 [1/1] 0.00ns
.critedge.i.i:26  br i1 %brmerge, label %._crit_edge.i3.i, label %._crit_edge228.i.i

ST_4: stg_128 [1/1] 0.00ns
._crit_edge228.i.i:0  br i1 %tmp_104, label %.loopexit222.i.i, label %._crit_edge236.i.i.0

ST_4: stg_129 [1/1] 1.62ns
._crit_edge236.i.i.0:4  switch i2 %locy_2_t, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit222.i.i.pre69
  ]

ST_4: tmp_26 [1/1] 2.11ns
._crit_edge.i3.i:0  %tmp_26 = icmp ne i11 %p_025_0_i_i, 0

ST_4: or_cond2 [1/1] 1.37ns
._crit_edge.i3.i:1  %or_cond2 = and i1 %tmp_26, %tmp_i

ST_4: stg_132 [1/1] 0.00ns
._crit_edge.i3.i:2  br i1 %or_cond2, label %3, label %._crit_edge231.i.i

ST_4: stg_133 [1/1] 0.00ns
._crit_edge231.i.i:0  br i1 %tmp_120, label %.loopexit222.i.i.pre, label %4

ST_4: stg_134 [1/1] 0.00ns
:0  br i1 %tmp_i, label %.loopexit222.i.i, label %.preheader.preheader.i.i

ST_4: tmp_29 [1/1] 2.14ns
:0  %tmp_29 = icmp slt i12 %ImagLoc_x, %tmp_14_cast

ST_4: stg_136 [1/1] 0.00ns
:1  br i1 %tmp_29, label %._crit_edge234.i.i.1.critedge.critedge, label %"operator().exit283.i.i"

ST_4: col_assign [1/1] 0.80ns
operator().exit283.i.i:0  %col_assign = add i2 %tmp_118, %p_neg226_i_i_cast

ST_4: stg_138 [1/1] 1.62ns
operator().exit283.i.i:1  switch i2 %col_assign, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]


 <State 5>: 5.13ns
ST_5: p_assign [1/1] 1.37ns
.critedge.i.i:15  %p_assign = select i1 %tmp_120, i11 0, i11 %tmp_2_i

ST_5: p_assign_1_i [1/1] 1.37ns
.critedge.i.i:16  %p_assign_1_i = select i1 %or_cond_i, i11 %tmp_117, i11 %p_assign

ST_5: tmp_121 [1/1] 0.00ns
.critedge.i.i:17  %tmp_121 = trunc i11 %p_assign_1_i to i2

ST_5: tmp_69 [1/1] 0.00ns
.critedge.i.i:18  %tmp_69 = zext i11 %p_assign_1_i to i64

ST_5: k_buf_0_val_0_addr [1/1] 0.00ns
.critedge.i.i:19  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_69

ST_5: right_border_buf_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:20  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_5: k_buf_0_val_1_addr [1/1] 0.00ns
.critedge.i.i:22  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_69

ST_5: right_border_buf_0_val_1_0 [2/2] 2.39ns
.critedge.i.i:23  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_5: k_buf_0_val_2_addr [1/1] 0.00ns
.critedge.i.i:24  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_69

ST_5: src_kernel_win_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:25  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_5: stg_149 [1/1] 0.00ns
.loopexit222.i.i.pre69:3  br label %.loopexit222.i.i

ST_5: stg_150 [1/1] 0.00ns
branch6:3  br label %.loopexit222.i.i

ST_5: stg_151 [1/1] 0.00ns
branch8:3  br label %.loopexit222.i.i

ST_5: col_assign_1 [1/1] 0.80ns
.preheader.preheader.i.i:6  %col_assign_1 = add i2 %tmp_121, %p_neg226_i_i_cast

ST_5: stg_153 [1/1] 0.00ns
branch10:4  br label %.loopexit222.i.i

ST_5: stg_154 [1/1] 0.00ns
branch9:4  br label %.loopexit222.i.i

ST_5: stg_155 [1/1] 0.00ns
branch11:4  br label %.loopexit222.i.i

ST_5: stg_156 [1/1] 0.00ns
.loopexit222.i.i.pre:3  br label %.loopexit222.i.i

ST_5: stg_157 [1/1] 0.00ns
._crit_edge234.i.i.1:5  br label %.loopexit222.i.i


 <State 6>: 5.13ns
ST_6: src_kernel_win_0_val_2_1_9 [1/1] 0.00ns
:2  %src_kernel_win_0_val_2_1_9 = load i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_159 [1/1] 0.00ns
.critedge.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_6: tmp_45 [1/1] 0.00ns
.critedge.i.i:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_6: stg_161 [1/1] 0.00ns
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_162 [1/1] 0.00ns
.critedge.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1835) nounwind

ST_6: right_border_buf_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:20  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_6: stg_164 [1/1] 0.00ns
.critedge.i.i:21  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

ST_6: right_border_buf_0_val_1_0 [1/2] 2.39ns
.critedge.i.i:23  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_6: src_kernel_win_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:25  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_6: stg_167 [1/1] 1.94ns
.loopexit222.i.i.pre69:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_168 [1/1] 1.94ns
branch6:1  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_169 [1/1] 1.94ns
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: src_kernel_win_0_val_2_1_7 [1/1] 0.00ns
branch10:0  %src_kernel_win_0_val_2_1_7 = load i8* %right_border_buf_0_val_0_1, align 1

ST_6: stg_171 [1/1] 1.94ns
branch10:2  store i8 %src_kernel_win_0_val_2_1_7, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: src_kernel_win_0_val_2_1_6 [1/1] 0.00ns
branch9:0  %src_kernel_win_0_val_2_1_6 = load i8* %right_border_buf_0_val_0_0, align 1

ST_6: stg_173 [1/1] 1.94ns
branch9:2  store i8 %src_kernel_win_0_val_2_1_6, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: src_kernel_win_0_val_2_1_5 [1/1] 0.00ns
branch11:0  %src_kernel_win_0_val_2_1_5 = load i8* %right_border_buf_0_val_0_2, align 1

ST_6: stg_175 [1/1] 1.94ns
branch11:2  store i8 %src_kernel_win_0_val_2_1_5, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_176 [1/1] 1.94ns
.loopexit222.i.i.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_177 [1/1] 0.00ns
branch13:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

ST_6: stg_178 [1/1] 0.00ns
branch13:1  br label %"operator().exit283.i.i250"

ST_6: stg_179 [1/1] 0.00ns
branch12:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

ST_6: stg_180 [1/1] 0.00ns
branch12:1  br label %"operator().exit283.i.i250"

ST_6: stg_181 [1/1] 0.00ns
branch14:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

ST_6: stg_182 [1/1] 0.00ns
branch14:1  br label %"operator().exit283.i.i250"

ST_6: right_border_buf_0_val_1_2_s [1/1] 0.00ns
operator().exit283.i.i250:0  %right_border_buf_0_val_1_2_s = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: right_border_buf_0_val_1_2_1_54 [1/1] 0.00ns
operator().exit283.i.i250:1  %right_border_buf_0_val_1_2_1_54 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: right_border_buf_0_val_1_2_2_55 [1/1] 0.00ns
operator().exit283.i.i250:2  %right_border_buf_0_val_1_2_2_55 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_186 [1/1] 2.39ns
operator().exit283.i.i250:3  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_6: sel_tmp1 [1/1] 1.36ns
operator().exit283.i.i250:4  %sel_tmp1 = icmp eq i2 %col_assign, 1

ST_6: right_border_buf_0_val_1_2_3 [1/1] 1.37ns
operator().exit283.i.i250:5  %right_border_buf_0_val_1_2_3 = select i1 %sel_tmp1, i8 %right_border_buf_0_val_1_2_2_55, i8 %right_border_buf_0_val_1_0

ST_6: sel_tmp5 [1/1] 1.36ns
operator().exit283.i.i250:6  %sel_tmp5 = icmp eq i2 %col_assign, 0

ST_6: right_border_buf_0_val_1_2_4 [1/1] 1.37ns
operator().exit283.i.i250:7  %right_border_buf_0_val_1_2_4 = select i1 %sel_tmp5, i8 %right_border_buf_0_val_1_2_2_55, i8 %right_border_buf_0_val_1_2_3

ST_6: right_border_buf_0_val_1_2_5 [1/1] 1.37ns
operator().exit283.i.i250:8  %right_border_buf_0_val_1_2_5 = select i1 %sel_tmp1, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_1_54

ST_6: right_border_buf_0_val_1_2_6 [1/1] 1.37ns
operator().exit283.i.i250:9  %right_border_buf_0_val_1_2_6 = select i1 %sel_tmp5, i8 %right_border_buf_0_val_1_2_1_54, i8 %right_border_buf_0_val_1_2_5

ST_6: right_border_buf_0_val_1_2_8 [1/1] 1.37ns
operator().exit283.i.i250:10  %right_border_buf_0_val_1_2_8 = select i1 %sel_tmp5, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_s

ST_6: stg_194 [1/1] 2.39ns
operator().exit283.i.i250:11  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_6: stg_195 [1/1] 1.62ns
operator().exit283.i.i250:12  switch i2 %col_assign, label %branch26 [
    i2 0, label %._crit_edge234.i.i.1.pre
    i2 1, label %branch25
  ]

ST_6: stg_196 [1/1] 0.00ns
branch25:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_197 [1/1] 0.00ns
branch25:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_198 [1/1] 0.00ns
branch25:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_199 [1/1] 0.00ns
branch25:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_5, align 1

ST_6: stg_200 [1/1] 0.00ns
branch25:4  br label %._crit_edge234.i.i.1

ST_6: stg_201 [1/1] 0.00ns
._crit_edge234.i.i.1.pre:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_202 [1/1] 0.00ns
._crit_edge234.i.i.1.pre:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_203 [1/1] 0.00ns
._crit_edge234.i.i.1.pre:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_204 [1/1] 0.00ns
._crit_edge234.i.i.1.pre:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_6, align 1

ST_6: stg_205 [1/1] 0.00ns
._crit_edge234.i.i.1.pre:4  br label %._crit_edge234.i.i.1

ST_6: stg_206 [1/1] 0.00ns
branch26:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_207 [1/1] 0.00ns
branch26:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_208 [1/1] 0.00ns
branch26:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_209 [1/1] 0.00ns
branch26:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_3, align 1

ST_6: stg_210 [1/1] 0.00ns
branch26:4  br label %._crit_edge234.i.i.1

ST_6: stg_211 [1/1] 2.39ns
._crit_edge234.i.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_6: stg_212 [1/1] 2.39ns
._crit_edge234.i.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_6: stg_213 [1/1] 0.00ns
._crit_edge234.i.i.1.critedge.critedge:2  br label %._crit_edge234.i.i.1

ST_6: tmp_123 [1/1] 1.70ns
._crit_edge234.i.i.1:0  %tmp_123 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_215 [1/1] 2.39ns
._crit_edge234.i.i.1:1  store i8 %tmp_123, i8* %k_buf_0_val_0_addr, align 1

ST_6: stg_216 [1/1] 1.94ns
._crit_edge234.i.i.1:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_217 [1/1] 0.00ns
.loopexit222.i.i:0  br i1 %or_cond219_i_i, label %._crit_edge2.i285.i.i.0.0, label %._crit_edge238.i.i

ST_6: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:5  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2, align 1

ST_6: tmp_128_0_1 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:6  %tmp_128_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_9, %src_kernel_win_0_val_2_2_lo

ST_6: temp_0_i_i_i_057_i_i_1_0_1 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:7  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_128_0_1, i8 %src_kernel_win_0_val_2_1_9, i8 %src_kernel_win_0_val_2_2_lo

ST_6: stg_221 [1/1] 0.00ns
._crit_edge238.i.i:1  store i8 %src_kernel_win_0_val_2_1_9, i8* %src_kernel_win_0_val_2_2, align 1


 <State 7>: 5.67ns
ST_7: src_kernel_win_0_val_0_1_6 [1/1] 0.00ns
:1  %src_kernel_win_0_val_0_1_6 = load i8* %src_kernel_win_0_val_0_1, align 1

ST_7: src_kernel_win_0_val_1_1_6 [1/1] 0.00ns
:3  %src_kernel_win_0_val_1_1_6 = load i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_224 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1922, i64 0)

ST_7: sel_tmp9 [1/1] 1.37ns
._crit_edge236.i.i.0:0  %sel_tmp9 = select i1 %sel_tmp8, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_7: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge236.i.i.0:1  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp3, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp9

ST_7: sel_tmp6 [1/1] 1.37ns
._crit_edge236.i.i.0:2  %sel_tmp6 = select i1 %sel_tmp4, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_7: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge236.i.i.0:3  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp7, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp6

ST_7: stg_229 [1/1] 1.57ns
.loopexit222.i.i.pre69:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_230 [1/1] 1.57ns
.loopexit222.i.i.pre69:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_231 [1/1] 1.57ns
branch6:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_232 [1/1] 1.57ns
branch6:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_233 [1/1] 1.57ns
branch8:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_234 [1/1] 1.57ns
branch8:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: col_buf_0_val_0_0_3_load [1/1] 0.00ns
.preheader.preheader.i.i:0  %col_buf_0_val_0_0_3_load = load i8* %col_buf_0_val_0_0_3, align 1

ST_7: col_buf_0_val_0_0_5_load [1/1] 0.00ns
.preheader.preheader.i.i:1  %col_buf_0_val_0_0_5_load = load i8* %col_buf_0_val_0_0_5, align 1

ST_7: col_buf_0_val_0_0_6_load [1/1] 0.00ns
.preheader.preheader.i.i:2  %col_buf_0_val_0_0_6_load = load i8* %col_buf_0_val_0_0_6, align 1

ST_7: right_border_buf_0_val_1_2_3_56 [1/1] 0.00ns
.preheader.preheader.i.i:3  %right_border_buf_0_val_1_2_3_56 = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_7: right_border_buf_0_val_1_2_4_57 [1/1] 0.00ns
.preheader.preheader.i.i:4  %right_border_buf_0_val_1_2_4_57 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_7: right_border_buf_0_val_1_2_5_58 [1/1] 0.00ns
.preheader.preheader.i.i:5  %right_border_buf_0_val_1_2_5_58 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_7: sel_tmp [1/1] 1.36ns
.preheader.preheader.i.i:7  %sel_tmp = icmp eq i2 %col_assign_1, 1

ST_7: col_buf_0_val_0_0_2 [1/1] 1.37ns
.preheader.preheader.i.i:8  %col_buf_0_val_0_0_2 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_5_load, i8 %col_buf_0_val_0_0_3_load

ST_7: sel_tmp2 [1/1] 1.36ns
.preheader.preheader.i.i:9  %sel_tmp2 = icmp eq i2 %col_assign_1, 0

ST_7: col_buf_0_val_0_0_9 [1/1] 1.37ns
.preheader.preheader.i.i:10  %col_buf_0_val_0_0_9 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_6_load, i8 %col_buf_0_val_0_0_2

ST_7: right_border_buf_0_val_1_2 [1/1] 1.37ns
.preheader.preheader.i.i:11  %right_border_buf_0_val_1_2 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_2_4_57, i8 %right_border_buf_0_val_1_2_5_58

ST_7: right_border_buf_0_val_1_2_11 [1/1] 1.37ns
.preheader.preheader.i.i:12  %right_border_buf_0_val_1_2_11 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_2_3_56, i8 %right_border_buf_0_val_1_2

ST_7: stg_247 [1/1] 1.62ns
.preheader.preheader.i.i:13  switch i2 %col_assign_1, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

ST_7: stg_248 [1/1] 1.57ns
branch10:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_249 [1/1] 1.57ns
branch10:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_250 [1/1] 1.57ns
branch9:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_251 [1/1] 1.57ns
branch9:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_252 [1/1] 1.57ns
branch11:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_253 [1/1] 1.57ns
branch11:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_254 [1/1] 1.57ns
.loopexit222.i.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_255 [1/1] 1.57ns
.loopexit222.i.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: stg_256 [1/1] 1.57ns
._crit_edge234.i.i.1:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_7: stg_257 [1/1] 1.57ns
._crit_edge234.i.i.1:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_7: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

ST_7: src_kernel_win_0_val_1_2_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:4  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

ST_7: tmp_128_0_2 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:8  %tmp_128_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %temp_0_i_i_i_057_i_i_1_0_1

ST_7: temp_0_i_i_i_057_i_i_1_0_2 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:9  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_128_0_2, i8 %src_kernel_win_0_val_2_1_lo, i8 %temp_0_i_i_i_057_i_i_1_0_1

ST_7: tmp_128_1 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:10  %tmp_128_1 = icmp ugt i8 %src_kernel_win_0_val_1_2_lo, %temp_0_i_i_i_057_i_i_1_0_2

ST_7: stg_263 [1/1] 0.00ns
._crit_edge238.i.i:2  store i8 %src_kernel_win_0_val_1_1_6, i8* %src_kernel_win_0_val_1_2, align 1


 <State 8>: 4.74ns
ST_8: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:3  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

ST_8: temp_0_i_i_i_057_i_i_1_1 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:11  %temp_0_i_i_i_057_i_i_1_1 = select i1 %tmp_128_1, i8 %src_kernel_win_0_val_1_2_lo, i8 %temp_0_i_i_i_057_i_i_1_0_2

ST_8: tmp_128_1_1 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:12  %tmp_128_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_6, %temp_0_i_i_i_057_i_i_1_1

ST_8: temp_0_i_i_i_057_i_i_1_1_1 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:13  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_128_1_1, i8 %src_kernel_win_0_val_1_1_6, i8 %temp_0_i_i_i_057_i_i_1_1


 <State 9>: 5.37ns
ST_9: src_kernel_win_0_val_0_2_lo [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

ST_9: tmp_128_1_2 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:14  %tmp_128_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_057_i_i_1_1_1

ST_9: temp_0_i_i_i_057_i_i_1_1_2 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:15  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_128_1_2, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_057_i_i_1_1_1

ST_9: tmp_128_2 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:16  %tmp_128_2 = icmp ugt i8 %src_kernel_win_0_val_0_2_lo, %temp_0_i_i_i_057_i_i_1_1_2

ST_9: empty [1/1] 0.00ns
._crit_edge238.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_45)

ST_9: stg_274 [1/1] 0.00ns
._crit_edge238.i.i:3  store i8 %src_kernel_win_0_val_0_1_6, i8* %src_kernel_win_0_val_0_2, align 1

ST_9: stg_275 [1/1] 0.00ns
._crit_edge238.i.i:4  br label %2


 <State 10>: 4.74ns
ST_10: temp_0_i_i_i_057_i_i_1_2 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:17  %temp_0_i_i_i_057_i_i_1_2 = select i1 %tmp_128_2, i8 %src_kernel_win_0_val_0_2_lo, i8 %temp_0_i_i_i_057_i_i_1_1_2

ST_10: tmp_128_2_1 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:18  %tmp_128_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_6, %temp_0_i_i_i_057_i_i_1_2

ST_10: temp_0_i_i_i_057_i_i_1_2_1 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:19  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_128_2_1, i8 %src_kernel_win_0_val_0_1_6, i8 %temp_0_i_i_i_057_i_i_1_2


 <State 11>: 5.07ns
ST_11: tmp_128_2_2 [1/1] 2.00ns
._crit_edge2.i285.i.i.0.0:20  %tmp_128_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_057_i_i_1_2_1

ST_11: tmp_34 [1/1] 1.37ns
._crit_edge2.i285.i.i.0.0:21  %tmp_34 = select i1 %tmp_128_2_2, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_057_i_i_1_2_1

ST_11: stg_281 [1/1] 1.70ns
._crit_edge2.i285.i.i.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_34)

ST_11: stg_282 [1/1] 0.00ns
._crit_edge2.i285.i.i.0.0:23  br label %._crit_edge238.i.i


 <State 12>: 0.00ns
ST_12: empty_59 [1/1] 0.00ns
:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_44)

ST_12: stg_284 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10757de0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107583b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10758f40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1075a370; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_val_0_1        (alloca           ) [ 0011111111111]
src_kernel_win_0_val_0_2        (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_3             (alloca           ) [ 0011111111111]
src_kernel_win_0_val_2_1        (alloca           ) [ 0011111111111]
src_kernel_win_0_val_1_1        (alloca           ) [ 0011111111111]
src_kernel_win_0_val_1_2        (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_5             (alloca           ) [ 0011111111111]
src_kernel_win_0_val_2_2        (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_6             (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_1    (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_2    (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_7    (alloca           ) [ 0011111111111]
stg_25                          (specinterface    ) [ 0000000000000]
stg_26                          (specinterface    ) [ 0000000000000]
p_src_cols_V_read_3             (read             ) [ 0011111111111]
p_src_rows_V_read_3             (read             ) [ 0011111111111]
k_buf_0_val_0                   (alloca           ) [ 0011111111111]
k_buf_0_val_1                   (alloca           ) [ 0011111111111]
k_buf_0_val_2                   (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_0      (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_1      (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_2      (alloca           ) [ 0011111111111]
col_buf_0_val_0_0               (alloca           ) [ 0011111111111]
tmp                             (trunc            ) [ 0000000000000]
tmp_100                         (trunc            ) [ 0000000000000]
stg_38                          (speclooptripcount) [ 0000000000000]
rbegin_i_i_i                    (specregionbegin  ) [ 0000000000000]
rend_i_i_i                      (specregionend    ) [ 0000000000000]
stg_41                          (speclooptripcount) [ 0000000000000]
rbegin_i243_i_i                 (specregionbegin  ) [ 0000000000000]
rend_i244_i_i                   (specregionend    ) [ 0000000000000]
stg_44                          (speclooptripcount) [ 0000000000000]
rbegin_i245_i_i                 (specregionbegin  ) [ 0000000000000]
rend_i246_i_i                   (specregionend    ) [ 0000000000000]
stg_47                          (speclooptripcount) [ 0000000000000]
heightloop                      (add              ) [ 0011111111111]
widthloop                       (add              ) [ 0011111111111]
tmp_14                          (add              ) [ 0000000000000]
tmp_14_cast                     (zext             ) [ 0011111111111]
tmp_101                         (trunc            ) [ 0000000000000]
p_neg226_i_i_cast               (xor              ) [ 0011111111111]
ref                             (add              ) [ 0011111111111]
ref_cast                        (zext             ) [ 0011111111111]
tmp_2_i                         (add              ) [ 0011111111111]
tmp_102                         (trunc            ) [ 0000000000000]
tmp_2_i1                        (add              ) [ 0011111111111]
stg_59                          (br               ) [ 0111111111111]
p_012_0_i_i                     (phi              ) [ 0010000000000]
tmp_15_cast_cast                (zext             ) [ 0000000000000]
tmp_16                          (icmp             ) [ 0011111111111]
stg_63                          (speclooptripcount) [ 0000000000000]
i_V                             (add              ) [ 0111111111111]
stg_65                          (br               ) [ 0000000000000]
tmp_17                          (icmp             ) [ 0001111111110]
ImagLoc_y                       (add              ) [ 0000000000000]
tmp_23                          (icmp             ) [ 0001000000000]
tmp_103                         (partselect       ) [ 0000000000000]
icmp                            (icmp             ) [ 0000000000000]
tmp_25                          (icmp             ) [ 0000000000000]
or_cond                         (and              ) [ 0001000000000]
tmp_104                         (bitselect        ) [ 0001111111110]
p_i_i                           (select           ) [ 0000000000000]
tmp_105                         (trunc            ) [ 0001000000000]
tmp_i5                          (icmp             ) [ 0000000000000]
tmp_106                         (trunc            ) [ 0000000000000]
tmp_107                         (trunc            ) [ 0000000000000]
tmp_108                         (select           ) [ 0001000000000]
y_1                             (add              ) [ 0000000000000]
tmp_109                         (bitselect        ) [ 0000000000000]
rev                             (xor              ) [ 0000000000000]
tmp_i1                          (icmp             ) [ 0000000000000]
or_cond_i1                      (and              ) [ 0001000000000]
tmp_110                         (bitselect        ) [ 0001000000000]
tmp_111                         (trunc            ) [ 0001000000000]
tmp_112                         (trunc            ) [ 0001000000000]
y_1_1                           (add              ) [ 0000000000000]
tmp_113                         (bitselect        ) [ 0000000000000]
rev1                            (xor              ) [ 0000000000000]
tmp_i2                          (icmp             ) [ 0000000000000]
or_cond_i2                      (and              ) [ 0001000000000]
tmp_114                         (bitselect        ) [ 0001000000000]
tmp_115                         (trunc            ) [ 0001000000000]
stg_95                          (ret              ) [ 0000000000000]
stg_96                          (specloopname     ) [ 0000000000000]
tmp_44                          (specregionbegin  ) [ 0000111111111]
locy                            (sub              ) [ 0000000000000]
sel_tmp8                        (icmp             ) [ 0000111111110]
sel_tmp3                        (icmp             ) [ 0000111111110]
tmp_s                           (select           ) [ 0000000000000]
tmp_80                          (select           ) [ 0000000000000]
locy_1_t                        (sub              ) [ 0000000000000]
sel_tmp4                        (icmp             ) [ 0000111111110]
sel_tmp7                        (icmp             ) [ 0000111111110]
tmp_81                          (select           ) [ 0000000000000]
tmp_82                          (select           ) [ 0000000000000]
locy_2_t                        (sub              ) [ 0000111111110]
brmerge                         (or               ) [ 0000111111110]
stg_110                         (br               ) [ 0011111111111]
p_025_0_i_i                     (phi              ) [ 0000100000110]
tmp_18_cast                     (zext             ) [ 0000000000000]
tmp_19                          (icmp             ) [ 0011111111111]
j_V                             (add              ) [ 0011111111111]
stg_115                         (br               ) [ 0000000000000]
tmp_116                         (partselect       ) [ 0000000000000]
icmp2                           (icmp             ) [ 0000000000000]
or_cond219_i_i                  (and              ) [ 0000111111110]
ImagLoc_x                       (add              ) [ 0000000000000]
tmp_117                         (trunc            ) [ 0000110000000]
tmp_118                         (trunc            ) [ 0000000000000]
tmp_119                         (bitselect        ) [ 0000000000000]
rev2                            (xor              ) [ 0000000000000]
tmp_i                           (icmp             ) [ 0000111100000]
or_cond_i                       (and              ) [ 0000110000000]
tmp_120                         (bitselect        ) [ 0011111111111]
stg_127                         (br               ) [ 0000000000000]
stg_128                         (br               ) [ 0000000000000]
stg_129                         (switch           ) [ 0000000000000]
tmp_26                          (icmp             ) [ 0000000000000]
or_cond2                        (and              ) [ 0011111111111]
stg_132                         (br               ) [ 0000000000000]
stg_133                         (br               ) [ 0000000000000]
stg_134                         (br               ) [ 0000000000000]
tmp_29                          (icmp             ) [ 0011111111111]
stg_136                         (br               ) [ 0000000000000]
col_assign                      (add              ) [ 0000111000000]
stg_138                         (switch           ) [ 0000000000000]
p_assign                        (select           ) [ 0000000000000]
p_assign_1_i                    (select           ) [ 0000000000000]
tmp_121                         (trunc            ) [ 0000000000000]
tmp_69                          (zext             ) [ 0000000000000]
k_buf_0_val_0_addr              (getelementptr    ) [ 0000101000000]
k_buf_0_val_1_addr              (getelementptr    ) [ 0000101000000]
k_buf_0_val_2_addr              (getelementptr    ) [ 0000101000000]
stg_149                         (br               ) [ 0000000000000]
stg_150                         (br               ) [ 0000000000000]
stg_151                         (br               ) [ 0000000000000]
col_assign_1                    (add              ) [ 0011111111111]
stg_153                         (br               ) [ 0000000000000]
stg_154                         (br               ) [ 0000000000000]
stg_155                         (br               ) [ 0000000000000]
stg_156                         (br               ) [ 0000000000000]
stg_157                         (br               ) [ 0000000000000]
src_kernel_win_0_val_2_1_9      (load             ) [ 0000000000000]
stg_159                         (specloopname     ) [ 0000000000000]
tmp_45                          (specregionbegin  ) [ 0000100111000]
stg_161                         (specpipeline     ) [ 0000000000000]
stg_162                         (specloopname     ) [ 0000000000000]
right_border_buf_0_val_2_0      (load             ) [ 0000100100000]
stg_164                         (store            ) [ 0000000000000]
right_border_buf_0_val_1_0      (load             ) [ 0000100100000]
src_kernel_win_0_val_2_0        (load             ) [ 0000100100000]
stg_167                         (store            ) [ 0000000000000]
stg_168                         (store            ) [ 0000000000000]
stg_169                         (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_7      (load             ) [ 0000000000000]
stg_171                         (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_6      (load             ) [ 0000000000000]
stg_173                         (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_5      (load             ) [ 0000000000000]
stg_175                         (store            ) [ 0000000000000]
stg_176                         (store            ) [ 0000000000000]
stg_177                         (store            ) [ 0000000000000]
stg_178                         (br               ) [ 0000000000000]
stg_179                         (store            ) [ 0000000000000]
stg_180                         (br               ) [ 0000000000000]
stg_181                         (store            ) [ 0000000000000]
stg_182                         (br               ) [ 0000000000000]
right_border_buf_0_val_1_2_s    (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_1_54 (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_2_55 (load             ) [ 0000000000000]
stg_186                         (store            ) [ 0000000000000]
sel_tmp1                        (icmp             ) [ 0000000000000]
right_border_buf_0_val_1_2_3    (select           ) [ 0000000000000]
sel_tmp5                        (icmp             ) [ 0000000000000]
right_border_buf_0_val_1_2_4    (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_5    (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_6    (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_8    (select           ) [ 0000000000000]
stg_194                         (store            ) [ 0000000000000]
stg_195                         (switch           ) [ 0000000000000]
stg_196                         (store            ) [ 0000000000000]
stg_197                         (store            ) [ 0000000000000]
stg_198                         (store            ) [ 0000000000000]
stg_199                         (store            ) [ 0000000000000]
stg_200                         (br               ) [ 0000000000000]
stg_201                         (store            ) [ 0000000000000]
stg_202                         (store            ) [ 0000000000000]
stg_203                         (store            ) [ 0000000000000]
stg_204                         (store            ) [ 0000000000000]
stg_205                         (br               ) [ 0000000000000]
stg_206                         (store            ) [ 0000000000000]
stg_207                         (store            ) [ 0000000000000]
stg_208                         (store            ) [ 0000000000000]
stg_209                         (store            ) [ 0000000000000]
stg_210                         (br               ) [ 0000000000000]
stg_211                         (store            ) [ 0000000000000]
stg_212                         (store            ) [ 0000000000000]
stg_213                         (br               ) [ 0000000000000]
tmp_123                         (read             ) [ 0000000000000]
stg_215                         (store            ) [ 0000000000000]
stg_216                         (store            ) [ 0000000000000]
stg_217                         (br               ) [ 0000000000000]
src_kernel_win_0_val_2_2_lo     (load             ) [ 0000000000000]
tmp_128_0_1                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_0_1      (select           ) [ 0000100100000]
stg_221                         (store            ) [ 0000000000000]
src_kernel_win_0_val_0_1_6      (load             ) [ 0000100011100]
src_kernel_win_0_val_1_1_6      (load             ) [ 0000100010000]
stg_224                         (speclooptripcount) [ 0000000000000]
sel_tmp9                        (select           ) [ 0000000000000]
src_kernel_win_0_val_0_0        (select           ) [ 0000000000000]
sel_tmp6                        (select           ) [ 0000000000000]
src_kernel_win_0_val_1_0        (select           ) [ 0000000000000]
stg_229                         (store            ) [ 0000000000000]
stg_230                         (store            ) [ 0000000000000]
stg_231                         (store            ) [ 0000000000000]
stg_232                         (store            ) [ 0000000000000]
stg_233                         (store            ) [ 0000000000000]
stg_234                         (store            ) [ 0000000000000]
col_buf_0_val_0_0_3_load        (load             ) [ 0000000000000]
col_buf_0_val_0_0_5_load        (load             ) [ 0000000000000]
col_buf_0_val_0_0_6_load        (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_3_56 (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_4_57 (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_5_58 (load             ) [ 0000000000000]
sel_tmp                         (icmp             ) [ 0000000000000]
col_buf_0_val_0_0_2             (select           ) [ 0000000000000]
sel_tmp2                        (icmp             ) [ 0000000000000]
col_buf_0_val_0_0_9             (select           ) [ 0000000000000]
right_border_buf_0_val_1_2      (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_11   (select           ) [ 0000000000000]
stg_247                         (switch           ) [ 0000000000000]
stg_248                         (store            ) [ 0000000000000]
stg_249                         (store            ) [ 0000000000000]
stg_250                         (store            ) [ 0000000000000]
stg_251                         (store            ) [ 0000000000000]
stg_252                         (store            ) [ 0000000000000]
stg_253                         (store            ) [ 0000000000000]
stg_254                         (store            ) [ 0000000000000]
stg_255                         (store            ) [ 0000000000000]
stg_256                         (store            ) [ 0000000000000]
stg_257                         (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_lo     (load             ) [ 0000000000000]
src_kernel_win_0_val_1_2_lo     (load             ) [ 0000100010000]
tmp_128_0_2                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_0_2      (select           ) [ 0000100010000]
tmp_128_1                       (icmp             ) [ 0000100010000]
stg_263                         (store            ) [ 0000000000000]
src_kernel_win_0_val_0_1_lo     (load             ) [ 0000100001110]
src_kernel_win_0_val_1_1_lo     (load             ) [ 0000100001000]
temp_0_i_i_i_057_i_i_1_1        (select           ) [ 0000000000000]
tmp_128_1_1                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_1_1      (select           ) [ 0000100001000]
src_kernel_win_0_val_0_2_lo     (load             ) [ 0000100000100]
tmp_128_1_2                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_1_2      (select           ) [ 0000100000100]
tmp_128_2                       (icmp             ) [ 0000100000100]
empty                           (specregionend    ) [ 0000000000000]
stg_274                         (store            ) [ 0000000000000]
stg_275                         (br               ) [ 0011111111111]
temp_0_i_i_i_057_i_i_1_2        (select           ) [ 0000000000000]
tmp_128_2_1                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_2_1      (select           ) [ 0000100000010]
tmp_128_2_2                     (icmp             ) [ 0000000000000]
tmp_34                          (select           ) [ 0000000000000]
stg_281                         (write            ) [ 0000000000000]
stg_282                         (br               ) [ 0000000000000]
empty_59                        (specregionend    ) [ 0000000000000]
stg_284                         (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str160"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str156"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str157"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1835"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="src_kernel_win_0_val_0_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_kernel_win_0_val_0_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="col_buf_0_val_0_0_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_kernel_win_0_val_2_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_kernel_win_0_val_1_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_kernel_win_0_val_1_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="col_buf_0_val_0_0_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="src_kernel_win_0_val_2_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="col_buf_0_val_0_0_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="right_border_buf_0_val_1_2_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="right_border_buf_0_val_1_2_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="right_border_buf_0_val_1_2_7_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_buf_0_val_0_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_buf_0_val_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_buf_0_val_2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="right_border_buf_0_val_0_0_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="right_border_buf_0_val_0_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_val_0_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="col_buf_0_val_0_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_src_cols_V_read_3_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_src_rows_V_read_3_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_123_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_123/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="stg_281_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_281/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_buf_0_val_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_0_addr/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="3" bw="11" slack="1"/>
<pin id="249" dir="0" index="4" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_2_0/5 stg_215/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_0_val_1_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_1_addr/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="3" bw="11" slack="1"/>
<pin id="245" dir="0" index="4" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_1_0/5 stg_194/6 stg_212/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_buf_0_val_2_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_2_addr/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="3" bw="11" slack="1"/>
<pin id="241" dir="0" index="4" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_0_val_2_0/5 stg_186/6 stg_211/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_012_0_i_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_012_0_i_i_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i_i/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="p_025_0_i_i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_025_0_i_i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i_i/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="5"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_169/6 stg_176/6 stg_216/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="5"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_196/6 stg_201/6 stg_206/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="5"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_197/6 stg_202/6 stg_207/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="5"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_198/6 stg_203/6 stg_208/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="6"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_229/7 stg_231/7 stg_233/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="6"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_230/7 stg_232/7 stg_234/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="6"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_248/7 stg_250/7 stg_252/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="6"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/7 stg_251/7 stg_253/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="0" index="1" bw="8" slack="6"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_254/7 stg_256/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="0" index="1" bw="8" slack="6"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_255/7 stg_257/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_100_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="0"/>
<pin id="322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="heightloop_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="widthloop_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_14_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_101_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_neg226_i_i_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg226_i_i_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="ref_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ref/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ref_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ref_cast/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_102_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_i1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_15_cast_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_16_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_17_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="ImagLoc_y_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_y/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_23_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_103_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_25_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="11" slack="1"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_cond_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_104_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_i_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="0" index="2" bw="11" slack="1"/>
<pin id="454" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_105_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_i5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="0" index="1" bw="12" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i5/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_106_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_107_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_108_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="0" index="2" bw="2" slack="0"/>
<pin id="477" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_108/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="y_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_109_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="12" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="rev_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_i1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="1"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_cond_i1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_110_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="12" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_111_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_111/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_112_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_112/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="y_1_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_113_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="12" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_113/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="rev1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_i2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_cond_i2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_114_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="12" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_114/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_115_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="0"/>
<pin id="569" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="locy_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="1"/>
<pin id="573" dir="0" index="1" bw="2" slack="1"/>
<pin id="574" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sel_tmp8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="1"/>
<pin id="577" dir="0" index="1" bw="2" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sel_tmp3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_s_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="2" slack="2"/>
<pin id="589" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_80_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="2" slack="1"/>
<pin id="594" dir="0" index="2" bw="2" slack="0"/>
<pin id="595" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_80/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="locy_1_t_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="1"/>
<pin id="599" dir="0" index="1" bw="2" slack="0"/>
<pin id="600" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_1_t/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sel_tmp4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sel_tmp7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_81_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="0" index="2" bw="2" slack="2"/>
<pin id="617" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_82_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="2" slack="1"/>
<pin id="622" dir="0" index="2" bw="2" slack="0"/>
<pin id="623" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="locy_2_t_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2_t/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="brmerge_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="1" slack="1"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_18_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_19_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="0"/>
<pin id="640" dir="0" index="1" bw="11" slack="3"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="j_V_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_116_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="11" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="0" index="3" bw="5" slack="0"/>
<pin id="654" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="or_cond219_i_i_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="2"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond219_i_i/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="ImagLoc_x_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_117_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_118_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="0"/>
<pin id="682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_119_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="12" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="rev2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="3"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="or_cond_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_120_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="12" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_26_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="or_cond2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_29_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="11" slack="3"/>
<pin id="732" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="col_assign_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="3"/>
<pin id="737" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_assign_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="11" slack="4"/>
<pin id="743" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_assign_1_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="11" slack="1"/>
<pin id="748" dir="0" index="2" bw="11" slack="0"/>
<pin id="749" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_121_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_69_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="col_assign_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="2" slack="4"/>
<pin id="765" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="src_kernel_win_0_val_2_1_9_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="5"/>
<pin id="769" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_9/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="stg_164_store_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="5"/>
<pin id="773" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_164/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="stg_167_store_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="5"/>
<pin id="778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_167/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="stg_168_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="5"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_168/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="src_kernel_win_0_val_2_1_7_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="5"/>
<pin id="787" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_7/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="stg_171_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="5"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="src_kernel_win_0_val_2_1_6_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="5"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_6/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="stg_173_store_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="5"/>
<pin id="799" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="src_kernel_win_0_val_2_1_5_load_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="5"/>
<pin id="803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_5/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="stg_175_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="5"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_175/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="stg_177_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="5"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_177/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="stg_179_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="5"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_179/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="stg_181_store_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="5"/>
<pin id="822" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_181/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="right_border_buf_0_val_1_2_s_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="5"/>
<pin id="826" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_s/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="right_border_buf_0_val_1_2_1_54_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="5"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_1_54/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="right_border_buf_0_val_1_2_2_55_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="5"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_2_55/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sel_tmp1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="2"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="right_border_buf_0_val_1_2_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="0" index="2" bw="8" slack="0"/>
<pin id="842" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_3/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sel_tmp5_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="2"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="right_border_buf_0_val_1_2_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="0" index="2" bw="8" slack="0"/>
<pin id="855" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_4/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="right_border_buf_0_val_1_2_5_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_5/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="right_border_buf_0_val_1_2_6_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="0" index="2" bw="8" slack="0"/>
<pin id="872" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_6/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="right_border_buf_0_val_1_2_8_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_8/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="stg_199_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="5"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_199/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="stg_204_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="5"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_204/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="stg_209_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="5"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_209/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="src_kernel_win_0_val_2_2_lo_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="5"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_lo/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_128_0_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_1/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="temp_0_i_i_i_057_i_i_1_0_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="0" index="2" bw="8" slack="0"/>
<pin id="914" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_1/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="stg_221_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="5"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_221/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="src_kernel_win_0_val_0_1_6_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="6"/>
<pin id="925" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_6/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="src_kernel_win_0_val_1_1_6_load_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="6"/>
<pin id="928" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_6/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sel_tmp9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="4"/>
<pin id="931" dir="0" index="1" bw="8" slack="1"/>
<pin id="932" dir="0" index="2" bw="8" slack="1"/>
<pin id="933" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="src_kernel_win_0_val_0_0_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="4"/>
<pin id="936" dir="0" index="1" bw="8" slack="1"/>
<pin id="937" dir="0" index="2" bw="8" slack="0"/>
<pin id="938" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sel_tmp6_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="4"/>
<pin id="943" dir="0" index="1" bw="8" slack="1"/>
<pin id="944" dir="0" index="2" bw="8" slack="1"/>
<pin id="945" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="src_kernel_win_0_val_1_0_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="4"/>
<pin id="948" dir="0" index="1" bw="8" slack="1"/>
<pin id="949" dir="0" index="2" bw="8" slack="0"/>
<pin id="950" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="col_buf_0_val_0_0_3_load_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="6"/>
<pin id="955" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_3_load/7 "/>
</bind>
</comp>

<comp id="956" class="1004" name="col_buf_0_val_0_0_5_load_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="6"/>
<pin id="958" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_5_load/7 "/>
</bind>
</comp>

<comp id="959" class="1004" name="col_buf_0_val_0_0_6_load_load_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="6"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_6_load/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="right_border_buf_0_val_1_2_3_56_load_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="6"/>
<pin id="964" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_3_56/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="right_border_buf_0_val_1_2_4_57_load_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="6"/>
<pin id="967" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_4_57/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="right_border_buf_0_val_1_2_5_58_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="6"/>
<pin id="970" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_5_58/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sel_tmp_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="2"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="col_buf_0_val_0_0_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="8" slack="0"/>
<pin id="980" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_2/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sel_tmp2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="2"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="989" class="1004" name="col_buf_0_val_0_0_9_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_9/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="right_border_buf_0_val_1_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="8" slack="0"/>
<pin id="1001" dir="0" index="2" bw="8" slack="0"/>
<pin id="1002" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="right_border_buf_0_val_1_2_11_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="0" index="2" bw="8" slack="0"/>
<pin id="1010" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_11/7 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="6"/>
<pin id="1017" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="src_kernel_win_0_val_1_2_lo_load_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="6"/>
<pin id="1020" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_2_lo/7 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_128_0_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="1"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_2/7 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="temp_0_i_i_i_057_i_i_1_0_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="8" slack="1"/>
<pin id="1030" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_2/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_128_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_1/7 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="stg_263_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="8" slack="6"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_263/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="7"/>
<pin id="1046" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/8 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="7"/>
<pin id="1049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/8 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="temp_0_i_i_i_057_i_i_1_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="0" index="1" bw="8" slack="1"/>
<pin id="1053" dir="0" index="2" bw="8" slack="1"/>
<pin id="1054" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1/8 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_128_1_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="1"/>
<pin id="1057" dir="0" index="1" bw="8" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_1_1/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="temp_0_i_i_i_057_i_i_1_1_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="1"/>
<pin id="1063" dir="0" index="2" bw="8" slack="0"/>
<pin id="1064" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_1/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="src_kernel_win_0_val_0_2_lo_load_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="8"/>
<pin id="1069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_2_lo/9 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_128_1_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="0" index="1" bw="8" slack="1"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_1_2/9 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="temp_0_i_i_i_057_i_i_1_1_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="1"/>
<pin id="1077" dir="0" index="2" bw="8" slack="1"/>
<pin id="1078" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_2/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_128_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_2/9 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="stg_274_store_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="2"/>
<pin id="1088" dir="0" index="1" bw="8" slack="8"/>
<pin id="1089" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_274/9 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="temp_0_i_i_i_057_i_i_1_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="0" index="1" bw="8" slack="1"/>
<pin id="1093" dir="0" index="2" bw="8" slack="1"/>
<pin id="1094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_128_2_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="3"/>
<pin id="1097" dir="0" index="1" bw="8" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_2_1/10 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="temp_0_i_i_i_057_i_i_1_2_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="8" slack="3"/>
<pin id="1103" dir="0" index="2" bw="8" slack="0"/>
<pin id="1104" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_1/10 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_128_2_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="3"/>
<pin id="1109" dir="0" index="1" bw="8" slack="1"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_2_2/11 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_34_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="8" slack="3"/>
<pin id="1114" dir="0" index="2" bw="8" slack="1"/>
<pin id="1115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="src_kernel_win_0_val_0_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="6"/>
<pin id="1120" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="src_kernel_win_0_val_0_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="8"/>
<pin id="1129" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_2 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="col_buf_0_val_0_0_3_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="5"/>
<pin id="1135" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_3 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="src_kernel_win_0_val_2_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="5"/>
<pin id="1141" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="src_kernel_win_0_val_1_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="6"/>
<pin id="1153" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="src_kernel_win_0_val_1_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="6"/>
<pin id="1162" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_2 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="col_buf_0_val_0_0_5_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="5"/>
<pin id="1168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_5 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="src_kernel_win_0_val_2_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="5"/>
<pin id="1174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="col_buf_0_val_0_0_6_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="5"/>
<pin id="1180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_6 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="right_border_buf_0_val_1_2_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="5"/>
<pin id="1186" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="right_border_buf_0_val_1_2_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="5"/>
<pin id="1193" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="right_border_buf_0_val_1_2_7_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="5"/>
<pin id="1200" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_7 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="p_src_cols_V_read_3_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="12" slack="3"/>
<pin id="1207" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="p_src_rows_V_read_3_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="12" slack="1"/>
<pin id="1212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_3 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="right_border_buf_0_val_0_0_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="5"/>
<pin id="1219" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="right_border_buf_0_val_0_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="5"/>
<pin id="1225" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="right_border_buf_0_val_0_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="5"/>
<pin id="1231" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="col_buf_0_val_0_0_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="5"/>
<pin id="1237" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="heightloop_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="11" slack="1"/>
<pin id="1242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="1245" class="1005" name="widthloop_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="3"/>
<pin id="1247" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_14_cast_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="12" slack="3"/>
<pin id="1252" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1255" class="1005" name="p_neg226_i_i_cast_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="3"/>
<pin id="1257" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_neg226_i_i_cast "/>
</bind>
</comp>

<comp id="1261" class="1005" name="ref_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="11" slack="1"/>
<pin id="1263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ref "/>
</bind>
</comp>

<comp id="1267" class="1005" name="ref_cast_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="12" slack="1"/>
<pin id="1269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ref_cast "/>
</bind>
</comp>

<comp id="1272" class="1005" name="tmp_2_i_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="11" slack="4"/>
<pin id="1274" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_2_i1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="2" slack="2"/>
<pin id="1279" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_i1 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="i_V_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="11" slack="0"/>
<pin id="1288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_17_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="2"/>
<pin id="1293" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_23_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="or_cond_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="1"/>
<pin id="1303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp_104_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="2"/>
<pin id="1308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_105_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="1"/>
<pin id="1312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_108_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="2" slack="1"/>
<pin id="1318" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="or_cond_i1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_110_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_111_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="2" slack="1"/>
<pin id="1334" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_112_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="2" slack="1"/>
<pin id="1339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="or_cond_i2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_114_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="1"/>
<pin id="1351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_115_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="2" slack="1"/>
<pin id="1356" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="sel_tmp8_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="4"/>
<pin id="1361" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="sel_tmp3_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="4"/>
<pin id="1366" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="sel_tmp4_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="4"/>
<pin id="1371" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="sel_tmp7_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="4"/>
<pin id="1376" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="locy_2_t_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="2" slack="1"/>
<pin id="1381" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="locy_2_t "/>
</bind>
</comp>

<comp id="1383" class="1005" name="brmerge_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_19_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="j_V_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="11" slack="0"/>
<pin id="1393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1396" class="1005" name="or_cond219_i_i_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="2"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond219_i_i "/>
</bind>
</comp>

<comp id="1400" class="1005" name="tmp_117_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="11" slack="1"/>
<pin id="1402" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="tmp_i_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1409" class="1005" name="or_cond_i_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="1"/>
<pin id="1411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_120_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="or_cond2_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_29_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="2"/>
<pin id="1425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="col_assign_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="2"/>
<pin id="1429" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_assign "/>
</bind>
</comp>

<comp id="1433" class="1005" name="k_buf_0_val_0_addr_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="11" slack="1"/>
<pin id="1435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_0_addr "/>
</bind>
</comp>

<comp id="1439" class="1005" name="k_buf_0_val_1_addr_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="11" slack="1"/>
<pin id="1441" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_1_addr "/>
</bind>
</comp>

<comp id="1445" class="1005" name="k_buf_0_val_2_addr_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="11" slack="1"/>
<pin id="1447" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_2_addr "/>
</bind>
</comp>

<comp id="1451" class="1005" name="col_assign_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="2" slack="1"/>
<pin id="1453" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_assign_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="right_border_buf_0_val_2_0_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="1"/>
<pin id="1459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="right_border_buf_0_val_1_0_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="src_kernel_win_0_val_2_0_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="1"/>
<pin id="1473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_0 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="temp_0_i_i_i_057_i_i_1_0_1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="1"/>
<pin id="1479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_0_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="src_kernel_win_0_val_0_1_6_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="2"/>
<pin id="1485" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_6 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="src_kernel_win_0_val_1_1_6_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="8" slack="1"/>
<pin id="1492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_6 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="src_kernel_win_0_val_1_2_lo_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_2_lo "/>
</bind>
</comp>

<comp id="1501" class="1005" name="temp_0_i_i_i_057_i_i_1_0_2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="8" slack="1"/>
<pin id="1503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_0_2 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="tmp_128_1_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_1 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="src_kernel_win_0_val_0_1_lo_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="3"/>
<pin id="1513" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_lo "/>
</bind>
</comp>

<comp id="1517" class="1005" name="src_kernel_win_0_val_1_1_lo_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="1"/>
<pin id="1519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_lo "/>
</bind>
</comp>

<comp id="1523" class="1005" name="temp_0_i_i_i_057_i_i_1_1_1_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="1"/>
<pin id="1525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_1_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="src_kernel_win_0_val_0_2_lo_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="8" slack="1"/>
<pin id="1531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_2_lo "/>
</bind>
</comp>

<comp id="1534" class="1005" name="temp_0_i_i_i_057_i_i_1_1_2_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="8" slack="1"/>
<pin id="1536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_1_2 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_128_2_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_2 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="temp_0_i_i_i_057_i_i_1_2_1_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="8" slack="1"/>
<pin id="1546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="104" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="224" pin="2"/><net_sink comp="235" pin=4"/></net>

<net id="247"><net_src comp="213" pin="2"/><net_sink comp="224" pin=4"/></net>

<net id="251"><net_src comp="194" pin="2"/><net_sink comp="213" pin=4"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="235" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="319"><net_src comp="188" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="182" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="320" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="320" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="182" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="316" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="320" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="188" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="256" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="256" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="256" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="256" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="382" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="403" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="403" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="425" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="403" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="431" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="403" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="403" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="382" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="481" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="495" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="481" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="481" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="450" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="382" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="74" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="528" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="68" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="528" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="66" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="528" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="591" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="597" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="80" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="82" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="619" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="267" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="267" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="267" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="54" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="84" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="267" pin="4"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="64" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="86" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="663"><net_src comp="649" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="88" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="634" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="670" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="68" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="670" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="72" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="670" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="692" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="68" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="670" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="66" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="267" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="46" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="698" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="670" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="680" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="46" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="745" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="766"><net_src comp="751" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="774"><net_src comp="213" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="224" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="213" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="235" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="235" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="235" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="837"><net_src comp="80" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="830" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="224" pin="2"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="82" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="830" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="838" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="851" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="865"><net_src comp="833" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="224" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="827" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="846" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="827" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="860" pin="3"/><net_sink comp="868" pin=2"/></net>

<net id="876"><net_src comp="868" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="882"><net_src comp="846" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="224" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="824" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="885"><net_src comp="877" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="890"><net_src comp="213" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="213" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="213" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="908"><net_src comp="767" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="767" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="901" pin="1"/><net_sink comp="910" pin=2"/></net>

<net id="922"><net_src comp="767" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="939"><net_src comp="929" pin="3"/><net_sink comp="934" pin=2"/></net>

<net id="940"><net_src comp="934" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="951"><net_src comp="941" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="952"><net_src comp="946" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="975"><net_src comp="80" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="956" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="953" pin="1"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="82" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="959" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="976" pin="3"/><net_sink comp="989" pin=2"/></net>

<net id="997"><net_src comp="989" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="1003"><net_src comp="971" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="965" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="968" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1011"><net_src comp="984" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="962" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1014"><net_src comp="1006" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="1025"><net_src comp="1015" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1015" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="1018" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1026" pin="3"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="926" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1059"><net_src comp="1050" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="1055" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1050" pin="3"/><net_sink comp="1060" pin=2"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1084"><net_src comp="1067" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1099"><net_src comp="1090" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1090" pin="3"/><net_sink comp="1100" pin=2"/></net>

<net id="1116"><net_src comp="1107" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="1121"><net_src comp="106" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1126"><net_src comp="1118" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1130"><net_src comp="110" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1136"><net_src comp="114" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1142"><net_src comp="118" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1145"><net_src comp="1139" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1147"><net_src comp="1139" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1148"><net_src comp="1139" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1150"><net_src comp="1139" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1154"><net_src comp="122" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1159"><net_src comp="1151" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1163"><net_src comp="126" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1169"><net_src comp="130" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1175"><net_src comp="134" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1181"><net_src comp="138" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1187"><net_src comp="142" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1194"><net_src comp="146" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1201"><net_src comp="150" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1208"><net_src comp="182" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1213"><net_src comp="188" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1220"><net_src comp="166" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1226"><net_src comp="170" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1232"><net_src comp="174" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1238"><net_src comp="178" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1243"><net_src comp="324" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1248"><net_src comp="330" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1253"><net_src comp="342" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1258"><net_src comp="350" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1264"><net_src comp="356" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1270"><net_src comp="362" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1275"><net_src comp="366" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="1280"><net_src comp="376" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1289"><net_src comp="391" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1294"><net_src comp="397" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1299"><net_src comp="409" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1304"><net_src comp="436" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1309"><net_src comp="442" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="457" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1319"><net_src comp="473" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1325"><net_src comp="506" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1330"><net_src comp="512" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1335"><net_src comp="520" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1340"><net_src comp="524" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1343"><net_src comp="1337" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1347"><net_src comp="553" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1352"><net_src comp="559" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1357"><net_src comp="567" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1362"><net_src comp="575" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1367"><net_src comp="579" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1372"><net_src comp="602" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1377"><net_src comp="607" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1382"><net_src comp="625" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="630" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="638" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="643" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1399"><net_src comp="665" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="676" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1408"><net_src comp="698" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="703" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1417"><net_src comp="709" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1422"><net_src comp="723" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="729" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="734" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1436"><net_src comp="207" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1442"><net_src comp="218" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="224" pin=3"/></net>

<net id="1448"><net_src comp="229" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="1454"><net_src comp="762" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1460"><net_src comp="213" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1467"><net_src comp="224" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1470"><net_src comp="1464" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1474"><net_src comp="235" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="1480"><net_src comp="910" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="1486"><net_src comp="923" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1489"><net_src comp="1483" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1493"><net_src comp="926" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1499"><net_src comp="1018" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1504"><net_src comp="1026" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1050" pin=2"/></net>

<net id="1509"><net_src comp="1033" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1514"><net_src comp="1044" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1520"><net_src comp="1047" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1526"><net_src comp="1060" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1532"><net_src comp="1067" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1537"><net_src comp="1074" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1542"><net_src comp="1080" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1547"><net_src comp="1100" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="1111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {11 }
  - Chain level:
	State 1
		rend_i_i_i : 1
		rend_i244_i_i : 1
		rend_i246_i_i : 1
		heightloop : 1
		widthloop : 1
		tmp_14 : 1
		tmp_14_cast : 2
		p_neg226_i_i_cast : 1
		ref : 1
		ref_cast : 2
		tmp_2_i : 1
		tmp_2_i1 : 1
	State 2
		tmp_15_cast_cast : 1
		tmp_16 : 1
		i_V : 1
		stg_65 : 2
		tmp_17 : 1
		ImagLoc_y : 2
		tmp_23 : 3
		tmp_103 : 3
		icmp : 4
		tmp_25 : 3
		or_cond : 5
		tmp_104 : 3
		p_i_i : 4
		tmp_105 : 5
		tmp_i5 : 3
		tmp_106 : 3
		tmp_108 : 4
		y_1 : 2
		tmp_109 : 3
		rev : 4
		tmp_i1 : 3
		or_cond_i1 : 4
		tmp_110 : 3
		tmp_111 : 3
		tmp_112 : 5
		y_1_1 : 2
		tmp_113 : 3
		rev1 : 4
		tmp_i2 : 3
		or_cond_i2 : 4
		tmp_114 : 3
		tmp_115 : 3
	State 3
		sel_tmp3 : 1
		tmp_80 : 1
		locy_1_t : 2
		sel_tmp4 : 2
		sel_tmp7 : 3
		tmp_82 : 1
		locy_2_t : 2
	State 4
		tmp_18_cast : 1
		tmp_19 : 1
		j_V : 1
		stg_115 : 2
		tmp_116 : 1
		icmp2 : 2
		or_cond219_i_i : 3
		ImagLoc_x : 2
		tmp_117 : 3
		tmp_118 : 3
		tmp_119 : 3
		rev2 : 4
		tmp_i : 3
		or_cond_i : 4
		tmp_120 : 3
		tmp_26 : 1
		or_cond2 : 4
		stg_132 : 4
		stg_133 : 4
		stg_134 : 4
		tmp_29 : 3
		stg_136 : 4
		col_assign : 4
		stg_138 : 5
	State 5
		p_assign_1_i : 1
		tmp_121 : 2
		tmp_69 : 2
		k_buf_0_val_0_addr : 3
		right_border_buf_0_val_2_0 : 4
		k_buf_0_val_1_addr : 3
		right_border_buf_0_val_1_0 : 4
		k_buf_0_val_2_addr : 3
		src_kernel_win_0_val_2_0 : 4
		col_assign_1 : 3
	State 6
		stg_164 : 1
		stg_167 : 1
		stg_168 : 1
		stg_169 : 1
		stg_171 : 1
		stg_173 : 1
		stg_175 : 1
		stg_176 : 1
		stg_177 : 1
		stg_179 : 1
		stg_181 : 1
		stg_186 : 1
		right_border_buf_0_val_1_2_3 : 1
		right_border_buf_0_val_1_2_4 : 2
		right_border_buf_0_val_1_2_5 : 1
		right_border_buf_0_val_1_2_6 : 2
		right_border_buf_0_val_1_2_8 : 1
		stg_194 : 1
		stg_196 : 3
		stg_197 : 3
		stg_198 : 2
		stg_199 : 1
		stg_201 : 3
		stg_202 : 3
		stg_203 : 2
		stg_204 : 1
		stg_206 : 3
		stg_207 : 3
		stg_208 : 2
		stg_209 : 1
		stg_211 : 1
		stg_212 : 1
		stg_216 : 1
		tmp_128_0_1 : 1
		temp_0_i_i_i_057_i_i_1_0_1 : 2
		stg_221 : 1
	State 7
		src_kernel_win_0_val_0_0 : 1
		src_kernel_win_0_val_1_0 : 1
		stg_229 : 2
		stg_230 : 2
		stg_231 : 2
		stg_232 : 2
		stg_233 : 2
		stg_234 : 2
		col_buf_0_val_0_0_2 : 1
		col_buf_0_val_0_0_9 : 2
		right_border_buf_0_val_1_2 : 1
		right_border_buf_0_val_1_2_11 : 2
		stg_248 : 3
		stg_249 : 3
		stg_250 : 3
		stg_251 : 3
		stg_252 : 3
		stg_253 : 3
		tmp_128_0_2 : 1
		temp_0_i_i_i_057_i_i_1_0_2 : 2
		tmp_128_1 : 3
		stg_263 : 1
	State 8
		tmp_128_1_1 : 1
		temp_0_i_i_i_057_i_i_1_1_1 : 2
	State 9
		temp_0_i_i_i_057_i_i_1_1_2 : 1
		tmp_128_2 : 2
	State 10
		tmp_128_2_1 : 1
		temp_0_i_i_i_057_i_i_1_2_1 : 2
	State 11
		tmp_34 : 1
		stg_281 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |             tmp_16_fu_386             |    0    |    13   |
|          |             tmp_17_fu_397             |    0    |    13   |
|          |             tmp_23_fu_409             |    0    |    14   |
|          |              icmp_fu_425              |    0    |    13   |
|          |             tmp_25_fu_431             |    0    |    14   |
|          |             tmp_i5_fu_461             |    0    |    14   |
|          |             tmp_i1_fu_501             |    0    |    14   |
|          |             tmp_i2_fu_548             |    0    |    14   |
|          |            sel_tmp8_fu_575            |    0    |    2    |
|          |            sel_tmp3_fu_579            |    0    |    2    |
|          |            sel_tmp4_fu_602            |    0    |    2    |
|          |            sel_tmp7_fu_607            |    0    |    2    |
|          |             tmp_19_fu_638             |    0    |    13   |
|          |              icmp2_fu_659             |    0    |    11   |
|   icmp   |              tmp_i_fu_698             |    0    |    14   |
|          |             tmp_26_fu_717             |    0    |    13   |
|          |             tmp_29_fu_729             |    0    |    14   |
|          |            sel_tmp1_fu_833            |    0    |    2    |
|          |            sel_tmp5_fu_846            |    0    |    2    |
|          |           tmp_128_0_1_fu_904          |    0    |    8    |
|          |             sel_tmp_fu_971            |    0    |    2    |
|          |            sel_tmp2_fu_984            |    0    |    2    |
|          |          tmp_128_0_2_fu_1021          |    0    |    8    |
|          |           tmp_128_1_fu_1033           |    0    |    8    |
|          |          tmp_128_1_1_fu_1055          |    0    |    8    |
|          |          tmp_128_1_2_fu_1070          |    0    |    8    |
|          |           tmp_128_2_fu_1080           |    0    |    8    |
|          |          tmp_128_2_1_fu_1095          |    0    |    8    |
|          |          tmp_128_2_2_fu_1107          |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |              p_i_i_fu_450             |    0    |    11   |
|          |             tmp_108_fu_473            |    0    |    2    |
|          |              tmp_s_fu_585             |    0    |    2    |
|          |             tmp_80_fu_591             |    0    |    2    |
|          |             tmp_81_fu_613             |    0    |    2    |
|          |             tmp_82_fu_619             |    0    |    2    |
|          |            p_assign_fu_739            |    0    |    11   |
|          |          p_assign_1_i_fu_745          |    0    |    11   |
|          |  right_border_buf_0_val_1_2_3_fu_838  |    0    |    8    |
|          |  right_border_buf_0_val_1_2_4_fu_851  |    0    |    8    |
|          |  right_border_buf_0_val_1_2_5_fu_860  |    0    |    8    |
|          |  right_border_buf_0_val_1_2_6_fu_868  |    0    |    8    |
|          |  right_border_buf_0_val_1_2_8_fu_877  |    0    |    8    |
|          |   temp_0_i_i_i_057_i_i_1_0_1_fu_910   |    0    |    8    |
|  select  |            sel_tmp9_fu_929            |    0    |    8    |
|          |    src_kernel_win_0_val_0_0_fu_934    |    0    |    8    |
|          |            sel_tmp6_fu_941            |    0    |    8    |
|          |    src_kernel_win_0_val_1_0_fu_946    |    0    |    8    |
|          |       col_buf_0_val_0_0_2_fu_976      |    0    |    8    |
|          |       col_buf_0_val_0_0_9_fu_989      |    0    |    8    |
|          |   right_border_buf_0_val_1_2_fu_998   |    0    |    8    |
|          | right_border_buf_0_val_1_2_11_fu_1006 |    0    |    8    |
|          |   temp_0_i_i_i_057_i_i_1_0_2_fu_1026  |    0    |    8    |
|          |    temp_0_i_i_i_057_i_i_1_1_fu_1050   |    0    |    8    |
|          |   temp_0_i_i_i_057_i_i_1_1_1_fu_1060  |    0    |    8    |
|          |   temp_0_i_i_i_057_i_i_1_1_2_fu_1074  |    0    |    8    |
|          |    temp_0_i_i_i_057_i_i_1_2_fu_1090   |    0    |    8    |
|          |   temp_0_i_i_i_057_i_i_1_2_1_fu_1100  |    0    |    8    |
|          |             tmp_34_fu_1111            |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |           heightloop_fu_324           |    0    |    11   |
|          |            widthloop_fu_330           |    0    |    11   |
|          |             tmp_14_fu_336             |    0    |    11   |
|          |               ref_fu_356              |    0    |    11   |
|          |             tmp_2_i_fu_366            |    0    |    11   |
|          |            tmp_2_i1_fu_376            |    0    |    2    |
|    add   |               i_V_fu_391              |    0    |    11   |
|          |            ImagLoc_y_fu_403           |    0    |    11   |
|          |               y_1_fu_481              |    0    |    11   |
|          |              y_1_1_fu_528             |    0    |    11   |
|          |               j_V_fu_643              |    0    |    11   |
|          |            ImagLoc_x_fu_670           |    0    |    11   |
|          |           col_assign_fu_734           |    0    |    2    |
|          |          col_assign_1_fu_762          |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |             or_cond_fu_436            |    0    |    1    |
|          |           or_cond_i1_fu_506           |    0    |    1    |
|    and   |           or_cond_i2_fu_553           |    0    |    1    |
|          |         or_cond219_i_i_fu_665         |    0    |    1    |
|          |            or_cond_i_fu_703           |    0    |    1    |
|          |            or_cond2_fu_723            |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|          |              locy_fu_571              |    0    |    2    |
|    sub   |            locy_1_t_fu_597            |    0    |    2    |
|          |            locy_2_t_fu_625            |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |        p_neg226_i_i_cast_fu_350       |    0    |    2    |
|    xor   |               rev_fu_495              |    0    |    1    |
|          |              rev1_fu_542              |    0    |    1    |
|          |              rev2_fu_692              |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|    or    |             brmerge_fu_630            |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|          |    p_src_cols_V_read_3_read_fu_182    |    0    |    0    |
|   read   |    p_src_rows_V_read_3_read_fu_188    |    0    |    0    |
|          |          tmp_123_read_fu_194          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |          stg_281_write_fu_200         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               tmp_fu_316              |    0    |    0    |
|          |             tmp_100_fu_320            |    0    |    0    |
|          |             tmp_101_fu_346            |    0    |    0    |
|          |             tmp_102_fu_372            |    0    |    0    |
|          |             tmp_105_fu_457            |    0    |    0    |
|          |             tmp_106_fu_466            |    0    |    0    |
|   trunc  |             tmp_107_fu_470            |    0    |    0    |
|          |             tmp_111_fu_520            |    0    |    0    |
|          |             tmp_112_fu_524            |    0    |    0    |
|          |             tmp_115_fu_567            |    0    |    0    |
|          |             tmp_117_fu_676            |    0    |    0    |
|          |             tmp_118_fu_680            |    0    |    0    |
|          |             tmp_121_fu_751            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           tmp_14_cast_fu_342          |    0    |    0    |
|          |            ref_cast_fu_362            |    0    |    0    |
|   zext   |        tmp_15_cast_cast_fu_382        |    0    |    0    |
|          |           tmp_18_cast_fu_634          |    0    |    0    |
|          |             tmp_69_fu_755             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|             tmp_103_fu_415            |    0    |    0    |
|          |             tmp_116_fu_649            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_104_fu_442            |    0    |    0    |
|          |             tmp_109_fu_487            |    0    |    0    |
|          |             tmp_110_fu_512            |    0    |    0    |
| bitselect|             tmp_113_fu_534            |    0    |    0    |
|          |             tmp_114_fu_559            |    0    |    0    |
|          |             tmp_119_fu_684            |    0    |    0    |
|          |             tmp_120_fu_709            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   610   |
|----------|---------------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_0|    1   |    0   |    0   |
|k_buf_0_val_1|    1   |    0   |    0   |
|k_buf_0_val_2|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           brmerge_reg_1383          |    1   |
|        col_assign_1_reg_1451        |    2   |
|         col_assign_reg_1427         |    2   |
|     col_buf_0_val_0_0_3_reg_1133    |    8   |
|     col_buf_0_val_0_0_5_reg_1166    |    8   |
|     col_buf_0_val_0_0_6_reg_1178    |    8   |
|      col_buf_0_val_0_0_reg_1235     |    8   |
|         heightloop_reg_1240         |   11   |
|             i_V_reg_1286            |   11   |
|             j_V_reg_1391            |   11   |
|     k_buf_0_val_0_addr_reg_1433     |   11   |
|     k_buf_0_val_1_addr_reg_1439     |   11   |
|     k_buf_0_val_2_addr_reg_1445     |   11   |
|          locy_2_t_reg_1379          |    2   |
|       or_cond219_i_i_reg_1396       |    1   |
|          or_cond2_reg_1419          |    1   |
|         or_cond_i1_reg_1322         |    1   |
|         or_cond_i2_reg_1344         |    1   |
|          or_cond_i_reg_1409         |    1   |
|           or_cond_reg_1301          |    1   |
|         p_012_0_i_i_reg_252         |   11   |
|         p_025_0_i_i_reg_263         |   11   |
|      p_neg226_i_i_cast_reg_1255     |    2   |
|     p_src_cols_V_read_3_reg_1205    |   12   |
|     p_src_rows_V_read_3_reg_1210    |   12   |
|          ref_cast_reg_1267          |   12   |
|             ref_reg_1261            |   11   |
| right_border_buf_0_val_0_0_reg_1217 |    8   |
| right_border_buf_0_val_0_1_reg_1223 |    8   |
| right_border_buf_0_val_0_2_reg_1229 |    8   |
| right_border_buf_0_val_1_0_reg_1464 |    8   |
|right_border_buf_0_val_1_2_1_reg_1184|    8   |
|right_border_buf_0_val_1_2_2_reg_1191|    8   |
|right_border_buf_0_val_1_2_7_reg_1198|    8   |
| right_border_buf_0_val_2_0_reg_1457 |    8   |
|          sel_tmp3_reg_1364          |    1   |
|          sel_tmp4_reg_1369          |    1   |
|          sel_tmp7_reg_1374          |    1   |
|          sel_tmp8_reg_1359          |    1   |
| src_kernel_win_0_val_0_1_6_reg_1483 |    8   |
| src_kernel_win_0_val_0_1_lo_reg_1511|    8   |
|  src_kernel_win_0_val_0_1_reg_1118  |    8   |
| src_kernel_win_0_val_0_2_lo_reg_1529|    8   |
|  src_kernel_win_0_val_0_2_reg_1127  |    8   |
| src_kernel_win_0_val_1_1_6_reg_1490 |    8   |
| src_kernel_win_0_val_1_1_lo_reg_1517|    8   |
|  src_kernel_win_0_val_1_1_reg_1151  |    8   |
| src_kernel_win_0_val_1_2_lo_reg_1496|    8   |
|  src_kernel_win_0_val_1_2_reg_1160  |    8   |
|  src_kernel_win_0_val_2_0_reg_1471  |    8   |
|  src_kernel_win_0_val_2_1_reg_1139  |    8   |
|  src_kernel_win_0_val_2_2_reg_1172  |    8   |
| temp_0_i_i_i_057_i_i_1_0_1_reg_1477 |    8   |
| temp_0_i_i_i_057_i_i_1_0_2_reg_1501 |    8   |
| temp_0_i_i_i_057_i_i_1_1_1_reg_1523 |    8   |
| temp_0_i_i_i_057_i_i_1_1_2_reg_1534 |    8   |
| temp_0_i_i_i_057_i_i_1_2_1_reg_1544 |    8   |
|           tmp_104_reg_1306          |    1   |
|           tmp_105_reg_1310          |    2   |
|           tmp_108_reg_1316          |    2   |
|           tmp_110_reg_1327          |    1   |
|           tmp_111_reg_1332          |    2   |
|           tmp_112_reg_1337          |    2   |
|           tmp_114_reg_1349          |    1   |
|           tmp_115_reg_1354          |    2   |
|           tmp_117_reg_1400          |   11   |
|           tmp_120_reg_1414          |    1   |
|          tmp_128_1_reg_1506         |    1   |
|          tmp_128_2_reg_1539         |    1   |
|         tmp_14_cast_reg_1250        |   12   |
|           tmp_17_reg_1291           |    1   |
|           tmp_19_reg_1387           |    1   |
|           tmp_23_reg_1296           |    1   |
|           tmp_29_reg_1423           |    1   |
|          tmp_2_i1_reg_1277          |    2   |
|           tmp_2_i_reg_1272          |   11   |
|            tmp_i_reg_1405           |    1   |
|          widthloop_reg_1245         |   11   |
+-------------------------------------+--------+
|                Total                |   462  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_224 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_235 |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  4.713  ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   610  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   33   |
|  Register |    -   |    -   |   462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   462  |   643  |
+-----------+--------+--------+--------+--------+
