Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 26 21:16:52 2019
| Host         : sieber running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     10 |            2 |
|     14 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |              14 |            2 |
| Yes          | No                    | No                     |              40 |           16 |
| Yes          | No                    | Yes                    |             146 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | rx_mod/s_next              | reset_IBUF             |                3 |              8 |
|  clk_IBUF_BUFG | tx_mod/s_next              | reset_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | int_tx/div                 |                        |                2 |              8 |
|  clk_IBUF_BUFG |                            |                        |                5 |             10 |
|  clk_IBUF_BUFG | int_rx/op                  | reset_IBUF             |                3 |             10 |
|  clk_IBUF_BUFG |                            | br_g/ciclos[7]_i_1_n_0 |                2 |             14 |
|  clk_IBUF_BUFG | int_tx/i[6]_i_1_n_0        | reset_IBUF             |                3 |             14 |
|  clk_IBUF_BUFG | rx_mod/b_next              | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG | rx_mod/E[0]                | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG | rx_mod/second_op_reg[7][0] | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG | tx_mod/b_next_0            | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG | int_tx/aux[7]_i_1__0_n_0   |                        |                7 |             16 |
|  clk_IBUF_BUFG | int_tx/salida[7]_i_1_n_0   |                        |                7 |             16 |
|  clk_IBUF_BUFG |                            | reset_IBUF             |                9 |             34 |
|  clk_IBUF_BUFG | int_rx/aux2_0              | reset_IBUF             |                6 |             42 |
+----------------+----------------------------+------------------------+------------------+----------------+


