HDL language for the peripheral (top level) design unit ce_merge is vhdl ...
INFO:MDT - Create temparary xst project file:
   D:\telops\TestFIR00171\pcores/ce_merge.prj
Compiling vhdl file "D:/telops/TestFIR00171/pcores/ce_merge.vhd" in Library
ce_merge.
Entity <ce_merge> compiled.
Entity <ce_merge> (Architecture <Behavioral>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   D:\telops\TestFIR00171\pcores\ce_merge.prj : 13
Copying file ce_merge.vhd to D:\telops\TestFIR00171\pcores/ce_merge/hdl/vhdl/
...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under D:\telops\TestFIR00171\pcores\ce_merge.

Summary:

  Logical library     : ce_merge
  Version             : None
  Bus interface(s)    : None

The following sub-directories will be created:

  - ce_merge\data
  - ce_merge\hdl
  - ce_merge\hdl\vhdl


The following HDL source files will be copied into the ce_merge\hdl\vhdl
directory:

  - ce_merge.vhd

The following files will be created under the ce_merge\data directory:

  - ce_merge_v2_1_0.mpd
  - ce_merge_v2_1_0.pao


