verilog xil_defaultlib --include "../../../../ps_uart.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../ps_uart.srcs/sources_1/bd/top/ipshared/02c8/hdl/verilog" --include "../../../../ps_uart.srcs/sources_1/bd/top/ipshared/1313/hdl" \
"../../../bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \
"../../../bd/top/sim/top.v" \
"../../../bd/top/ipshared/022e/hdl/pin_ctrl_sub.v" \
"../../../bd/top/ipshared/022e/hdl/pin_ctrl_v1_0_S00_AXI.v" \
"../../../bd/top/ipshared/022e/hdl/pin_ctrl_v1_0.v" \
"../../../bd/top/ip/top_pin_ctrl_0_0/sim/top_pin_ctrl_0_0.v" \
"../../../bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
