Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 18:29:16 2021
| Host         : Mason-3500U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VerilogFile_timing_summary_routed.rpt -pb VerilogFile_timing_summary_routed.pb -rpx VerilogFile_timing_summary_routed.rpx -warn_on_violation
| Design       : VerilogFile
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: u4/flip_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.125        0.000                      0                  658        0.162        0.000                      0                  658        4.500        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.125        0.000                      0                  658        0.162        0.000                      0                  658        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 u4/red_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/color_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 3.127ns (45.756%)  route 3.707ns (54.244%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.726     5.247    u4/clock_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  u4/red_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  u4/red_freq_reg[2]/Q
                         net (fo=9, routed)           0.725     6.429    u4/red_freq[2]
    SLICE_X17Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.085 r  u4/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.085    u4/i__carry_i_10_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  u4/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.199    u4/i__carry_i_9_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  u4/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.313    u4/i__carry__0_i_10_n_0
    SLICE_X17Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  u4/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    u4/i__carry__0_i_9_n_0
    SLICE_X17Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.761 r  u4/i__carry__1_i_4/O[1]
                         net (fo=2, routed)           0.812     8.573    u4/color_out3[19]
    SLICE_X16Y123        LUT4 (Prop_lut4_I0_O)        0.303     8.876 r  u4/i__carry__1_i_6__1/O
                         net (fo=1, routed)           0.000     8.876    u4/i__carry__1_i_6__1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.426 r  u4/color_out2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.426    u4/color_out2_inferred__1/i__carry__1_n_0
    SLICE_X16Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  u4/color_out2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           0.745    10.284    u4/color_out221_in
    SLICE_X18Y123        LUT6 (Prop_lut6_I2_O)        0.124    10.408 r  u4/color_out[2]_i_9/O
                         net (fo=1, routed)           0.632    11.040    u4/color_out[2]_i_9_n_0
    SLICE_X17Y119        LUT6 (Prop_lut6_I2_O)        0.124    11.164 f  u4/color_out[2]_i_2/O
                         net (fo=3, routed)           0.793    11.957    u4/color_out[2]_i_2_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.124    12.081 r  u4/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.081    u4/color_out[1]_i_1_n_0
    SLICE_X18Y121        FDRE                                         r  u4/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.602    14.943    u4/clock_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  u4/color_out_reg[1]/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X18Y121        FDRE (Setup_fdre_C_D)        0.031    15.206    u4/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 u4/red_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/color_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 3.127ns (45.969%)  route 3.675ns (54.031%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.726     5.247    u4/clock_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  u4/red_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  u4/red_freq_reg[2]/Q
                         net (fo=9, routed)           0.725     6.429    u4/red_freq[2]
    SLICE_X17Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.085 r  u4/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.085    u4/i__carry_i_10_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  u4/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.199    u4/i__carry_i_9_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  u4/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.313    u4/i__carry__0_i_10_n_0
    SLICE_X17Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  u4/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    u4/i__carry__0_i_9_n_0
    SLICE_X17Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.761 r  u4/i__carry__1_i_4/O[1]
                         net (fo=2, routed)           0.812     8.573    u4/color_out3[19]
    SLICE_X16Y123        LUT4 (Prop_lut4_I0_O)        0.303     8.876 r  u4/i__carry__1_i_6__1/O
                         net (fo=1, routed)           0.000     8.876    u4/i__carry__1_i_6__1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.426 r  u4/color_out2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.426    u4/color_out2_inferred__1/i__carry__1_n_0
    SLICE_X16Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 f  u4/color_out2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           0.745    10.284    u4/color_out221_in
    SLICE_X18Y123        LUT6 (Prop_lut6_I2_O)        0.124    10.408 f  u4/color_out[2]_i_9/O
                         net (fo=1, routed)           0.632    11.040    u4/color_out[2]_i_9_n_0
    SLICE_X17Y119        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  u4/color_out[2]_i_2/O
                         net (fo=3, routed)           0.761    11.926    u4/color_out[2]_i_2_n_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.050 r  u4/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.050    u4/color_out[2]_i_1_n_0
    SLICE_X18Y122        FDRE                                         r  u4/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.600    14.941    u4/clock_IBUF_BUFG
    SLICE_X18Y122        FDRE                                         r  u4/color_out_reg[2]/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X18Y122        FDRE (Setup_fdre_C_D)        0.029    15.202    u4/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 u4/red_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/color_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.127ns (47.294%)  route 3.485ns (52.706%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.726     5.247    u4/clock_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  u4/red_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  u4/red_freq_reg[2]/Q
                         net (fo=9, routed)           0.725     6.429    u4/red_freq[2]
    SLICE_X17Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.085 r  u4/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.085    u4/i__carry_i_10_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  u4/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.199    u4/i__carry_i_9_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  u4/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.313    u4/i__carry__0_i_10_n_0
    SLICE_X17Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  u4/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.427    u4/i__carry__0_i_9_n_0
    SLICE_X17Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.761 r  u4/i__carry__1_i_4/O[1]
                         net (fo=2, routed)           0.812     8.573    u4/color_out3[19]
    SLICE_X16Y123        LUT4 (Prop_lut4_I0_O)        0.303     8.876 r  u4/i__carry__1_i_6__1/O
                         net (fo=1, routed)           0.000     8.876    u4/i__carry__1_i_6__1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.426 r  u4/color_out2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.426    u4/color_out2_inferred__1/i__carry__1_n_0
    SLICE_X16Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 f  u4/color_out2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           0.745    10.284    u4/color_out221_in
    SLICE_X18Y123        LUT6 (Prop_lut6_I2_O)        0.124    10.408 f  u4/color_out[2]_i_9/O
                         net (fo=1, routed)           0.632    11.040    u4/color_out[2]_i_9_n_0
    SLICE_X17Y119        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  u4/color_out[2]_i_2/O
                         net (fo=3, routed)           0.571    11.735    u4/color_out[2]_i_2_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.859 r  u4/color_out[0]_i_1/O
                         net (fo=1, routed)           0.000    11.859    u4/color_out[0]_i_1_n_0
    SLICE_X18Y121        FDRE                                         r  u4/color_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.602    14.943    u4/clock_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  u4/color_out_reg[0]/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X18Y121        FDRE (Setup_fdre_C_D)        0.029    15.204    u4/color_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 u4/clr_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/frequency_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.978ns (17.718%)  route 4.542ns (82.282%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.725     5.246    u4/clock_IBUF_BUFG
    SLICE_X20Y121        FDRE                                         r  u4/clr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  u4/clr_counter_reg[11]/Q
                         net (fo=2, routed)           1.104     6.806    u4/clr_counter[11]
    SLICE_X20Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.930 f  u4/clr_counter[22]_i_4/O
                         net (fo=1, routed)           0.299     7.230    u4/clr_counter[22]_i_4_n_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  u4/clr_counter[22]_i_3/O
                         net (fo=1, routed)           0.579     7.932    u4/clr_counter[22]_i_3_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  u4/clr_counter[22]_i_1/O
                         net (fo=70, routed)          2.213    10.270    u4/clr_counter[22]_i_1_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.150    10.420 r  u4/freq_count[20]_i_1/O
                         net (fo=22, routed)          0.346    10.766    u4/freq_count[20]_i_1_n_0
    DSP48_X0Y48          DSP48E1                                      r  u4/frequency_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.693    15.034    u4/clock_IBUF_BUFG
    DSP48_X0Y48          DSP48E1                                      r  u4/frequency_reg/CLK
                         clock pessimism              0.267    15.301    
                         clock uncertainty           -0.035    15.265    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.701    14.564    u4/frequency_reg
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 u4/FlickerCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FlickerCounter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.076ns (18.209%)  route 4.833ns (81.791%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.722     5.243    u4/clock_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  u4/FlickerCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  u4/FlickerCounter_reg[10]/Q
                         net (fo=2, routed)           0.980     6.679    u4/FlickerCounter_reg[10]
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  u4/DispState[1]_i_11/O
                         net (fo=1, routed)           0.483     7.287    u4/DispState[1]_i_11_n_0
    SLICE_X8Y125         LUT4 (Prop_lut4_I1_O)        0.124     7.411 r  u4/DispState[1]_i_7/O
                         net (fo=1, routed)           0.452     7.863    u4/DispState[1]_i_7_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.987 r  u4/DispState[1]_i_5/O
                         net (fo=1, routed)           0.417     8.404    u4/DispState[1]_i_5_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I2_O)        0.124     8.528 r  u4/DispState[1]_i_3/O
                         net (fo=32, routed)          1.251     9.779    u4/FlickerCounter[0]_i_3_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.903 r  u4/FlickerCounter[0]_i_1/O
                         net (fo=26, routed)          1.250    11.153    u4/FlickerCounter[0]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  u4/FlickerCounter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.601    14.942    u4/clock_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  u4/FlickerCounter_reg[24]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y127         FDRE (Setup_fdre_C_CE)      -0.205    14.969    u4/FlickerCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 u4/FlickerCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/FlickerCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.076ns (18.209%)  route 4.833ns (81.791%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.722     5.243    u4/clock_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  u4/FlickerCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  u4/FlickerCounter_reg[10]/Q
                         net (fo=2, routed)           0.980     6.679    u4/FlickerCounter_reg[10]
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  u4/DispState[1]_i_11/O
                         net (fo=1, routed)           0.483     7.287    u4/DispState[1]_i_11_n_0
    SLICE_X8Y125         LUT4 (Prop_lut4_I1_O)        0.124     7.411 r  u4/DispState[1]_i_7/O
                         net (fo=1, routed)           0.452     7.863    u4/DispState[1]_i_7_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.987 r  u4/DispState[1]_i_5/O
                         net (fo=1, routed)           0.417     8.404    u4/DispState[1]_i_5_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I2_O)        0.124     8.528 r  u4/DispState[1]_i_3/O
                         net (fo=32, routed)          1.251     9.779    u4/FlickerCounter[0]_i_3_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.903 r  u4/FlickerCounter[0]_i_1/O
                         net (fo=26, routed)          1.250    11.153    u4/FlickerCounter[0]_i_1_n_0
    SLICE_X9Y127         FDRE                                         r  u4/FlickerCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.601    14.942    u4/clock_IBUF_BUFG
    SLICE_X9Y127         FDRE                                         r  u4/FlickerCounter_reg[25]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y127         FDRE (Setup_fdre_C_CE)      -0.205    14.969    u4/FlickerCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u4/clr_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/freq_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.978ns (17.059%)  route 4.755ns (82.941%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.725     5.246    u4/clock_IBUF_BUFG
    SLICE_X20Y121        FDRE                                         r  u4/clr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  u4/clr_counter_reg[11]/Q
                         net (fo=2, routed)           1.104     6.806    u4/clr_counter[11]
    SLICE_X20Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.930 f  u4/clr_counter[22]_i_4/O
                         net (fo=1, routed)           0.299     7.230    u4/clr_counter[22]_i_4_n_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  u4/clr_counter[22]_i_3/O
                         net (fo=1, routed)           0.579     7.932    u4/clr_counter[22]_i_3_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  u4/clr_counter[22]_i_1/O
                         net (fo=70, routed)          2.213    10.270    u4/clr_counter[22]_i_1_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.150    10.420 r  u4/freq_count[20]_i_1/O
                         net (fo=22, routed)          0.560    10.979    u4/freq_count[20]_i_1_n_0
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.598    14.939    u4/clock_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[17]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y124        FDRE (Setup_fdre_C_CE)      -0.373    14.798    u4/freq_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u4/clr_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/freq_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.978ns (17.059%)  route 4.755ns (82.941%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.725     5.246    u4/clock_IBUF_BUFG
    SLICE_X20Y121        FDRE                                         r  u4/clr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  u4/clr_counter_reg[11]/Q
                         net (fo=2, routed)           1.104     6.806    u4/clr_counter[11]
    SLICE_X20Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.930 f  u4/clr_counter[22]_i_4/O
                         net (fo=1, routed)           0.299     7.230    u4/clr_counter[22]_i_4_n_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  u4/clr_counter[22]_i_3/O
                         net (fo=1, routed)           0.579     7.932    u4/clr_counter[22]_i_3_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  u4/clr_counter[22]_i_1/O
                         net (fo=70, routed)          2.213    10.270    u4/clr_counter[22]_i_1_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.150    10.420 r  u4/freq_count[20]_i_1/O
                         net (fo=22, routed)          0.560    10.979    u4/freq_count[20]_i_1_n_0
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.598    14.939    u4/clock_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[18]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y124        FDRE (Setup_fdre_C_CE)      -0.373    14.798    u4/freq_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u4/clr_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/freq_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.978ns (17.059%)  route 4.755ns (82.941%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.725     5.246    u4/clock_IBUF_BUFG
    SLICE_X20Y121        FDRE                                         r  u4/clr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  u4/clr_counter_reg[11]/Q
                         net (fo=2, routed)           1.104     6.806    u4/clr_counter[11]
    SLICE_X20Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.930 f  u4/clr_counter[22]_i_4/O
                         net (fo=1, routed)           0.299     7.230    u4/clr_counter[22]_i_4_n_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  u4/clr_counter[22]_i_3/O
                         net (fo=1, routed)           0.579     7.932    u4/clr_counter[22]_i_3_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  u4/clr_counter[22]_i_1/O
                         net (fo=70, routed)          2.213    10.270    u4/clr_counter[22]_i_1_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.150    10.420 r  u4/freq_count[20]_i_1/O
                         net (fo=22, routed)          0.560    10.979    u4/freq_count[20]_i_1_n_0
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.598    14.939    u4/clock_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[19]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y124        FDRE (Setup_fdre_C_CE)      -0.373    14.798    u4/freq_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 u4/clr_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/freq_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.978ns (17.059%)  route 4.755ns (82.941%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.725     5.246    u4/clock_IBUF_BUFG
    SLICE_X20Y121        FDRE                                         r  u4/clr_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.456     5.702 r  u4/clr_counter_reg[11]/Q
                         net (fo=2, routed)           1.104     6.806    u4/clr_counter[11]
    SLICE_X20Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.930 f  u4/clr_counter[22]_i_4/O
                         net (fo=1, routed)           0.299     7.230    u4/clr_counter[22]_i_4_n_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.354 f  u4/clr_counter[22]_i_3/O
                         net (fo=1, routed)           0.579     7.932    u4/clr_counter[22]_i_3_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  u4/clr_counter[22]_i_1/O
                         net (fo=70, routed)          2.213    10.270    u4/clr_counter[22]_i_1_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.150    10.420 r  u4/freq_count[20]_i_1/O
                         net (fo=22, routed)          0.560    10.979    u4/freq_count[20]_i_1_n_0
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.598    14.939    u4/clock_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  u4/freq_count_reg[20]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y124        FDRE (Setup_fdre_C_CE)      -0.373    14.798    u4/freq_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u4/StrobeCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/flip_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.642     1.526    u4/clock_IBUF_BUFG
    SLICE_X33Y109        FDRE                                         r  u4/StrobeCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  u4/StrobeCounter_reg[22]/Q
                         net (fo=3, routed)           0.080     1.747    u4/StrobeCounter_reg[22]
    SLICE_X32Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  u4/flip_i_1/O
                         net (fo=1, routed)           0.000     1.792    u4/flip_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  u4/flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.915     2.043    u4/clock_IBUF_BUFG
    SLICE_X32Y109        FDRE                                         r  u4/flip_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.091     1.630    u4/flip_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u4/filter_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/all_filters_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.633     1.517    u4/clock_IBUF_BUFG
    SLICE_X18Y124        FDRE                                         r  u4/filter_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  u4/filter_count_reg[0]/Q
                         net (fo=8, routed)           0.121     1.779    u4/filter_count[0]
    SLICE_X19Y124        LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  u4/all_filters_done_i_1/O
                         net (fo=1, routed)           0.000     1.824    u4/all_filters_done_i_1_n_0
    SLICE_X19Y124        FDRE                                         r  u4/all_filters_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.903     2.031    u4/clock_IBUF_BUFG
    SLICE_X19Y124        FDRE                                         r  u4/all_filters_done_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X19Y124        FDRE (Hold_fdre_C_D)         0.091     1.621    u4/all_filters_done_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u4/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/PWMVal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.503%)  route 0.148ns (41.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.563     1.446    u4/clock_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  u4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u4/state_reg[0]/Q
                         net (fo=14, routed)          0.148     1.758    u4/state_reg_n_0_[0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  u4/PWMVal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    u4/PWMVal[0]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  u4/PWMVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.833     1.961    u4/clock_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  u4/PWMVal_reg[0]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.583    u4/PWMVal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u4/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/IN1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.563     1.446    u4/clock_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  u4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  u4/state_reg[1]/Q
                         net (fo=14, routed)          0.140     1.750    u4/state_reg_n_0_[1]
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.048     1.798 r  u4/IN1_i_1/O
                         net (fo=1, routed)           0.000     1.798    u4/IN1_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  u4/IN1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.833     1.961    u4/clock_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  u4/IN1_reg/C
                         clock pessimism             -0.502     1.459    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.564    u4/IN1_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u4/sig_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/freq_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.637     1.521    u4/clock_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  u4/sig_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 f  u4/sig_dly_reg/Q
                         net (fo=43, routed)          0.141     1.825    u4/sig_dly
    SLICE_X11Y120        LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  u4/freq_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u4/freq_count[0]_i_1_n_0
    SLICE_X11Y120        FDRE                                         r  u4/freq_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.910     2.038    u4/clock_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  u4/freq_count_reg[0]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X11Y120        FDRE (Hold_fdre_C_D)         0.091     1.625    u4/freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u4/all_filters_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.633     1.517    u4/clock_IBUF_BUFG
    SLICE_X19Y124        FDRE                                         r  u4/all_filters_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u4/all_filters_done_reg/Q
                         net (fo=5, routed)           0.170     1.828    u4/all_filters_done
    SLICE_X19Y124        LUT2 (Prop_lut2_I0_O)        0.043     1.871 r  u4/enable_i_1/O
                         net (fo=1, routed)           0.000     1.871    u4/enable_i_1_n_0
    SLICE_X19Y124        FDRE                                         r  u4/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.903     2.031    u4/clock_IBUF_BUFG
    SLICE_X19Y124        FDRE                                         r  u4/enable_reg/C
                         clock pessimism             -0.514     1.517    
    SLICE_X19Y124        FDRE (Hold_fdre_C_D)         0.107     1.624    u4/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/StrobeCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/StrobeCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.643     1.527    u4/clock_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  u4/StrobeCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  u4/StrobeCounter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.776    u4/StrobeCounter_reg_n_0_[3]
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  u4/StrobeCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    u4/StrobeCounter_reg[0]_i_2_n_4
    SLICE_X33Y104        FDRE                                         r  u4/StrobeCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.916     2.044    u4/clock_IBUF_BUFG
    SLICE_X33Y104        FDRE                                         r  u4/StrobeCounter_reg[3]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X33Y104        FDRE (Hold_fdre_C_D)         0.105     1.632    u4/StrobeCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.642     1.526    u4/clock_IBUF_BUFG
    SLICE_X25Y111        FDRE                                         r  u4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y111        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  u4/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.775    u4/count_reg_n_0_[3]
    SLICE_X25Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  u4/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    u4/count_reg[0]_i_1_n_4
    SLICE_X25Y111        FDRE                                         r  u4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.916     2.044    u4/clock_IBUF_BUFG
    SLICE_X25Y111        FDRE                                         r  u4/count_reg[3]/C
                         clock pessimism             -0.518     1.526    
    SLICE_X25Y111        FDRE (Hold_fdre_C_D)         0.105     1.631    u4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.641     1.525    u4/clock_IBUF_BUFG
    SLICE_X25Y112        FDRE                                         r  u4/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  u4/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    u4/count_reg_n_0_[7]
    SLICE_X25Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  u4/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    u4/count_reg[4]_i_1_n_4
    SLICE_X25Y112        FDRE                                         r  u4/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.914     2.042    u4/clock_IBUF_BUFG
    SLICE_X25Y112        FDRE                                         r  u4/count_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X25Y112        FDRE (Hold_fdre_C_D)         0.105     1.630    u4/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u4/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.640     1.524    u4/clock_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u4/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  u4/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    u4/count_reg_n_0_[11]
    SLICE_X25Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  u4/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    u4/count_reg[8]_i_1_n_4
    SLICE_X25Y113        FDRE                                         r  u4/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.913     2.041    u4/clock_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u4/count_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X25Y113        FDRE (Hold_fdre_C_D)         0.105     1.629    u4/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y48    u4/frequency_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y89   u4/counter_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y89   u4/counter_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y89   u4/counter_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85   u4/counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y89   u4/counter_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85   u4/counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85   u4/counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y85   u4/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y121  u4/green_freq_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y121  u4/green_freq_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y121  u4/green_freq_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X17Y121  u4/green_freq_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y129  u4/DispCounter_reg[28]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y123  u4/freq_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y123  u4/freq_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y123  u4/freq_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y123  u4/freq_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y120   u4/freq_count_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y89   u4/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y89   u4/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y89   u4/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y89   u4/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y124  u4/done_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y124  u4/enable_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X18Y124  u4/filter_count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X18Y124  u4/filter_count_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y124  u4/filter_select_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y124  u4/filter_select_reg[1]/C



