{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571734676166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571734676171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 10:57:56 2019 " "Processing started: Tue Oct 22 10:57:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571734676171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734676171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Supercar -c Supercar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Supercar -c Supercar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734676173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571734676697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1571734676697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider.v(9) " "Verilog HDL information at clockdivider.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/clockdivider.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571734695702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Supercar_Test.v 2 2 " "Found 2 design units, including 2 entities, in source file Supercar_Test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Supercar " "Found entity 1: Supercar" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695708 ""} { "Info" "ISGN_ENTITY_NAME" "2 Supercar_Test " "Found entity 2: Supercar_Test" {  } { { "Supercar_Test.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar_Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695708 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cntUP.v(15) " "Verilog HDL Event Control warning at cntUP.v(15): Event Control contains a complex event expression" {  } { { "cntUP.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/cntUP.v" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1571734695708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntUP.v 1 1 " "Found 1 design units, including 1 entities, in source file cntUP.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntUP " "Found entity 1: cntUP" {  } { { "cntUP.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/cntUP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider2.v(9) " "Verilog HDL information at clockdivider2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider2.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/clockdivider2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571734695709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider2 " "Found entity 1: clockdivider2" {  } { { "clockdivider2.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/clockdivider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571734695709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load Supercar.v(45) " "Verilog HDL Implicit Net warning at Supercar.v(45): created implicit net for \"load\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734695709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Supercar " "Elaborating entity \"Supercar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571734695880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Supercar.v(51) " "Verilog HDL assignment warning at Supercar.v(51): truncated value with size 7 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695884 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Supercar.v(52) " "Verilog HDL assignment warning at Supercar.v(52): truncated value with size 7 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695884 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Supercar.v(53) " "Verilog HDL assignment warning at Supercar.v(53): truncated value with size 7 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695884 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Supercar.v(54) " "Verilog HDL assignment warning at Supercar.v(54): truncated value with size 7 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695885 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Supercar.v(66) " "Verilog HDL assignment warning at Supercar.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695885 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Supercar.v(70) " "Verilog HDL assignment warning at Supercar.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571734695885 "|Supercar"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Supercar.v(85) " "Verilog HDL warning at Supercar.v(85): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 85 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571734695886 "|Supercar"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Supercar.v(86) " "Verilog HDL warning at Supercar.v(86): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 86 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571734695886 "|Supercar"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Supercar.v(87) " "Verilog HDL warning at Supercar.v(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 87 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571734695886 "|Supercar"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Supercar.v(88) " "Verilog HDL warning at Supercar.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 88 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1571734695886 "|Supercar"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val0 Supercar.v(47) " "Verilog HDL Always Construct warning at Supercar.v(47): inferring latch(es) for variable \"val0\", which holds its previous value in one or more paths through the always construct" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571734695886 "|Supercar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[0\] Supercar.v(47) " "Inferred latch for \"val0\[0\]\" at Supercar.v(47)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695889 "|Supercar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[1\] Supercar.v(47) " "Inferred latch for \"val0\[1\]\" at Supercar.v(47)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695890 "|Supercar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[2\] Supercar.v(47) " "Inferred latch for \"val0\[2\]\" at Supercar.v(47)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695890 "|Supercar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[3\] Supercar.v(47) " "Inferred latch for \"val0\[3\]\" at Supercar.v(47)" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734695890 "|Supercar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:seg_zero " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:seg_zero\"" {  } { { "Supercar.v" "seg_zero" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734695914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:clk2Hz " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:clk2Hz\"" {  } { { "Supercar.v" "clk2Hz" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734695918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider2 clockdivider2:clk10hz " "Elaborating entity \"clockdivider2\" for hierarchy \"clockdivider2:clk10hz\"" {  } { { "Supercar.v" "clk10hz" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734695920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntUP cntUP:srDX " "Elaborating entity \"cntUP\" for hierarchy \"cntUP:srDX\"" {  } { { "Supercar.v" "srDX" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734695922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571734697318 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cntUP.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/cntUP.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571734697372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571734697372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571734697806 "|Supercar|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571734697806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571734698363 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "startDX\[0\] Low " "Register startDX\[0\] will power up to Low" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 62 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571734698713 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571734698713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/riccardo/Documenti/Esercizio_1110/output_files/Supercar.map.smsg " "Generated suppressed messages file /home/riccardo/Documenti/Esercizio_1110/output_files/Supercar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734699012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571734699244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571734699244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Supercar.v" "" { Text "/home/riccardo/Documenti/Esercizio_1110/Supercar.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571734699405 "|Supercar|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571734699405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571734699407 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571734699407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571734699407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571734699407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571734699420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 10:58:19 2019 " "Processing ended: Tue Oct 22 10:58:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571734699420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571734699420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571734699420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571734699420 ""}
