[verilog]
include_paths = ["src/"]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true
