4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
3	 d:/rtl_fpga/verilog/aula25_ex_ula/exula1.v
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
22	 d:/rtl_fpga/verilog/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
4	 d:/rtl_fpga/verilog/aula25_ex_ula/exula_8bits.v
