==34506== Cachegrind, a cache and branch-prediction profiler
==34506== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==34506== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==34506== Command: ./texture_synthesis .
==34506== 
--34506-- warning: L3 cache found, using its data for the LL simulation.
--34506-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--34506-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==34506== 
==34506== Process terminating with default action of signal 15 (SIGTERM)
==34506==    at 0x10C8C8: create_candidates (in /home/tkloda/cortexsuite/vision/benchmarks/texture_synthesis/data/fullhd/texture_synthesis)
==34506==    by 0x10D84C: create_texture (in /home/tkloda/cortexsuite/vision/benchmarks/texture_synthesis/data/fullhd/texture_synthesis)
==34506==    by 0x108AF4: main (in /home/tkloda/cortexsuite/vision/benchmarks/texture_synthesis/data/fullhd/texture_synthesis)
==34506== 
==34506== I   refs:      1,088,329,384
==34506== I1  misses:            1,312
==34506== LLi misses:            1,295
==34506== I1  miss rate:          0.00%
==34506== LLi miss rate:          0.00%
==34506== 
==34506== D   refs:        307,174,832  (270,318,029 rd   + 36,856,803 wr)
==34506== D1  misses:          353,083  (     63,299 rd   +    289,784 wr)
==34506== LLd misses:          350,407  (     60,662 rd   +    289,745 wr)
==34506== D1  miss rate:           0.1% (        0.0%     +        0.8%  )
==34506== LLd miss rate:           0.1% (        0.0%     +        0.8%  )
==34506== 
==34506== LL refs:             354,395  (     64,611 rd   +    289,784 wr)
==34506== LL misses:           351,702  (     61,957 rd   +    289,745 wr)
==34506== LL miss rate:            0.0% (        0.0%     +        0.8%  )
