

================================================================
== Vivado HLS Report for 'processImage'
================================================================
* Date:           Wed Jun 24 04:21:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-------+-----+-------+---------+
        |                              |                   |   Latency   |   Interval  | Pipeline|
        |           Instance           |       Module      | min |  max  | min |  max  |   Type  |
        +------------------------------+-------------------+-----+-------+-----+-------+---------+
        |grp_cascadeClassifier_fu_377  |cascadeClassifier  |  120|  63712|  120|  63712|   none  |
        +------------------------------+-------------------+-----+-------+-----+-------+---------+

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|            ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|            3|          -|          -|     ?|    no    |
        |- Pixely     |    ?|    ?|            ?|          -|          -|     ?|    no    |
        | + Pixelx    |    ?|    ?| 123 ~ 63729 |          -|          -|     ?|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 6 
21 --> 22 36 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%winSize_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %winSize_height)"   --->   Operation 37 'read' 'winSize_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%winSize_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %winSize_width)"   --->   Operation 38 'read' 'winSize_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AllCandidates_size_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %AllCandidates_size_r)"   --->   Operation 39 'read' 'AllCandidates_size_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sum_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sum_col)"   --->   Operation 40 'read' 'sum_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sum_row)"   --->   Operation 41 'read' 'sum_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%factor_read = call float @_ssdm_op_Read.ap_auto.float(float %factor)"   --->   Operation 42 'read' 'factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.66ns)   --->   "%SUM1_data = alloca [76800 x i32], align 4" [face_detect_sw.cpp:150]   --->   Operation 43 'alloca' 'SUM1_data' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 44 [1/1] (2.66ns)   --->   "%SQSUM1_data = alloca [76800 x i32], align 4" [face_detect_sw.cpp:150]   --->   Operation 44 'alloca' 'SQSUM1_data' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %.loopexit" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%y_0_i = phi i31 [ 0, %0 ], [ %y_1, %.loopexit.loopexit ]"   --->   Operation 46 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i31 %y_0_i to i32" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 47 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%icmp_ln342 = icmp slt i32 %zext_ln342, %sum_row_read" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 48 'icmp' 'icmp_ln342' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "%y_1 = add i31 %y_0_i, 1" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 49 'add' 'y_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln342, label %.preheader.preheader.i, label %integralImages.exit" [face_detect_sw.cpp:342->face_detect_sw.cpp:152]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i31 %y_0_i to i10" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 51 'trunc' 'trunc_ln349' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln349_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln349, i8 0)" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 52 'bitconcatenate' 'zext_ln349_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i31 %y_0_i to i12" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 53 'trunc' 'trunc_ln349_1' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln349_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln349_1, i6 0)" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 54 'bitconcatenate' 'zext_ln349_2_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.52ns)   --->   "%add_ln349 = add i18 %zext_ln349_cast, %zext_ln349_2_cast" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 55 'add' 'add_ln349' <Predicate = (icmp_ln342)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.54ns)   --->   "%icmp_ln356 = icmp eq i31 %y_0_i, 0" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 56 'icmp' 'icmp_ln356' <Predicate = (icmp_ln342)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "%add_ln358 = add nsw i32 -1, %zext_ln342" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 57 'add' 'add_ln358' <Predicate = (icmp_ln342)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %add_ln358 to i10" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 58 'trunc' 'trunc_ln358' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln358_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln358, i8 0)" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 59 'bitconcatenate' 'sext_ln358_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln358_1 = trunc i32 %add_ln358 to i12" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 60 'trunc' 'trunc_ln358_1' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln358_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln358_1, i6 0)" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 61 'bitconcatenate' 'sext_ln358_1_cast' <Predicate = (icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.52ns)   --->   "%add_ln358_1 = add i18 %sext_ln358_cast, %sext_ln358_1_cast" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 62 'add' 'add_ln358_1' <Predicate = (icmp_ln342)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.06ns)   --->   "br label %.preheader.i" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 63 'br' <Predicate = (icmp_ln342)> <Delay = 1.06>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%AllCandidates_size_0 = alloca i32"   --->   Operation 64 'alloca' 'AllCandidates_size_0' <Predicate = (!icmp_ln342)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln154 = add nsw i32 %sum_row_read, -24" [face_detect_sw.cpp:154]   --->   Operation 65 'add' 'add_ln154' <Predicate = (!icmp_ln342)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln155 = add nsw i32 %sum_col_read, -24" [face_detect_sw.cpp:155]   --->   Operation 66 'add' 'add_ln155' <Predicate = (!icmp_ln342)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.06ns)   --->   "store i32 %AllCandidates_size_r_1, i32* %AllCandidates_size_0" [face_detect_sw.cpp:154]   --->   Operation 67 'store' <Predicate = (!icmp_ln342)> <Delay = 1.06>
ST_2 : Operation 68 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:154]   --->   Operation 68 'br' <Predicate = (!icmp_ln342)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%x_0_i = phi i31 [ %x_1, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 69 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%s_0_i = phi i32 [ %s, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 70 'phi' 's_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sq_0_i = phi i32 [ %sq, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 71 'phi' 'sq_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i31 %x_0_i to i32" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 72 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.54ns)   --->   "%icmp_ln347 = icmp slt i32 %zext_ln347, %sum_col_read" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 73 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.76ns)   --->   "%x_1 = add i31 %x_0_i, 1" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 74 'add' 'x_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln347, label %_ifconv.i, label %.loopexit.loopexit" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln349_2 = trunc i31 %x_0_i to i18" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 76 'trunc' 'trunc_ln349_2' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.52ns)   --->   "%add_ln349_1 = add i18 %add_ln349, %trunc_ln349_2" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 77 'add' 'add_ln349_1' <Predicate = (icmp_ln347)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i18 %add_ln349_1 to i64" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 78 'zext' 'zext_ln349' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr [76800 x i8]* %IMG1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 79 'getelementptr' 'IMG1_data_addr' <Predicate = (icmp_ln347)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.52ns)   --->   "%add_ln358_2 = add i18 %add_ln358_1, %trunc_ln349_2" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 80 'add' 'add_ln358_2' <Predicate = (icmp_ln347)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%it = load i8* %IMG1_data_addr, align 1" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 81 'load' 'it' <Predicate = (icmp_ln347)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (!icmp_ln347)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i18 %add_ln358_2 to i64" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 83 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%SUM1_data_addr = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln358" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 84 'getelementptr' 'SUM1_data_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln358" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 85 'getelementptr' 'SQSUM1_data_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.66ns)   --->   "%it = load i8* %IMG1_data_addr, align 1" [face_detect_sw.cpp:349->face_detect_sw.cpp:152]   --->   Operation 86 'load' 'it' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i8 %it to i32" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 87 'zext' 'zext_ln351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln351_1 = zext i8 %it to i16" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 88 'zext' 'zext_ln351_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.78ns)   --->   "%s = add nsw i32 %s_0_i, %zext_ln351" [face_detect_sw.cpp:351->face_detect_sw.cpp:152]   --->   Operation 89 'add' 's' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.84ns) (grouped into DSP with root node sq)   --->   "%mul_ln352 = mul i16 %zext_ln351_1, %zext_ln351_1" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 90 'mul' 'mul_ln352' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node sq)   --->   "%zext_ln352 = zext i16 %mul_ln352 to i32" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 91 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.95ns) (root node of the DSP)   --->   "%sq = add nsw i32 %sq_0_i, %zext_ln352" [face_detect_sw.cpp:352->face_detect_sw.cpp:152]   --->   Operation 92 'add' 'sq' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [2/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 93 'load' 'SUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 94 [2/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 94 'load' 'SQSUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>

State 5 <SV = 4> <Delay = 7.74>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%SUM1_data_addr_1 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:361->face_detect_sw.cpp:152]   --->   Operation 95 'getelementptr' 'SUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_1 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %zext_ln349" [face_detect_sw.cpp:362->face_detect_sw.cpp:152]   --->   Operation 96 'getelementptr' 'SQSUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 97 'load' 'SUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 98 [1/1] (1.78ns)   --->   "%t_1 = add nsw i32 %s, %SUM1_data_load" [face_detect_sw.cpp:358->face_detect_sw.cpp:152]   --->   Operation 98 'add' 't_1' <Predicate = (!icmp_ln356)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 99 'load' 'SQSUM1_data_load' <Predicate = (!icmp_ln356)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 100 [1/1] (1.78ns)   --->   "%tq_1 = add nsw i32 %sq, %SQSUM1_data_load" [face_detect_sw.cpp:359->face_detect_sw.cpp:152]   --->   Operation 100 'add' 'tq_1' <Predicate = (!icmp_ln356)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.63ns)   --->   "%t_2 = select i1 %icmp_ln356, i32 %s, i32 %t_1" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 101 'select' 't_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.63ns)   --->   "%tq_2 = select i1 %icmp_ln356, i32 %sq, i32 %tq_1" [face_detect_sw.cpp:356->face_detect_sw.cpp:152]   --->   Operation 102 'select' 'tq_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.66ns)   --->   "store i32 %t_2, i32* %SUM1_data_addr_1, align 4" [face_detect_sw.cpp:361->face_detect_sw.cpp:152]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 104 [1/1] (2.66ns)   --->   "store i32 %tq_2, i32* %SQSUM1_data_addr_1, align 4" [face_detect_sw.cpp:362->face_detect_sw.cpp:152]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i" [face_detect_sw.cpp:347->face_detect_sw.cpp:152]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 6.67>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_y = phi i31 [ 0, %integralImages.exit ], [ %y, %Pixely_end ]"   --->   Operation 106 'phi' 'p_y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %p_y to i32" [face_detect_sw.cpp:154]   --->   Operation 107 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.54ns)   --->   "%icmp_ln154 = icmp slt i32 %zext_ln154, %add_ln154" [face_detect_sw.cpp:154]   --->   Operation 108 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.76ns)   --->   "%y = add i31 %p_y, 1" [face_detect_sw.cpp:154]   --->   Operation 109 'add' 'y' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %Pixely_begin, label %4" [face_detect_sw.cpp:154]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [4/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 111 'sitofp' 'tmp' <Predicate = (icmp_ln154)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%AllCandidates_size_0_2 = load i32* %AllCandidates_size_0" [face_detect_sw.cpp:175]   --->   Operation 112 'load' 'AllCandidates_size_0_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "ret i32 %AllCandidates_size_0_2" [face_detect_sw.cpp:175]   --->   Operation 113 'ret' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.67>
ST_7 : Operation 114 [3/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 114 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 4> <Delay = 6.67>
ST_8 : Operation 115 [2/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 115 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 6.67>
ST_9 : Operation 116 [1/4] (6.67ns)   --->   "%tmp = sitofp i32 %zext_ln154 to float" [face_detect_sw.cpp:166]   --->   Operation 116 'sitofp' 'tmp' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 8.28>
ST_10 : Operation 117 [3/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 117 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 8.28>
ST_11 : Operation 118 [2/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 118 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 8.28>
ST_12 : Operation 119 [1/3] (8.28ns)   --->   "%value_assign_1 = fmul float %tmp, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 119 'fmul' 'value_assign_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 3.34>
ST_13 : Operation 120 [2/2] (2.78ns)   --->   "%tmp_i1 = fpext float %value_assign_1 to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 120 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast float %value_assign_1 to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 121 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 122 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 123 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.22ns)   --->   "%icmp_ln57 = icmp ne i8 %tmp_1, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 124 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.51ns)   --->   "%icmp_ln57_1 = icmp eq i23 %trunc_ln57, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 125 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %value_assign_1, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 126 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 3.34>
ST_14 : Operation 127 [1/2] (2.78ns)   --->   "%tmp_i1 = fpext float %value_assign_1 to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 127 'fpext' 'tmp_i1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 128 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %value_assign_1, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 128 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 7.69>
ST_15 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %icmp_ln57_1, %icmp_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 129 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%and_ln57 = and i1 %or_ln57, %tmp_3" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 130 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %and_ln57, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 131 'select' 'select_ln57' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [5/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 132 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 6.91>
ST_16 : Operation 133 [4/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 133 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 6.91>
ST_17 : Operation 134 [3/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 134 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 6.91>
ST_18 : Operation 135 [2/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 135 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.91>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [face_detect_sw.cpp:154]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1)" [face_detect_sw.cpp:154]   --->   Operation 137 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/5] (6.91ns)   --->   "%x_assign_1 = fadd double %tmp_i1, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 138 'dadd' 'x_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_1 to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 139 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 140 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (1.06ns)   --->   "br label %._crit_edge" [face_detect_sw.cpp:155]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.06>

State 20 <SV = 16> <Delay = 5.71>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%p_x = phi i31 [ 0, %Pixely_begin ], [ %x, %._crit_edge.backedge ]"   --->   Operation 142 'phi' 'p_x' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i31 %p_x to i32" [face_detect_sw.cpp:155]   --->   Operation 143 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (1.54ns)   --->   "%icmp_ln155 = icmp slt i32 %zext_ln155, %add_ln155" [face_detect_sw.cpp:155]   --->   Operation 144 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [1/1] (1.76ns)   --->   "%x = add i31 %p_x, 1" [face_detect_sw.cpp:155]   --->   Operation 145 'add' 'x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %2, label %Pixely_end" [face_detect_sw.cpp:155]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [2/2] (5.71ns)   --->   "%result1 = call fastcc i6 @cascadeClassifier([76800 x i32]* %SUM1_data, [76800 x i32]* %SQSUM1_data, i31 %p_x, i31 %p_y)" [face_detect_sw.cpp:160]   --->   Operation 147 'call' 'result1' <Predicate = (icmp_ln155)> <Delay = 5.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_4)" [face_detect_sw.cpp:174]   --->   Operation 148 'specregionend' 'empty' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:154]   --->   Operation 149 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 7.58>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [face_detect_sw.cpp:155]   --->   Operation 150 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/2] (2.39ns)   --->   "%result1 = call fastcc i6 @cascadeClassifier([76800 x i32]* %SUM1_data, [76800 x i32]* %SQSUM1_data, i31 %p_x, i31 %p_y)" [face_detect_sw.cpp:160]   --->   Operation 151 'call' 'result1' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 152 [1/1] (1.15ns)   --->   "%icmp_ln165 = icmp sgt i6 %result1, 0" [face_detect_sw.cpp:165]   --->   Operation 152 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %3, label %._crit_edge.backedge" [face_detect_sw.cpp:165]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [4/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 154 'sitofp' 'tmp_2' <Predicate = (icmp_ln165)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 155 'partselect' 'tmp_V_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_5 to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 156 'trunc' 'tmp_V_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 157 'bitconcatenate' 'mantissa_V_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln682_1 = zext i54 %mantissa_V_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 158 'zext' 'zext_ln682_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i11 %tmp_V_2 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 159 'zext' 'zext_ln502_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (1.42ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 160 'add' 'add_ln502_1' <Predicate = (icmp_ln165)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 161 'bitselect' 'isNeg_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.42ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_2" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 162 'sub' 'sub_ln1311_1' <Predicate = (icmp_ln165)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 163 'sext' 'sext_ln1311_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.80ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 164 'select' 'ush_1' <Predicate = (icmp_ln165)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush_1 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 165 'sext' 'sext_ln1311_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 166 'zext' 'zext_ln1287_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 167 'zext' 'zext_ln1285_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%r_V_2 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 168 'lshr' 'r_V_2' <Predicate = (icmp_ln165)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%r_V_3 = shl i137 %zext_ln682_1, %zext_ln1287_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 169 'shl' 'r_V_3' <Predicate = (icmp_ln165)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 170 'bitselect' 'tmp_12' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln662_1 = zext i1 %tmp_12 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 171 'zext' 'zext_ln662_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_3, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 172 'partselect' 'tmp_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_7" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 173 'select' 'p_Val2_12' <Predicate = (icmp_ln165)> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (1.78ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 174 'sub' 'result_V_3' <Predicate = (icmp_ln165 & p_Result_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.63ns)   --->   "%p_Val2_13 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 175 'select' 'p_Val2_13' <Predicate = (icmp_ln165)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.67>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%AllCandidates_size_0_1 = load i32* %AllCandidates_size_0" [face_detect_sw.cpp:171]   --->   Operation 176 'load' 'AllCandidates_size_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [3/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 177 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i32 %AllCandidates_size_0_1 to i64" [face_detect_sw.cpp:167]   --->   Operation 178 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%AllCandidates_y_addr = getelementptr [100 x i32]* %AllCandidates_y, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:168]   --->   Operation 179 'getelementptr' 'AllCandidates_y_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (2.66ns)   --->   "store i32 %p_Val2_13, i32* %AllCandidates_y_addr, align 4" [face_detect_sw.cpp:168]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%AllCandidates_w_addr = getelementptr [100 x i32]* %AllCandidates_w, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:169]   --->   Operation 181 'getelementptr' 'AllCandidates_w_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (2.66ns)   --->   "store i32 %winSize_width_read, i32* %AllCandidates_w_addr, align 4" [face_detect_sw.cpp:169]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%AllCandidates_h_addr = getelementptr [100 x i32]* %AllCandidates_h, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:170]   --->   Operation 183 'getelementptr' 'AllCandidates_h_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (2.66ns)   --->   "store i32 %winSize_height_read, i32* %AllCandidates_h_addr, align 4" [face_detect_sw.cpp:170]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_22 : Operation 185 [1/1] (1.78ns)   --->   "%add_ln171 = add nsw i32 1, %AllCandidates_size_0_1" [face_detect_sw.cpp:171]   --->   Operation 185 'add' 'add_ln171' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (1.06ns)   --->   "store i32 %add_ln171, i32* %AllCandidates_size_0" [face_detect_sw.cpp:172]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.06>

State 23 <SV = 19> <Delay = 6.67>
ST_23 : Operation 187 [2/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 187 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.67>
ST_24 : Operation 188 [1/4] (6.67ns)   --->   "%tmp_2 = sitofp i32 %zext_ln155 to float" [face_detect_sw.cpp:166]   --->   Operation 188 'sitofp' 'tmp_2' <Predicate = true> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 21> <Delay = 8.28>
ST_25 : Operation 189 [3/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 189 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 8.28>
ST_26 : Operation 190 [2/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 190 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 8.28>
ST_27 : Operation 191 [1/3] (8.28ns)   --->   "%value_assign = fmul float %tmp_2, %factor_read" [face_detect_sw.cpp:166]   --->   Operation 191 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 3.34>
ST_28 : Operation 192 [2/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 192 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast float %value_assign to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 193 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57_1, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 194 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %bitcast_ln57_1 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 195 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (1.22ns)   --->   "%icmp_ln57_2 = icmp ne i8 %tmp_5, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 196 'icmp' 'icmp_ln57_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (1.51ns)   --->   "%icmp_ln57_3 = icmp eq i23 %trunc_ln57_1, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 197 'icmp' 'icmp_ln57_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 198 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 3.34>
ST_29 : Operation 199 [1/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 199 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 200 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 200 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 7.69>
ST_30 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%or_ln57_1 = or i1 %icmp_ln57_3, %icmp_ln57_2" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 201 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln57_1)   --->   "%and_ln57_1 = and i1 %or_ln57_1, %tmp_6" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 202 'and' 'and_ln57_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57_1 = select i1 %and_ln57_1, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 203 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 204 [5/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 204 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.91>
ST_31 : Operation 205 [4/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 205 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 6.91>
ST_32 : Operation 206 [3/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 206 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.91>
ST_33 : Operation 207 [2/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 207 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.91>
ST_34 : Operation 208 [1/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 208 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 7.58>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 209 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 210 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 211 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 212 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 213 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 214 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 215 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (1.42ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 216 'add' 'add_ln502' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 217 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (1.42ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 218 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 219 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.80ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 220 'select' 'ush' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 221 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 222 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 223 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 224 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 225 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 226 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln662 = zext i1 %tmp_10 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 227 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 228 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 229 'select' 'p_Val2_10' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (1.78ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 230 'sub' 'result_V_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.63ns)   --->   "%p_Val2_11 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:166]   --->   Operation 231 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 32> <Delay = 2.66>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%AllCandidates_x_addr = getelementptr [100 x i32]* %AllCandidates_x, i64 0, i64 %sext_ln167" [face_detect_sw.cpp:167]   --->   Operation 232 'getelementptr' 'AllCandidates_x_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_36 : Operation 233 [1/1] (2.66ns)   --->   "store i32 %p_Val2_11, i32* %AllCandidates_x_addr, align 4" [face_detect_sw.cpp:167]   --->   Operation 233 'store' <Predicate = (icmp_ln165)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [face_detect_sw.cpp:172]   --->   Operation 234 'br' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AllCandidates_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AllCandidates_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AllCandidates_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AllCandidates_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AllCandidates_size_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IMG1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ winSize_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ winSize_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
winSize_height_read    (read           ) [ 0011111111111111111111111111111111111]
winSize_width_read     (read           ) [ 0011111111111111111111111111111111111]
AllCandidates_size_r_1 (read           ) [ 0011110000000000000000000000000000000]
sum_col_read           (read           ) [ 0011110000000000000000000000000000000]
sum_row_read           (read           ) [ 0011110000000000000000000000000000000]
factor_read            (read           ) [ 0011111111111111111111111111111111111]
SUM1_data              (alloca         ) [ 0011111111111111111111111111111111111]
SQSUM1_data            (alloca         ) [ 0011111111111111111111111111111111111]
br_ln342               (br             ) [ 0111110000000000000000000000000000000]
y_0_i                  (phi            ) [ 0010000000000000000000000000000000000]
zext_ln342             (zext           ) [ 0000000000000000000000000000000000000]
icmp_ln342             (icmp           ) [ 0011110000000000000000000000000000000]
y_1                    (add            ) [ 0111110000000000000000000000000000000]
br_ln342               (br             ) [ 0000000000000000000000000000000000000]
trunc_ln349            (trunc          ) [ 0000000000000000000000000000000000000]
zext_ln349_cast        (bitconcatenate ) [ 0000000000000000000000000000000000000]
trunc_ln349_1          (trunc          ) [ 0000000000000000000000000000000000000]
zext_ln349_2_cast      (bitconcatenate ) [ 0000000000000000000000000000000000000]
add_ln349              (add            ) [ 0001110000000000000000000000000000000]
icmp_ln356             (icmp           ) [ 0001110000000000000000000000000000000]
add_ln358              (add            ) [ 0000000000000000000000000000000000000]
trunc_ln358            (trunc          ) [ 0000000000000000000000000000000000000]
sext_ln358_cast        (bitconcatenate ) [ 0000000000000000000000000000000000000]
trunc_ln358_1          (trunc          ) [ 0000000000000000000000000000000000000]
sext_ln358_1_cast      (bitconcatenate ) [ 0000000000000000000000000000000000000]
add_ln358_1            (add            ) [ 0001110000000000000000000000000000000]
br_ln347               (br             ) [ 0011110000000000000000000000000000000]
AllCandidates_size_0   (alloca         ) [ 0011111111111111111111111111111111111]
add_ln154              (add            ) [ 0000001111111111111111111111111111111]
add_ln155              (add            ) [ 0000001111111111111111111111111111111]
store_ln154            (store          ) [ 0000000000000000000000000000000000000]
br_ln154               (br             ) [ 0011111111111111111111111111111111111]
x_0_i                  (phi            ) [ 0001000000000000000000000000000000000]
s_0_i                  (phi            ) [ 0001100000000000000000000000000000000]
sq_0_i                 (phi            ) [ 0001100000000000000000000000000000000]
zext_ln347             (zext           ) [ 0000000000000000000000000000000000000]
icmp_ln347             (icmp           ) [ 0011110000000000000000000000000000000]
x_1                    (add            ) [ 0011110000000000000000000000000000000]
br_ln347               (br             ) [ 0000000000000000000000000000000000000]
trunc_ln349_2          (trunc          ) [ 0000000000000000000000000000000000000]
add_ln349_1            (add            ) [ 0000000000000000000000000000000000000]
zext_ln349             (zext           ) [ 0000110000000000000000000000000000000]
IMG1_data_addr         (getelementptr  ) [ 0000100000000000000000000000000000000]
add_ln358_2            (add            ) [ 0000100000000000000000000000000000000]
br_ln0                 (br             ) [ 0111110000000000000000000000000000000]
sext_ln358             (sext           ) [ 0000000000000000000000000000000000000]
SUM1_data_addr         (getelementptr  ) [ 0000010000000000000000000000000000000]
SQSUM1_data_addr       (getelementptr  ) [ 0000010000000000000000000000000000000]
it                     (load           ) [ 0000000000000000000000000000000000000]
zext_ln351             (zext           ) [ 0000000000000000000000000000000000000]
zext_ln351_1           (zext           ) [ 0000000000000000000000000000000000000]
s                      (add            ) [ 0011010000000000000000000000000000000]
mul_ln352              (mul            ) [ 0000000000000000000000000000000000000]
zext_ln352             (zext           ) [ 0000000000000000000000000000000000000]
sq                     (add            ) [ 0011010000000000000000000000000000000]
SUM1_data_addr_1       (getelementptr  ) [ 0000000000000000000000000000000000000]
SQSUM1_data_addr_1     (getelementptr  ) [ 0000000000000000000000000000000000000]
SUM1_data_load         (load           ) [ 0000000000000000000000000000000000000]
t_1                    (add            ) [ 0000000000000000000000000000000000000]
SQSUM1_data_load       (load           ) [ 0000000000000000000000000000000000000]
tq_1                   (add            ) [ 0000000000000000000000000000000000000]
t_2                    (select         ) [ 0000000000000000000000000000000000000]
tq_2                   (select         ) [ 0000000000000000000000000000000000000]
store_ln361            (store          ) [ 0000000000000000000000000000000000000]
store_ln362            (store          ) [ 0000000000000000000000000000000000000]
br_ln347               (br             ) [ 0011110000000000000000000000000000000]
p_y                    (phi            ) [ 0000001111111111111111111111111111111]
zext_ln154             (zext           ) [ 0000000111000000000000000000000000000]
icmp_ln154             (icmp           ) [ 0000001111111111111111111111111111111]
y                      (add            ) [ 0010001111111111111111111111111111111]
br_ln154               (br             ) [ 0000000000000000000000000000000000000]
AllCandidates_size_0_2 (load           ) [ 0000000000000000000000000000000000000]
ret_ln175              (ret            ) [ 0000000000000000000000000000000000000]
tmp                    (sitofp         ) [ 0000000000111000000000000000000000000]
value_assign_1         (fmul           ) [ 0000000000000110000000000000000000000]
bitcast_ln57           (bitcast        ) [ 0000000000000000000000000000000000000]
tmp_1                  (partselect     ) [ 0000000000000000000000000000000000000]
trunc_ln57             (trunc          ) [ 0000000000000000000000000000000000000]
icmp_ln57              (icmp           ) [ 0000000000000011000000000000000000000]
icmp_ln57_1            (icmp           ) [ 0000000000000011000000000000000000000]
tmp_i1                 (fpext          ) [ 0000000000000001111100000000000000000]
tmp_3                  (fcmp           ) [ 0000000000000001000000000000000000000]
or_ln57                (or             ) [ 0000000000000000000000000000000000000]
and_ln57               (and            ) [ 0000000000000000000000000000000000000]
select_ln57            (select         ) [ 0000000000000000111100000000000000000]
specloopname_ln154     (specloopname   ) [ 0000000000000000000000000000000000000]
tmp_4                  (specregionbegin) [ 0000000000000000000011111111111111111]
x_assign_1             (dadd           ) [ 0000000000000000000000000000000000000]
p_Val2_5               (bitcast        ) [ 0000000000000000000011111111111111111]
p_Result_1             (bitselect      ) [ 0000000000000000000011111111111111111]
br_ln155               (br             ) [ 0000001111111111111111111111111111111]
p_x                    (phi            ) [ 0000000000000000000011000000000000000]
zext_ln155             (zext           ) [ 0000000000000000000001111000000000000]
icmp_ln155             (icmp           ) [ 0000001111111111111111111111111111111]
x                      (add            ) [ 0000001111111111111111111111111111111]
br_ln155               (br             ) [ 0000000000000000000000000000000000000]
empty                  (specregionend  ) [ 0000000000000000000000000000000000000]
br_ln154               (br             ) [ 0010001111111111111111111111111111111]
specloopname_ln155     (specloopname   ) [ 0000000000000000000000000000000000000]
result1                (call           ) [ 0000000000000000000000000000000000000]
icmp_ln165             (icmp           ) [ 0000001111111111111111111111111111111]
br_ln165               (br             ) [ 0000000000000000000000000000000000000]
tmp_V_2                (partselect     ) [ 0000000000000000000000000000000000000]
tmp_V_3                (trunc          ) [ 0000000000000000000000000000000000000]
mantissa_V_1           (bitconcatenate ) [ 0000000000000000000000000000000000000]
zext_ln682_1           (zext           ) [ 0000000000000000000000000000000000000]
zext_ln502_1           (zext           ) [ 0000000000000000000000000000000000000]
add_ln502_1            (add            ) [ 0000000000000000000000000000000000000]
isNeg_1                (bitselect      ) [ 0000000000000000000000000000000000000]
sub_ln1311_1           (sub            ) [ 0000000000000000000000000000000000000]
sext_ln1311_2          (sext           ) [ 0000000000000000000000000000000000000]
ush_1                  (select         ) [ 0000000000000000000000000000000000000]
sext_ln1311_3          (sext           ) [ 0000000000000000000000000000000000000]
zext_ln1287_1          (zext           ) [ 0000000000000000000000000000000000000]
zext_ln1285_1          (zext           ) [ 0000000000000000000000000000000000000]
r_V_2                  (lshr           ) [ 0000000000000000000000000000000000000]
r_V_3                  (shl            ) [ 0000000000000000000000000000000000000]
tmp_12                 (bitselect      ) [ 0000000000000000000000000000000000000]
zext_ln662_1           (zext           ) [ 0000000000000000000000000000000000000]
tmp_7                  (partselect     ) [ 0000000000000000000000000000000000000]
p_Val2_12              (select         ) [ 0000000000000000000000000000000000000]
result_V_3             (sub            ) [ 0000000000000000000000000000000000000]
p_Val2_13              (select         ) [ 0000000000000000000000100000000000000]
AllCandidates_size_0_1 (load           ) [ 0000000000000000000000000000000000000]
sext_ln167             (sext           ) [ 0000001111111111111111011111111111111]
AllCandidates_y_addr   (getelementptr  ) [ 0000000000000000000000000000000000000]
store_ln168            (store          ) [ 0000000000000000000000000000000000000]
AllCandidates_w_addr   (getelementptr  ) [ 0000000000000000000000000000000000000]
store_ln169            (store          ) [ 0000000000000000000000000000000000000]
AllCandidates_h_addr   (getelementptr  ) [ 0000000000000000000000000000000000000]
store_ln170            (store          ) [ 0000000000000000000000000000000000000]
add_ln171              (add            ) [ 0000000000000000000000000000000000000]
store_ln172            (store          ) [ 0000000000000000000000000000000000000]
tmp_2                  (sitofp         ) [ 0000000000000000000000000111000000000]
value_assign           (fmul           ) [ 0000000000000000000000000000110000000]
bitcast_ln57_1         (bitcast        ) [ 0000000000000000000000000000000000000]
tmp_5                  (partselect     ) [ 0000000000000000000000000000000000000]
trunc_ln57_1           (trunc          ) [ 0000000000000000000000000000000000000]
icmp_ln57_2            (icmp           ) [ 0000000000000000000000000000011000000]
icmp_ln57_3            (icmp           ) [ 0000000000000000000000000000011000000]
tmp_i                  (fpext          ) [ 0000000000000000000000000000001111100]
tmp_6                  (fcmp           ) [ 0000000000000000000000000000001000000]
or_ln57_1              (or             ) [ 0000000000000000000000000000000000000]
and_ln57_1             (and            ) [ 0000000000000000000000000000000000000]
select_ln57_1          (select         ) [ 0000000000000000000000000000000111100]
x_assign               (dadd           ) [ 0000000000000000000000000000000000010]
p_Val2_s               (bitcast        ) [ 0000000000000000000000000000000000000]
p_Result_s             (bitselect      ) [ 0000000000000000000000000000000000000]
tmp_V                  (partselect     ) [ 0000000000000000000000000000000000000]
tmp_V_1                (trunc          ) [ 0000000000000000000000000000000000000]
mantissa_V             (bitconcatenate ) [ 0000000000000000000000000000000000000]
zext_ln682             (zext           ) [ 0000000000000000000000000000000000000]
zext_ln502             (zext           ) [ 0000000000000000000000000000000000000]
add_ln502              (add            ) [ 0000000000000000000000000000000000000]
isNeg                  (bitselect      ) [ 0000000000000000000000000000000000000]
sub_ln1311             (sub            ) [ 0000000000000000000000000000000000000]
sext_ln1311            (sext           ) [ 0000000000000000000000000000000000000]
ush                    (select         ) [ 0000000000000000000000000000000000000]
sext_ln1311_1          (sext           ) [ 0000000000000000000000000000000000000]
zext_ln1287            (zext           ) [ 0000000000000000000000000000000000000]
zext_ln1285            (zext           ) [ 0000000000000000000000000000000000000]
r_V                    (lshr           ) [ 0000000000000000000000000000000000000]
r_V_1                  (shl            ) [ 0000000000000000000000000000000000000]
tmp_10                 (bitselect      ) [ 0000000000000000000000000000000000000]
zext_ln662             (zext           ) [ 0000000000000000000000000000000000000]
tmp_s                  (partselect     ) [ 0000000000000000000000000000000000000]
p_Val2_10              (select         ) [ 0000000000000000000000000000000000000]
result_V_1             (sub            ) [ 0000000000000000000000000000000000000]
p_Val2_11              (select         ) [ 0000001111111111111111000000000000001]
AllCandidates_x_addr   (getelementptr  ) [ 0000000000000000000000000000000000000]
store_ln167            (store          ) [ 0000000000000000000000000000000000000]
br_ln172               (br             ) [ 0000000000000000000000000000000000000]
br_ln0                 (br             ) [ 0000001111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="factor">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_row"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_col">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_col"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AllCandidates_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AllCandidates_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AllCandidates_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AllCandidates_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AllCandidates_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AllCandidates_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AllCandidates_h">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AllCandidates_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AllCandidates_size_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AllCandidates_size_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IMG1_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMG1_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="winSize_width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="winSize_width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="winSize_height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="winSize_height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stages_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rectangles_array0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rectangles_array2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rectangles_array1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rectangles_array3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rectangles_array7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="coord_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="coord_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="coord_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_array0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_array1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_array2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="alpha1_array">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="alpha2_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="SUM1_data_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SUM1_data/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="SQSUM1_data_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SQSUM1_data/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="AllCandidates_size_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AllCandidates_size_0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="winSize_height_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="winSize_height_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="winSize_width_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="winSize_width_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="AllCandidates_size_r_1_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AllCandidates_size_r_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sum_col_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_col_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sum_row_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_row_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="factor_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="factor_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="IMG1_data_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="18" slack="0"/>
<pin id="208" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IMG1_data_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="it/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="SUM1_data_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="18" slack="0"/>
<pin id="221" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="SQSUM1_data_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="18" slack="0"/>
<pin id="227" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="SUM1_data_load/4 store_ln361/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="SQSUM1_data_load/4 store_ln362/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="SUM1_data_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="18" slack="2"/>
<pin id="245" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="SQSUM1_data_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="18" slack="2"/>
<pin id="251" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_1/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="AllCandidates_y_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AllCandidates_y_addr/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln168_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/22 "/>
</bind>
</comp>

<comp id="268" class="1004" name="AllCandidates_w_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AllCandidates_w_addr/22 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln169_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="18"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/22 "/>
</bind>
</comp>

<comp id="281" class="1004" name="AllCandidates_h_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AllCandidates_h_addr/22 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln170_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="18"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/22 "/>
</bind>
</comp>

<comp id="294" class="1004" name="AllCandidates_x_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="14"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AllCandidates_x_addr/36 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln167_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/36 "/>
</bind>
</comp>

<comp id="307" class="1005" name="y_0_i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="1"/>
<pin id="309" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="y_0_i_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="31" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="x_0_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="1"/>
<pin id="320" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="x_0_i_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="s_0_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_i (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="s_0_i_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_0_i/3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="sq_0_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sq_0_i (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="sq_0_i_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sq_0_i/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_y_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="1"/>
<pin id="355" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_y (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_y_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="31" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y/6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_x_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="1"/>
<pin id="367" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_x (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_x_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="31" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_cascadeClassifier_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="3" bw="31" slack="0"/>
<pin id="382" dir="0" index="4" bw="31" slack="14"/>
<pin id="383" dir="0" index="5" bw="8" slack="0"/>
<pin id="384" dir="0" index="6" bw="5" slack="0"/>
<pin id="385" dir="0" index="7" bw="5" slack="0"/>
<pin id="386" dir="0" index="8" bw="5" slack="0"/>
<pin id="387" dir="0" index="9" bw="5" slack="0"/>
<pin id="388" dir="0" index="10" bw="5" slack="0"/>
<pin id="389" dir="0" index="11" bw="5" slack="0"/>
<pin id="390" dir="0" index="12" bw="5" slack="0"/>
<pin id="391" dir="0" index="13" bw="5" slack="0"/>
<pin id="392" dir="0" index="14" bw="5" slack="0"/>
<pin id="393" dir="0" index="15" bw="4" slack="0"/>
<pin id="394" dir="0" index="16" bw="5" slack="0"/>
<pin id="395" dir="0" index="17" bw="4" slack="0"/>
<pin id="396" dir="0" index="18" bw="32" slack="0"/>
<pin id="397" dir="0" index="19" bw="32" slack="0"/>
<pin id="398" dir="0" index="20" bw="32" slack="0"/>
<pin id="399" dir="0" index="21" bw="13" slack="0"/>
<pin id="400" dir="0" index="22" bw="13" slack="0"/>
<pin id="401" dir="0" index="23" bw="14" slack="0"/>
<pin id="402" dir="0" index="24" bw="14" slack="0"/>
<pin id="403" dir="0" index="25" bw="14" slack="0"/>
<pin id="404" dir="0" index="26" bw="14" slack="0"/>
<pin id="405" dir="0" index="27" bw="12" slack="0"/>
<pin id="406" dir="1" index="28" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result1/20 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="6"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="value_assign_1/10 value_assign/25 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/6 tmp_2/21 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_i1/13 tmp_i/28 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/13 tmp_6/28 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_assign_1/15 x_assign/30 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AllCandidates_size_0_2/6 AllCandidates_size_0_1/22 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign_1 value_assign "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 tmp_i "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln342_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="31" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln342_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="y_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="31" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln349_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln349_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="18" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln349_cast/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln349_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln349_2_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln349_2_cast/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln349_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="0"/>
<pin id="512" dir="0" index="1" bw="18" slack="0"/>
<pin id="513" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln356_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln358_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="31" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln358/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln358_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln358_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="18" slack="0"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln358_cast/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln358_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln358_1_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln358_1_cast/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln358_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="18" slack="0"/>
<pin id="554" dir="0" index="1" bw="18" slack="0"/>
<pin id="555" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln358_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln154_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln155_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln154_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln347_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln347/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln347_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="31" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="x_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="31" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln349_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="0"/>
<pin id="589" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349_2/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln349_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="18" slack="1"/>
<pin id="593" dir="0" index="1" bw="18" slack="0"/>
<pin id="594" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349_1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln349_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="18" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln358_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="18" slack="1"/>
<pin id="603" dir="0" index="1" bw="18" slack="0"/>
<pin id="604" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln358_2/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln358_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln358/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln351_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln351_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351_1/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="s_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="t_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tq_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tq_1/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="t_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="3"/>
<pin id="637" dir="0" index="1" bw="32" slack="1"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tq_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="3"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tq_2/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln154_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln154_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="y_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="31" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="bitcast_ln57_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln57_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln57_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln57_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="23" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_1/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln57_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="2"/>
<pin id="697" dir="0" index="1" bw="1" slack="2"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/15 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln57_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="1"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/15 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln57_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="0" index="2" bw="64" slack="0"/>
<pin id="708" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_Val2_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/19 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Result_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/19 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln155_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln155_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="31" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="15"/>
<pin id="732" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/20 "/>
</bind>
</comp>

<comp id="734" class="1004" name="x_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="31" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/20 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln165_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/21 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_V_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="2"/>
<pin id="749" dir="0" index="2" bw="7" slack="0"/>
<pin id="750" dir="0" index="3" bw="7" slack="0"/>
<pin id="751" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/21 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_V_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="2"/>
<pin id="757" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/21 "/>
</bind>
</comp>

<comp id="758" class="1004" name="mantissa_V_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="54" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="0" index="2" bw="52" slack="0"/>
<pin id="762" dir="0" index="3" bw="1" slack="0"/>
<pin id="763" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln682_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="54" slack="0"/>
<pin id="770" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/21 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln502_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_1/21 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln502_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="0"/>
<pin id="778" dir="0" index="1" bw="11" slack="0"/>
<pin id="779" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502_1/21 "/>
</bind>
</comp>

<comp id="782" class="1004" name="isNeg_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="12" slack="0"/>
<pin id="785" dir="0" index="2" bw="5" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/21 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sub_ln1311_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="0" index="1" bw="11" slack="0"/>
<pin id="793" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/21 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln1311_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/21 "/>
</bind>
</comp>

<comp id="800" class="1004" name="ush_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="11" slack="0"/>
<pin id="803" dir="0" index="2" bw="12" slack="0"/>
<pin id="804" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/21 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln1311_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="12" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/21 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln1287_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="0"/>
<pin id="814" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/21 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln1285_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285_1/21 "/>
</bind>
</comp>

<comp id="820" class="1004" name="r_V_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="54" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/21 "/>
</bind>
</comp>

<comp id="826" class="1004" name="r_V_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="54" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/21 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_12_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="54" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/21 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln662_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/21 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_7_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="0" index="1" bw="137" slack="0"/>
<pin id="847" dir="0" index="2" bw="7" slack="0"/>
<pin id="848" dir="0" index="3" bw="8" slack="0"/>
<pin id="849" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="854" class="1004" name="p_Val2_12_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="0" index="2" bw="32" slack="0"/>
<pin id="858" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/21 "/>
</bind>
</comp>

<comp id="862" class="1004" name="result_V_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/21 "/>
</bind>
</comp>

<comp id="868" class="1004" name="p_Val2_13_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="2"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="32" slack="0"/>
<pin id="872" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/21 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln167_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/22 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln171_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/22 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln172_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="17"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/22 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln57_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_1/28 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="0" index="3" bw="6" slack="0"/>
<pin id="902" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/28 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln57_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/28 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln57_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_2/28 "/>
</bind>
</comp>

<comp id="917" class="1004" name="icmp_ln57_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="23" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_3/28 "/>
</bind>
</comp>

<comp id="923" class="1004" name="or_ln57_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="2"/>
<pin id="925" dir="0" index="1" bw="1" slack="2"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_1/30 "/>
</bind>
</comp>

<comp id="927" class="1004" name="and_ln57_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="1"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_1/30 "/>
</bind>
</comp>

<comp id="932" class="1004" name="select_ln57_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="0" index="2" bw="64" slack="0"/>
<pin id="936" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/30 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_Val2_s_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/35 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Result_s_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="64" slack="0"/>
<pin id="947" dir="0" index="2" bw="7" slack="0"/>
<pin id="948" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/35 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_V_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="0"/>
<pin id="954" dir="0" index="1" bw="64" slack="0"/>
<pin id="955" dir="0" index="2" bw="7" slack="0"/>
<pin id="956" dir="0" index="3" bw="7" slack="0"/>
<pin id="957" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/35 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_V_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="0"/>
<pin id="964" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/35 "/>
</bind>
</comp>

<comp id="966" class="1004" name="mantissa_V_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="54" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="0" index="2" bw="52" slack="0"/>
<pin id="970" dir="0" index="3" bw="1" slack="0"/>
<pin id="971" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/35 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln682_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="54" slack="0"/>
<pin id="978" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/35 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln502_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="11" slack="0"/>
<pin id="982" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/35 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln502_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="0"/>
<pin id="986" dir="0" index="1" bw="11" slack="0"/>
<pin id="987" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/35 "/>
</bind>
</comp>

<comp id="990" class="1004" name="isNeg_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="12" slack="0"/>
<pin id="993" dir="0" index="2" bw="5" slack="0"/>
<pin id="994" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/35 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sub_ln1311_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="0"/>
<pin id="1000" dir="0" index="1" bw="11" slack="0"/>
<pin id="1001" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/35 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sext_ln1311_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="11" slack="0"/>
<pin id="1006" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/35 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="ush_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="11" slack="0"/>
<pin id="1011" dir="0" index="2" bw="12" slack="0"/>
<pin id="1012" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/35 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1311_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="0"/>
<pin id="1018" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/35 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln1287_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="12" slack="0"/>
<pin id="1022" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/35 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln1285_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="12" slack="0"/>
<pin id="1026" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/35 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="r_V_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="54" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/35 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="r_V_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="54" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/35 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_10_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="54" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/35 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln662_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/35 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_s_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="137" slack="0"/>
<pin id="1055" dir="0" index="2" bw="7" slack="0"/>
<pin id="1056" dir="0" index="3" bw="8" slack="0"/>
<pin id="1057" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/35 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="p_Val2_10_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="0" index="2" bw="32" slack="0"/>
<pin id="1066" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/35 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="result_V_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/35 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="p_Val2_11_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="0"/>
<pin id="1079" dir="0" index="2" bw="32" slack="0"/>
<pin id="1080" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/35 "/>
</bind>
</comp>

<comp id="1084" class="1007" name="grp_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="32" slack="1"/>
<pin id="1088" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln352/4 zext_ln352/4 sq/4 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="winSize_height_read_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="18"/>
<pin id="1094" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="winSize_height_read "/>
</bind>
</comp>

<comp id="1097" class="1005" name="winSize_width_read_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="18"/>
<pin id="1099" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="winSize_width_read "/>
</bind>
</comp>

<comp id="1102" class="1005" name="AllCandidates_size_r_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AllCandidates_size_r_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sum_col_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_col_read "/>
</bind>
</comp>

<comp id="1113" class="1005" name="sum_row_read_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_row_read "/>
</bind>
</comp>

<comp id="1119" class="1005" name="factor_read_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="6"/>
<pin id="1121" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="factor_read "/>
</bind>
</comp>

<comp id="1127" class="1005" name="y_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="31" slack="0"/>
<pin id="1129" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="add_ln349_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="18" slack="1"/>
<pin id="1134" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln349 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="icmp_ln356_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="2"/>
<pin id="1139" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln356 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="add_ln358_1_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="18" slack="1"/>
<pin id="1145" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln358_1 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="AllCandidates_size_0_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AllCandidates_size_0 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="add_ln154_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln154 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="add_ln155_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="15"/>
<pin id="1162" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="add_ln155 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="x_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="31" slack="0"/>
<pin id="1170" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="zext_ln349_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="64" slack="2"/>
<pin id="1175" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln349 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="IMG1_data_addr_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="17" slack="1"/>
<pin id="1181" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IMG1_data_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="add_ln358_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="18" slack="1"/>
<pin id="1186" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln358_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="SUM1_data_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="17" slack="1"/>
<pin id="1191" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="SQSUM1_data_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="17" slack="1"/>
<pin id="1196" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="s_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1206" class="1005" name="sq_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sq "/>
</bind>
</comp>

<comp id="1213" class="1005" name="zext_ln154_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="y_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="31" slack="0"/>
<pin id="1223" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1226" class="1005" name="icmp_ln57_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="2"/>
<pin id="1228" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln57_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="2"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp_3_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="select_ln57_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="1"/>
<pin id="1243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_Val2_5_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="2"/>
<pin id="1248" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="p_Result_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="2"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="zext_ln155_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln155 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="x_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="31" slack="0"/>
<pin id="1267" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1270" class="1005" name="icmp_ln165_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="15"/>
<pin id="1272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="p_Val2_13_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="sext_ln167_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="14"/>
<pin id="1281" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sext_ln167 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="icmp_ln57_2_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="2"/>
<pin id="1286" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57_2 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="icmp_ln57_3_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="2"/>
<pin id="1291" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57_3 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_6_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln57_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="64" slack="1"/>
<pin id="1301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="x_assign_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="1"/>
<pin id="1306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="1309" class="1005" name="p_Val2_11_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="94" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="94" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="223" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="94" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="94" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="94" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="94" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="92" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="92" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="74" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="407"><net_src comp="122" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="408"><net_src comp="369" pin="4"/><net_sink comp="377" pin=3"/></net>

<net id="409"><net_src comp="353" pin="1"/><net_sink comp="377" pin=4"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="377" pin=5"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="377" pin=6"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="377" pin=7"/></net>

<net id="413"><net_src comp="28" pin="0"/><net_sink comp="377" pin=8"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="377" pin=9"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="377" pin=10"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="377" pin=11"/></net>

<net id="417"><net_src comp="36" pin="0"/><net_sink comp="377" pin=12"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="377" pin=13"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="377" pin=14"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="377" pin=15"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="377" pin=16"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="377" pin=17"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="377" pin=18"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="377" pin=19"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="377" pin=20"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="377" pin=21"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="377" pin=22"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="377" pin=23"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="377" pin=24"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="377" pin=25"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="377" pin=26"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="377" pin=27"/></net>

<net id="447"><net_src comp="106" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="458"><net_src comp="437" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="463"><net_src comp="433" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="469"><net_src comp="440" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="474"><net_src comp="311" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="311" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="311" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="311" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="490" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="502" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="311" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="86" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="471" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="78" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="522" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="532" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="544" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="90" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="322" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="322" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="322" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="605"><net_src comp="587" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="614"><net_src comp="211" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="211" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="329" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="611" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="229" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="235" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="625" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="641"><net_src comp="635" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="642" pin=2"/></net>

<net id="648"><net_src comp="642" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="652"><net_src comp="357" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="357" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="460" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="96" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="98" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="682"><net_src comp="665" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="669" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="102" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="679" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="104" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="712"><net_src comp="704" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="716"><net_src comp="448" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="118" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="120" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="369" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="369" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="76" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="377" pin="28"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="84" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="752"><net_src comp="128" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="130" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="754"><net_src comp="132" pin="0"/><net_sink comp="746" pin=3"/></net>

<net id="764"><net_src comp="134" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="136" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="138" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="758" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="746" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="140" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="142" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="144" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="146" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="746" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="782" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="776" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="800" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="808" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="758" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="768" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="812" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="148" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="820" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="150" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="152" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="826" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="150" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="154" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="859"><net_src comp="782" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="840" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="844" pin="4"/><net_sink comp="854" pin=2"/></net>

<net id="866"><net_src comp="92" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="854" pin="3"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="854" pin="3"/><net_sink comp="868" pin=2"/></net>

<net id="878"><net_src comp="452" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="886"><net_src comp="88" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="452" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="460" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="903"><net_src comp="96" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="98" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="100" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="893" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="897" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="102" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="907" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="104" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="931"><net_src comp="923" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="108" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="110" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="949"><net_src comp="118" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="941" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="120" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="958"><net_src comp="128" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="941" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="130" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="132" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="965"><net_src comp="941" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="972"><net_src comp="134" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="136" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="962" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="975"><net_src comp="138" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="979"><net_src comp="966" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="952" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="140" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="980" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="142" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="144" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="146" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="952" pin="4"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="990" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="984" pin="2"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="1008" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="966" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="976" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1020" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="148" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="1028" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="150" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1058"><net_src comp="152" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1034" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="150" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="154" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1067"><net_src comp="990" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1048" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1052" pin="4"/><net_sink comp="1062" pin=2"/></net>

<net id="1074"><net_src comp="92" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="944" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="1062" pin="3"/><net_sink comp="1076" pin=2"/></net>

<net id="1089"><net_src comp="615" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="615" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="341" pin="1"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="168" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1100"><net_src comp="174" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1105"><net_src comp="180" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1110"><net_src comp="186" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1116"><net_src comp="192" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1122"><net_src comp="198" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1130"><net_src comp="480" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1135"><net_src comp="510" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1140"><net_src comp="516" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1146"><net_src comp="552" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1151"><net_src comp="164" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1158"><net_src comp="558" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1163"><net_src comp="563" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1171"><net_src comp="581" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1176"><net_src comp="596" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1182"><net_src comp="204" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1187"><net_src comp="601" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1192"><net_src comp="217" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1197"><net_src comp="223" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1202"><net_src comp="619" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1209"><net_src comp="1084" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1212"><net_src comp="1206" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1216"><net_src comp="649" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1224"><net_src comp="659" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1229"><net_src comp="683" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1234"><net_src comp="689" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1239"><net_src comp="443" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1244"><net_src comp="704" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1249"><net_src comp="713" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1255"><net_src comp="717" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1260"><net_src comp="725" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1268"><net_src comp="734" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1273"><net_src comp="740" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="868" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1282"><net_src comp="875" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1287"><net_src comp="911" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1292"><net_src comp="917" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1297"><net_src comp="443" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1302"><net_src comp="932" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1307"><net_src comp="448" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1312"><net_src comp="1076" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AllCandidates_x | {36 }
	Port: AllCandidates_y | {22 }
	Port: AllCandidates_w | {22 }
	Port: AllCandidates_h | {22 }
	Port: coord_8 | {20 21 }
	Port: coord_9 | {20 21 }
	Port: coord_10 | {20 21 }
 - Input state : 
	Port: processImage : factor | {1 }
	Port: processImage : sum_row | {1 }
	Port: processImage : sum_col | {1 }
	Port: processImage : AllCandidates_size_r | {1 }
	Port: processImage : IMG1_data | {3 4 }
	Port: processImage : winSize_width | {1 }
	Port: processImage : winSize_height | {1 }
	Port: processImage : stages_array | {20 21 }
	Port: processImage : rectangles_array0 | {20 21 }
	Port: processImage : rectangles_array2 | {20 21 }
	Port: processImage : rectangles_array1 | {20 21 }
	Port: processImage : rectangles_array3 | {20 21 }
	Port: processImage : rectangles_array4 | {20 21 }
	Port: processImage : rectangles_array6 | {20 21 }
	Port: processImage : rectangles_array5 | {20 21 }
	Port: processImage : rectangles_array7 | {20 21 }
	Port: processImage : rectangles_array8 | {20 21 }
	Port: processImage : rectangles_array10 | {20 21 }
	Port: processImage : rectangles_array9 | {20 21 }
	Port: processImage : rectangles_array11 | {20 21 }
	Port: processImage : coord_8 | {20 21 }
	Port: processImage : coord_9 | {20 21 }
	Port: processImage : coord_10 | {20 21 }
	Port: processImage : tree_thresh_array | {20 21 }
	Port: processImage : weights_array0 | {20 21 }
	Port: processImage : weights_array1 | {20 21 }
	Port: processImage : weights_array2 | {20 21 }
	Port: processImage : alpha1_array | {20 21 }
	Port: processImage : alpha2_array | {20 21 }
	Port: processImage : stages_thresh_array | {20 21 }
  - Chain level:
	State 1
	State 2
		zext_ln342 : 1
		icmp_ln342 : 2
		y_1 : 1
		br_ln342 : 3
		trunc_ln349 : 1
		zext_ln349_cast : 2
		trunc_ln349_1 : 1
		zext_ln349_2_cast : 2
		add_ln349 : 3
		icmp_ln356 : 1
		add_ln358 : 2
		trunc_ln358 : 3
		sext_ln358_cast : 4
		trunc_ln358_1 : 3
		sext_ln358_1_cast : 4
		add_ln358_1 : 5
		store_ln154 : 1
	State 3
		zext_ln347 : 1
		icmp_ln347 : 2
		x_1 : 1
		br_ln347 : 3
		trunc_ln349_2 : 1
		add_ln349_1 : 2
		zext_ln349 : 3
		IMG1_data_addr : 4
		add_ln358_2 : 2
		it : 5
	State 4
		SUM1_data_addr : 1
		SQSUM1_data_addr : 1
		zext_ln351 : 1
		zext_ln351_1 : 1
		s : 2
		mul_ln352 : 2
		zext_ln352 : 3
		sq : 4
		SUM1_data_load : 2
		SQSUM1_data_load : 2
	State 5
		t_1 : 1
		tq_1 : 1
		t_2 : 2
		tq_2 : 2
		store_ln361 : 3
		store_ln362 : 3
	State 6
		zext_ln154 : 1
		icmp_ln154 : 2
		y : 1
		br_ln154 : 3
		tmp : 2
		ret_ln175 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_1 : 1
		trunc_ln57 : 1
		icmp_ln57 : 2
		icmp_ln57_1 : 2
	State 14
	State 15
		x_assign_1 : 1
	State 16
	State 17
	State 18
	State 19
		p_Val2_5 : 1
		p_Result_1 : 2
	State 20
		zext_ln155 : 1
		icmp_ln155 : 2
		x : 1
		br_ln155 : 3
		result1 : 1
	State 21
		icmp_ln165 : 1
		br_ln165 : 2
		mantissa_V_1 : 1
		zext_ln682_1 : 2
		zext_ln502_1 : 1
		add_ln502_1 : 2
		isNeg_1 : 3
		sub_ln1311_1 : 1
		sext_ln1311_2 : 2
		ush_1 : 4
		sext_ln1311_3 : 5
		zext_ln1287_1 : 6
		zext_ln1285_1 : 6
		r_V_2 : 7
		r_V_3 : 7
		tmp_12 : 8
		zext_ln662_1 : 9
		tmp_7 : 8
		p_Val2_12 : 10
		result_V_3 : 11
		p_Val2_13 : 12
	State 22
		sext_ln167 : 1
		AllCandidates_y_addr : 2
		store_ln168 : 3
		AllCandidates_w_addr : 2
		store_ln169 : 3
		AllCandidates_h_addr : 2
		store_ln170 : 3
		add_ln171 : 1
		store_ln172 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		tmp_5 : 1
		trunc_ln57_1 : 1
		icmp_ln57_2 : 2
		icmp_ln57_3 : 2
	State 29
	State 30
		x_assign : 1
	State 31
	State 32
	State 33
	State 34
	State 35
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln502 : 2
		add_ln502 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		r_V_1 : 8
		tmp_10 : 9
		zext_ln662 : 10
		tmp_s : 9
		p_Val2_10 : 11
		result_V_1 : 12
		p_Val2_11 : 13
	State 36
		store_ln167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |    grp_cascadeClassifier_fu_377    |    22   |  31.187 |   3112  |   3504  |
|----------|------------------------------------|---------|---------|---------|---------|
|   dadd   |             grp_fu_448             |    3    |    0    |   445   |   781   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             y_1_fu_480             |    0    |    0    |    0    |    38   |
|          |          add_ln349_fu_510          |    0    |    0    |    0    |    25   |
|          |          add_ln358_fu_522          |    0    |    0    |    0    |    38   |
|          |         add_ln358_1_fu_552         |    0    |    0    |    0    |    25   |
|          |          add_ln154_fu_558          |    0    |    0    |    0    |    39   |
|          |          add_ln155_fu_563          |    0    |    0    |    0    |    39   |
|          |             x_1_fu_581             |    0    |    0    |    0    |    38   |
|          |         add_ln349_1_fu_591         |    0    |    0    |    0    |    25   |
|    add   |         add_ln358_2_fu_601         |    0    |    0    |    0    |    25   |
|          |              s_fu_619              |    0    |    0    |    0    |    39   |
|          |             t_1_fu_625             |    0    |    0    |    0    |    39   |
|          |             tq_1_fu_630            |    0    |    0    |    0    |    39   |
|          |              y_fu_659              |    0    |    0    |    0    |    38   |
|          |              x_fu_734              |    0    |    0    |    0    |    38   |
|          |         add_ln502_1_fu_776         |    0    |    0    |    0    |    18   |
|          |          add_ln171_fu_882          |    0    |    0    |    0    |    39   |
|          |          add_ln502_fu_984          |    0    |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|---------|
|  sitofp  |             grp_fu_437             |    0    |    0    |   168   |   339   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             t_2_fu_635             |    0    |    0    |    0    |    32   |
|          |             tq_2_fu_642            |    0    |    0    |    0    |    32   |
|          |         select_ln57_fu_704         |    0    |    0    |    0    |    64   |
|          |            ush_1_fu_800            |    0    |    0    |    0    |    12   |
|  select  |          p_Val2_12_fu_854          |    0    |    0    |    0    |    32   |
|          |          p_Val2_13_fu_868          |    0    |    0    |    0    |    32   |
|          |        select_ln57_1_fu_932        |    0    |    0    |    0    |    64   |
|          |             ush_fu_1008            |    0    |    0    |    0    |    12   |
|          |          p_Val2_10_fu_1062         |    0    |    0    |    0    |    32   |
|          |          p_Val2_11_fu_1076         |    0    |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|---------|
|   lshr   |            r_V_2_fu_820            |    0    |    0    |    0    |   162   |
|          |             r_V_fu_1028            |    0    |    0    |    0    |   162   |
|----------|------------------------------------|---------|---------|---------|---------|
|    shl   |            r_V_3_fu_826            |    0    |    0    |    0    |   162   |
|          |            r_V_1_fu_1034           |    0    |    0    |    0    |   162   |
|----------|------------------------------------|---------|---------|---------|---------|
|   fmul   |             grp_fu_433             |    3    |    0    |   128   |   138   |
|----------|------------------------------------|---------|---------|---------|---------|
|   fpext  |             grp_fu_440             |    0    |    0    |   100   |   139   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          icmp_ln342_fu_475         |    0    |    0    |    0    |    18   |
|          |          icmp_ln356_fu_516         |    0    |    0    |    0    |    18   |
|          |          icmp_ln347_fu_576         |    0    |    0    |    0    |    18   |
|          |          icmp_ln154_fu_654         |    0    |    0    |    0    |    18   |
|   icmp   |          icmp_ln57_fu_683          |    0    |    0    |    0    |    11   |
|          |         icmp_ln57_1_fu_689         |    0    |    0    |    0    |    18   |
|          |          icmp_ln155_fu_729         |    0    |    0    |    0    |    18   |
|          |          icmp_ln165_fu_740         |    0    |    0    |    0    |    11   |
|          |         icmp_ln57_2_fu_911         |    0    |    0    |    0    |    11   |
|          |         icmp_ln57_3_fu_917         |    0    |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|---------|
|   fcmp   |             grp_fu_443             |    0    |    0    |    66   |    66   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         sub_ln1311_1_fu_790        |    0    |    0    |    0    |    18   |
|    sub   |          result_V_3_fu_862         |    0    |    0    |    0    |    39   |
|          |          sub_ln1311_fu_998         |    0    |    0    |    0    |    18   |
|          |         result_V_1_fu_1070         |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|    or    |           or_ln57_fu_695           |    0    |    0    |    0    |    6    |
|          |          or_ln57_1_fu_923          |    0    |    0    |    0    |    6    |
|----------|------------------------------------|---------|---------|---------|---------|
|    and   |           and_ln57_fu_699          |    0    |    0    |    0    |    6    |
|          |          and_ln57_1_fu_927         |    0    |    0    |    0    |    6    |
|----------|------------------------------------|---------|---------|---------|---------|
|  muladd  |             grp_fu_1084            |    1    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   winSize_height_read_read_fu_168  |    0    |    0    |    0    |    0    |
|          |   winSize_width_read_read_fu_174   |    0    |    0    |    0    |    0    |
|   read   | AllCandidates_size_r_1_read_fu_180 |    0    |    0    |    0    |    0    |
|          |      sum_col_read_read_fu_186      |    0    |    0    |    0    |    0    |
|          |      sum_row_read_read_fu_192      |    0    |    0    |    0    |    0    |
|          |       factor_read_read_fu_198      |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          zext_ln342_fu_471         |    0    |    0    |    0    |    0    |
|          |          zext_ln347_fu_572         |    0    |    0    |    0    |    0    |
|          |          zext_ln349_fu_596         |    0    |    0    |    0    |    0    |
|          |          zext_ln351_fu_611         |    0    |    0    |    0    |    0    |
|          |         zext_ln351_1_fu_615        |    0    |    0    |    0    |    0    |
|          |          zext_ln154_fu_649         |    0    |    0    |    0    |    0    |
|          |          zext_ln155_fu_725         |    0    |    0    |    0    |    0    |
|          |         zext_ln682_1_fu_768        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln502_1_fu_772        |    0    |    0    |    0    |    0    |
|          |        zext_ln1287_1_fu_812        |    0    |    0    |    0    |    0    |
|          |        zext_ln1285_1_fu_816        |    0    |    0    |    0    |    0    |
|          |         zext_ln662_1_fu_840        |    0    |    0    |    0    |    0    |
|          |          zext_ln682_fu_976         |    0    |    0    |    0    |    0    |
|          |          zext_ln502_fu_980         |    0    |    0    |    0    |    0    |
|          |         zext_ln1287_fu_1020        |    0    |    0    |    0    |    0    |
|          |         zext_ln1285_fu_1024        |    0    |    0    |    0    |    0    |
|          |         zext_ln662_fu_1048         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         trunc_ln349_fu_486         |    0    |    0    |    0    |    0    |
|          |        trunc_ln349_1_fu_498        |    0    |    0    |    0    |    0    |
|          |         trunc_ln358_fu_528         |    0    |    0    |    0    |    0    |
|          |        trunc_ln358_1_fu_540        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln349_2_fu_587        |    0    |    0    |    0    |    0    |
|          |          trunc_ln57_fu_679         |    0    |    0    |    0    |    0    |
|          |           tmp_V_3_fu_755           |    0    |    0    |    0    |    0    |
|          |         trunc_ln57_1_fu_907        |    0    |    0    |    0    |    0    |
|          |           tmp_V_1_fu_962           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |       zext_ln349_cast_fu_490       |    0    |    0    |    0    |    0    |
|          |      zext_ln349_2_cast_fu_502      |    0    |    0    |    0    |    0    |
|bitconcatenate|       sext_ln358_cast_fu_532       |    0    |    0    |    0    |    0    |
|          |      sext_ln358_1_cast_fu_544      |    0    |    0    |    0    |    0    |
|          |         mantissa_V_1_fu_758        |    0    |    0    |    0    |    0    |
|          |          mantissa_V_fu_966         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          sext_ln358_fu_606         |    0    |    0    |    0    |    0    |
|          |        sext_ln1311_2_fu_796        |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln1311_3_fu_808        |    0    |    0    |    0    |    0    |
|          |          sext_ln167_fu_875         |    0    |    0    |    0    |    0    |
|          |         sext_ln1311_fu_1004        |    0    |    0    |    0    |    0    |
|          |        sext_ln1311_1_fu_1016       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_1_fu_669            |    0    |    0    |    0    |    0    |
|          |           tmp_V_2_fu_746           |    0    |    0    |    0    |    0    |
|partselect|            tmp_7_fu_844            |    0    |    0    |    0    |    0    |
|          |            tmp_5_fu_897            |    0    |    0    |    0    |    0    |
|          |            tmp_V_fu_952            |    0    |    0    |    0    |    0    |
|          |            tmp_s_fu_1052           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          p_Result_1_fu_717         |    0    |    0    |    0    |    0    |
|          |           isNeg_1_fu_782           |    0    |    0    |    0    |    0    |
| bitselect|            tmp_12_fu_832           |    0    |    0    |    0    |    0    |
|          |          p_Result_s_fu_944         |    0    |    0    |    0    |    0    |
|          |            isNeg_fu_990            |    0    |    0    |    0    |    0    |
|          |           tmp_10_fu_1040           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    29   |  31.187 |   4019  |   6816  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|SQSUM1_data|   256  |    0   |    0   |    0   |
| SUM1_data |   256  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |   512  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| AllCandidates_size_0_reg_1148 |   32   |
|AllCandidates_size_r_1_reg_1102|   32   |
|    IMG1_data_addr_reg_1179    |   17   |
|   SQSUM1_data_addr_reg_1194   |   17   |
|    SUM1_data_addr_reg_1189    |   17   |
|       add_ln154_reg_1155      |   32   |
|       add_ln155_reg_1160      |   32   |
|       add_ln349_reg_1132      |   18   |
|      add_ln358_1_reg_1143     |   18   |
|      add_ln358_2_reg_1184     |   18   |
|      factor_read_reg_1119     |   32   |
|      icmp_ln165_reg_1270      |    1   |
|      icmp_ln356_reg_1137      |    1   |
|      icmp_ln57_1_reg_1231     |    1   |
|      icmp_ln57_2_reg_1284     |    1   |
|      icmp_ln57_3_reg_1289     |    1   |
|       icmp_ln57_reg_1226      |    1   |
|      p_Result_1_reg_1252      |    1   |
|       p_Val2_11_reg_1309      |   32   |
|       p_Val2_13_reg_1274      |   32   |
|       p_Val2_5_reg_1246       |   64   |
|          p_x_reg_365          |   31   |
|          p_y_reg_353          |   31   |
|            reg_455            |   32   |
|            reg_460            |   32   |
|            reg_466            |   64   |
|         s_0_i_reg_329         |   32   |
|           s_reg_1199          |   32   |
|     select_ln57_1_reg_1299    |   64   |
|      select_ln57_reg_1241     |   64   |
|      sext_ln167_reg_1279      |   64   |
|         sq_0_i_reg_341        |   32   |
|          sq_reg_1206          |   32   |
|     sum_col_read_reg_1107     |   32   |
|     sum_row_read_reg_1113     |   32   |
|         tmp_3_reg_1236        |    1   |
|         tmp_6_reg_1294        |    1   |
|  winSize_height_read_reg_1092 |   32   |
|  winSize_width_read_reg_1097  |   32   |
|         x_0_i_reg_318         |   31   |
|          x_1_reg_1168         |   31   |
|       x_assign_reg_1304       |   64   |
|           x_reg_1265          |   31   |
|         y_0_i_reg_307         |   31   |
|          y_1_reg_1127         |   31   |
|           y_reg_1221          |   31   |
|      zext_ln154_reg_1213      |   32   |
|      zext_ln155_reg_1257      |   32   |
|      zext_ln349_reg_1173      |   64   |
+-------------------------------+--------+
|             Total             |  1418  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_229 |  p0  |   3  |  17  |   51   ||    15   |
| grp_access_fu_235 |  p0  |   3  |  17  |   51   ||    15   |
|   s_0_i_reg_329   |  p0  |   2  |  32  |   64   ||    9    |
|   sq_0_i_reg_341  |  p0  |   2  |  32  |   64   ||    9    |
|    p_y_reg_353    |  p0  |   2  |  31  |   62   ||    9    |
|    p_x_reg_365    |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_437    |  p0  |   3  |  31  |   93   ||    15   |
|     grp_fu_448    |  p1  |   4  |  64  |   256  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   737  ||  9.8915 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   29   |   31   |  4019  |  6816  |    -   |
|   Memory  |   512  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   111  |    -   |
|  Register |    -   |    -   |    -   |  1418  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   512  |   29   |   41   |  5437  |  6927  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
