{"2411.00843": {"publish_time": "2024-10-30", "title": "The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation", "paper_summary": "Logic synthesis is a crucial phase in the circuit design process, responsible\nfor transforming hardware description language (HDL) designs into optimized\nnetlists. However, traditional logic synthesis methods are computationally\nintensive, restricting their iterative use in refining chip designs. Recent\nadvancements in large language models (LLMs), particularly those fine-tuned on\nprogramming languages, present a promising alternative. In this paper, we\nintroduce VeriDistill, the first end-to-end machine learning model that\ndirectly processes raw Verilog code to predict circuit quality-of-result\nmetrics. Our model employs a novel knowledge distillation method, transferring\nlow-level circuit insights via graphs into the predictor based on LLM.\nExperiments show VeriDistill outperforms state-of-the-art baselines on\nlarge-scale Verilog datasets and demonstrates robust performance when evaluated\non out-of-distribution datasets.", "paper_summary_zh": "\u908f\u8f2f\u5408\u6210\u662f\u96fb\u8def\u8a2d\u8a08\u904e\u7a0b\u4e2d\u81f3\u95dc\u91cd\u8981\u7684\u4e00\u500b\u968e\u6bb5\uff0c\u8ca0\u8cac\u5c07\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00 (HDL) \u8a2d\u8a08\u8f49\u63db\u70ba\u6700\u4f73\u5316\u7684\u7db2\u8def\u8868\u3002\u7136\u800c\uff0c\u50b3\u7d71\u7684\u908f\u8f2f\u5408\u6210\u65b9\u6cd5\u5728\u904b\u7b97\u4e0a\u5f88\u5bc6\u96c6\uff0c\u9650\u5236\u4e86\u5b83\u5011\u5728\u7cbe\u7149\u6676\u7247\u8a2d\u8a08\u4e2d\u7684\u53cd\u8986\u4f7f\u7528\u3002\u6700\u8fd1\u5927\u578b\u8a9e\u8a00\u6a21\u578b (LLM) \u7684\u9032\u5c55\uff0c\u7279\u5225\u662f\u90a3\u4e9b\u7d93\u904e\u7a0b\u5f0f\u8a9e\u8a00\u5fae\u8abf\u7684\uff0c\u63d0\u4f9b\u4e86\u4e00\u500b\u6709\u5e0c\u671b\u7684\u66ff\u4ee3\u65b9\u6848\u3002\u5728\u672c\u6587\u4e2d\uff0c\u6211\u5011\u4ecb\u7d39\u4e86 VeriDistill\uff0c\u7b2c\u4e00\u500b\u7aef\u5230\u7aef\u7684\u6a5f\u5668\u5b78\u7fd2\u6a21\u578b\uff0c\u5b83\u76f4\u63a5\u8655\u7406\u539f\u59cb Verilog \u7a0b\u5f0f\u78bc\u4ee5\u9810\u6e2c\u96fb\u8def\u54c1\u8cea\u7d50\u679c\u6307\u6a19\u3002\u6211\u5011\u7684\u6a21\u578b\u63a1\u7528\u4e86\u4e00\u7a2e\u65b0\u7a4e\u7684\u77e5\u8b58\u63d0\u7149\u65b9\u6cd5\uff0c\u901a\u904e\u5716\u8868\u5c07\u4f4e\u968e\u96fb\u8def\u898b\u89e3\u50b3\u8f38\u5230\u57fa\u65bc LLM \u7684\u9810\u6e2c\u5668\u4e2d\u3002\u5be6\u9a57\u8868\u660e\uff0cVeriDistill \u5728\u5927\u898f\u6a21 Verilog \u8cc7\u6599\u96c6\u4e0a\u512a\u65bc\u6700\u5148\u9032\u7684\u57fa\u6e96\uff0c\u4e26\u4e14\u5728\u5728\u5206\u4f48\u5916\u8cc7\u6599\u96c6\u4e0a\u9032\u884c\u8a55\u4f30\u6642\u8868\u73fe\u51fa\u7a69\u5065\u7684\u6548\u80fd\u3002", "author": "Reza Moravej et.al.", "authors": "Reza Moravej, Saurabh Bodhe, Zhanguang Zhang, Didier Chetelat, Dimitrios Tsaras, Yingxue Zhang, Hui-Ling Zhen, Jianye Hao, Mingxuan Yuan", "id": "2411.00843v1", "paper_url": "http://arxiv.org/abs/2411.00843v1", "repo": "null"}}