{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 15:45:10 2012 " "Info: Processing started: Thu Feb 09 15:45:10 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TestSDRAM0 -c TestSDRAM0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TestSDRAM0 -c TestSDRAM0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lcdline1_sig\[70\] " "Warning: Node \"lcdline1_sig\[70\]\" is a latch" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 287 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcdline1_sig\[101\] " "Warning: Node \"lcdline1_sig\[101\]\" is a latch" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 287 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lcdline1_sig\[92\] " "Warning: Node \"lcdline1_sig\[92\]\" is a latch" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 287 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Line:LCDDE2\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Line:LCDDE2\|CLK_400HZ\" as buffer" {  } { { "lcd_line.vhd" "" { Text "c:/users/saad/documents/sem_6/projekt_altera_de2-70/projekt_de2-70_sdram/quellcode/main/testprogramm/de2core/lcd_line.vhd" 41 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Line:LCDDE2\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 register zaehler_sig\[7\] register errorlesen_sig\[1\] 2.853 ns " "Info: Slack time is 2.853 ns for clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" between source register \"zaehler_sig\[7\]\" and destination register \"errorlesen_sig\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "139.92 MHz 7.147 ns " "Info: Fmax is 139.92 MHz (period= 7.147 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.786 ns + Largest register register " "Info: + Largest register to register requirement is 9.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.382 ns " "Info: + Latch edge is 7.382 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 destination 2.788 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.788 ns errorlesen_sig\[1\] 3 REG LCFF_X43_Y29_N5 28 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.788 ns; Loc. = LCFF_X43_Y29_N5; Fanout = 28; REG Node = 'errorlesen_sig\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl errorlesen_sig[1] } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.26 % ) " "Info: Total cell delay = 0.537 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.251 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} errorlesen_sig[1] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 source 2.788 ns - Longest register " "Info: - Longest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.788 ns zaehler_sig\[7\] 3 REG LCFF_X42_Y28_N25 5 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.788 ns; Loc. = LCFF_X42_Y28_N25; Fanout = 5; REG Node = 'zaehler_sig\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl zaehler_sig[7] } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.26 % ) " "Info: Total cell delay = 0.537 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.251 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl zaehler_sig[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} zaehler_sig[7] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} errorlesen_sig[1] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl zaehler_sig[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} zaehler_sig[7] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} errorlesen_sig[1] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl zaehler_sig[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} zaehler_sig[7] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.933 ns - Longest register register " "Info: - Longest register to register delay is 6.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zaehler_sig\[7\] 1 REG LCFF_X42_Y28_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y28_N25; Fanout = 5; REG Node = 'zaehler_sig\[7\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { zaehler_sig[7] } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.438 ns) 0.792 ns Equal2~1 2 COMB LCCOMB_X42_Y28_N12 1 " "Info: 2: + IC(0.354 ns) + CELL(0.438 ns) = 0.792 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { zaehler_sig[7] Equal2~1 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.410 ns) 1.665 ns Equal2~2 3 COMB LCCOMB_X43_Y28_N10 4 " "Info: 3: + IC(0.463 ns) + CELL(0.410 ns) = 1.665 ns; Loc. = LCCOMB_X43_Y28_N10; Fanout = 4; COMB Node = 'Equal2~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Equal2~1 Equal2~2 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.410 ns) 2.345 ns Equal2~3 4 COMB LCCOMB_X43_Y28_N12 4 " "Info: 4: + IC(0.270 ns) + CELL(0.410 ns) = 2.345 ns; Loc. = LCCOMB_X43_Y28_N12; Fanout = 4; COMB Node = 'Equal2~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.744 ns Equal2~4 5 COMB LCCOMB_X43_Y28_N14 4 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.744 ns; Loc. = LCCOMB_X43_Y28_N14; Fanout = 4; COMB Node = 'Equal2~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Equal2~3 Equal2~4 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 3.297 ns Equal2~5 6 COMB LCCOMB_X43_Y28_N8 4 " "Info: 6: + IC(0.278 ns) + CELL(0.275 ns) = 3.297 ns; Loc. = LCCOMB_X43_Y28_N8; Fanout = 4; COMB Node = 'Equal2~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Equal2~4 Equal2~5 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 3.844 ns Equal2~6 7 COMB LCCOMB_X43_Y28_N26 4 " "Info: 7: + IC(0.272 ns) + CELL(0.275 ns) = 3.844 ns; Loc. = LCCOMB_X43_Y28_N26; Fanout = 4; COMB Node = 'Equal2~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 4.250 ns Equal2~7 8 COMB LCCOMB_X43_Y28_N4 6 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 4.250 ns; Loc. = LCCOMB_X43_Y28_N4; Fanout = 6; COMB Node = 'Equal2~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Equal2~6 Equal2~7 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 5.364 ns errorlesen_sig\[0\]~8 9 COMB LCCOMB_X43_Y29_N2 3 " "Info: 9: + IC(0.964 ns) + CELL(0.150 ns) = 5.364 ns; Loc. = LCCOMB_X43_Y29_N2; Fanout = 3; COMB Node = 'errorlesen_sig\[0\]~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Equal2~7 errorlesen_sig[0]~8 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 6.045 ns errorlesen_sig\[0\]~10 10 COMB LCCOMB_X43_Y29_N30 2 " "Info: 10: + IC(0.261 ns) + CELL(0.420 ns) = 6.045 ns; Loc. = LCCOMB_X43_Y29_N30; Fanout = 2; COMB Node = 'errorlesen_sig\[0\]~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { errorlesen_sig[0]~8 errorlesen_sig[0]~10 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 6.933 ns errorlesen_sig\[1\] 11 REG LCFF_X43_Y29_N5 28 " "Info: 11: + IC(0.228 ns) + CELL(0.660 ns) = 6.933 ns; Loc. = LCFF_X43_Y29_N5; Fanout = 28; REG Node = 'errorlesen_sig\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { errorlesen_sig[0]~10 errorlesen_sig[1] } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 205 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.338 ns ( 48.15 % ) " "Info: Total cell delay = 3.338 ns ( 48.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.595 ns ( 51.85 % ) " "Info: Total interconnect delay = 3.595 ns ( 51.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { zaehler_sig[7] Equal2~1 Equal2~2 Equal2~3 Equal2~4 Equal2~5 Equal2~6 Equal2~7 errorlesen_sig[0]~8 errorlesen_sig[0]~10 errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { zaehler_sig[7] {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Equal2~4 {} Equal2~5 {} Equal2~6 {} Equal2~7 {} errorlesen_sig[0]~8 {} errorlesen_sig[0]~10 {} errorlesen_sig[1] {} } { 0.000ns 0.354ns 0.463ns 0.270ns 0.249ns 0.278ns 0.272ns 0.256ns 0.964ns 0.261ns 0.228ns } { 0.000ns 0.438ns 0.410ns 0.410ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} errorlesen_sig[1] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl zaehler_sig[7] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} zaehler_sig[7] {} } { 0.000ns 1.025ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { zaehler_sig[7] Equal2~1 Equal2~2 Equal2~3 Equal2~4 Equal2~5 Equal2~6 Equal2~7 errorlesen_sig[0]~8 errorlesen_sig[0]~10 errorlesen_sig[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { zaehler_sig[7] {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Equal2~4 {} Equal2~5 {} Equal2~6 {} Equal2~7 {} errorlesen_sig[0]~8 {} errorlesen_sig[0]~10 {} errorlesen_sig[1] {} } { 0.000ns 0.354ns 0.463ns 0.270ns 0.249ns 0.278ns 0.272ns 0.256ns 0.964ns 0.261ns 0.228ns } { 0.000ns 0.438ns 0.410ns 0.410ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iCLK_50 " "Info: No valid register-to-register data paths exist for clock \"iCLK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 74.87 MHz 13.356 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 74.87 MHz between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 13.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.468 ns + Longest register register " "Info: + Longest register to register delay is 6.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X42_Y35_N17 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y35_N17; Fanout = 28; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.378 ns) 1.673 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0 2 COMB LCCOMB_X47_Y34_N2 6 " "Info: 2: + IC(1.295 ns) + CELL(0.378 ns) = 1.673 ns; Loc. = LCCOMB_X47_Y34_N2; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 900 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.420 ns) 2.768 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 3 COMB LCCOMB_X47_Y34_N8 1 " "Info: 3: + IC(0.675 ns) + CELL(0.420 ns) = 2.768 ns; Loc. = LCCOMB_X47_Y34_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 3.436 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 4 COMB LCCOMB_X47_Y34_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.416 ns) = 3.436 ns; Loc. = LCCOMB_X47_Y34_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.108 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X47_Y34_N16 1 " "Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 4.108 ns; Loc. = LCCOMB_X47_Y34_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.419 ns) 5.742 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X47_Y35_N18 1 " "Info: 6: + IC(1.215 ns) + CELL(0.419 ns) = 5.742 ns; Loc. = LCCOMB_X47_Y35_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 6.384 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X47_Y35_N26 1 " "Info: 7: + IC(0.249 ns) + CELL(0.393 ns) = 6.384 ns; Loc. = LCCOMB_X47_Y35_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.468 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X47_Y35_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.468 ns; Loc. = LCFF_X47_Y35_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 39.12 % ) " "Info: Total cell delay = 2.530 ns ( 39.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.938 ns ( 60.88 % ) " "Info: Total interconnect delay = 3.938 ns ( 60.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.295ns 0.675ns 0.252ns 0.252ns 1.215ns 0.249ns 0.000ns } { 0.000ns 0.378ns 0.420ns 0.416ns 0.420ns 0.419ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.627 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 443 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 4.627 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X47_Y35_N27 2 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X47_Y35_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.090 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.623 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 443 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 4.623 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X42_Y35_N17 28 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 4.623 ns; Loc. = LCFF_X42_Y35_N17; Fanout = 28; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.62 % ) " "Info: Total cell delay = 0.537 ns ( 11.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.086 ns ( 88.38 % ) " "Info: Total interconnect delay = 4.086 ns ( 88.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.295ns 0.675ns 0.252ns 0.252ns 1.215ns 0.249ns 0.000ns } { 0.000ns 0.378ns 0.420ns 0.416ns 0.420ns 0.419ns 0.393ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.627 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.217ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 391 ps " "Info: Minimum slack time is 391 ps for clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X50_Y34_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X50_Y34_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X50_Y34_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X50_Y34_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 destination 2.725 ns + Longest register " "Info: + Longest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.537 ns) 2.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X50_Y34_N19 2 " "Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.725 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.71 % ) " "Info: Total cell delay = 0.537 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 80.29 % ) " "Info: Total interconnect delay = 2.188 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 source 2.725 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.537 ns) 2.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X50_Y34_N19 2 " "Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.725 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.71 % ) " "Info: Total cell delay = 0.537 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 80.29 % ) " "Info: Total interconnect delay = 2.188 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.025ns 1.163ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\] iCLK_50 iCLK_50 3.067 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\]\" (data pin = \"iCLK_50\", clock pin = \"iCLK_50\") is 3.067 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.254 ns + Longest pin register " "Info: + Longest pin to register delay is 3.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.149 ns) 3.170 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\]~feeder 2 COMB LCCOMB_X41_Y32_N0 1 " "Info: 2: + IC(2.062 ns) + CELL(0.149 ns) = 3.170 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\]~feeder'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { iCLK_50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.254 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\] 3 REG LCFF_X41_Y32_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.254 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 36.63 % ) " "Info: Total cell delay = 1.192 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 63.37 % ) " "Info: Total interconnect delay = 2.062 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { iCLK_50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.254 ns" { iCLK_50 {} iCLK_50~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] {} } { 0.000ns 0.000ns 2.062ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 -2.618 ns - " "Info: - Offset between input clock \"iCLK_50\" and output clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 52 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 destination 2.769 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.769 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\] 3 REG LCFF_X41_Y32_N1 1 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.769 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[56\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.39 % ) " "Info: Total cell delay = 0.537 ns ( 19.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.232 ns ( 80.61 % ) " "Info: Total interconnect delay = 2.232 ns ( 80.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] {} } { 0.000ns 1.025ns 1.207ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { iCLK_50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.254 ns" { iCLK_50 {} iCLK_50~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] {} } { 0.000ns 0.000ns 2.062ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] {} } { 0.000ns 1.025ns 1.207ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 oDRAM0_RAS_N sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\] 8.560 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"oDRAM0_RAS_N\" through register \"sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\]\" is 8.560 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 52 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 source 2.793 ns + Longest register " "Info: + Longest clock path from clock \"sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0\" to source register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1399 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|pll1:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.793 ns sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\] 3 REG LCFF_X43_Y27_N19 3 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.793 ns; Loc. = LCFF_X43_Y27_N19; Fanout = 3; REG Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/SDRAM0_CTRL.vhd" 297 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.23 % ) " "Info: Total cell delay = 0.537 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 80.77 % ) " "Info: Total interconnect delay = 2.256 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] {} } { 0.000ns 1.025ns 1.231ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/SDRAM0_CTRL.vhd" 297 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.135 ns + Longest register pin " "Info: + Longest register to pin delay is 8.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\] 1 REG LCFF_X43_Y27_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N19; Fanout = 3; REG Node = 'sdram0_ctrl:SDRAM0_CONTROLLER\|command_bus\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/SDRAM0_CTRL.vhd" 297 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.495 ns) + CELL(2.640 ns) 8.135 ns oDRAM0_RAS_N 2 PIN PIN_Y9 0 " "Info: 2: + IC(5.495 ns) + CELL(2.640 ns) = 8.135 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'oDRAM0_RAS_N'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.135 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] oDRAM0_RAS_N } "NODE_NAME" } } { "TestSDRAM0.vhd" "" { Text "C:/Users/SAAD/Documents/Sem_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/TestProgramm/TestSDRAM0.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 32.45 % ) " "Info: Total cell delay = 2.640 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.495 ns ( 67.55 % ) " "Info: Total interconnect delay = 5.495 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.135 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] oDRAM0_RAS_N } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.135 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] {} oDRAM0_RAS_N {} } { 0.000ns 5.495ns } { 0.000ns 2.640ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 {} sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl {} sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] {} } { 0.000ns 1.025ns 1.231ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.135 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] oDRAM0_RAS_N } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.135 ns" { sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3] {} oDRAM0_RAS_N {} } { 0.000ns 5.495ns } { 0.000ns 2.640ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.650 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.650 ns) 2.650 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.650 ns) = 2.650 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.650 ns ( 100.00 % ) " "Info: Total cell delay = 2.650 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.171 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.626 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 443 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 4.626 ns sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X44_Y35_N29 1 " "Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 4.626 ns; Loc. = LCFF_X44_Y35_N29; Fanout = 1; REG Node = 'sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.61 % ) " "Info: Total cell delay = 0.537 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.089 ns ( 88.39 % ) " "Info: Total interconnect delay = 4.089 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.626 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.873ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.721 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.366 ns) + CELL(0.271 ns) 3.637 ns sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR~15 2 COMB LCCOMB_X44_Y35_N28 1 " "Info: 2: + IC(3.366 ns) + CELL(0.271 ns) = 3.637 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.721 ns sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X44_Y35_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.721 ns; Loc. = LCFF_X44_Y35_N29; Fanout = 1; REG Node = 'sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 9.54 % ) " "Info: Total cell delay = 0.355 ns ( 9.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.366 ns ( 90.46 % ) " "Info: Total interconnect delay = 3.366 ns ( 90.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 3.366ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.626 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.873ns 1.216ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15 {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 3.366ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 15:45:14 2012 " "Info: Processing ended: Thu Feb 09 15:45:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
