
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/Data/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/Data/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ck' on host 'ck-ubuntu2204' (Linux_x86_64 version 6.8.0-45-generic) on Mon Oct 21 14:05:27 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 223.807 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:68
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:43:72
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:72
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:55:76
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:77
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:82
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:72
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:77
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:77
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:72
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:77
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'keep': firmware/nnet_utils/nnet_helpers.h:285:99
WARNING: [HLS 207-5301] unused parameter 'data': firmware/nnet_utils/nnet_code_gen.h:11:36
WARNING: [HLS 207-5301] unused parameter 'buffer': firmware/nnet_utils/nnet_code_gen.h:12:36
WARNING: [HLS 207-5301] unused parameter 'partition': firmware/nnet_utils/nnet_code_gen.h:13:44
WARNING: [HLS 207-5301] unused parameter 'data': firmware/nnet_utils/nnet_code_gen.h:21:24
WARNING: [HLS 207-5301] unused parameter 'buffer': firmware/nnet_utils/nnet_code_gen.h:22:24
WARNING: [HLS 207-5301] unused parameter 'partition': firmware/nnet_utils/nnet_code_gen.h:23:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.43 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.56 seconds; current allocated memory: 225.649 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>::read(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>&)' into 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>::read()' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:309:20)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::ap_shift_reg()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:19:74)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>::read()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:31:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>&)' into 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read()' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read()' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:44:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:57:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 62u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:72:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 62u>::ap_shift_reg()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:104:74)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:55)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 31u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:309:20)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 31u>::ap_shift_reg()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:19:74)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:31:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>&)' into 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:44:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:57:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 29u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:72:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 29u>::ap_shift_reg()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:104:74)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:55)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 14u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:309:20)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 14u>::ap_shift_reg()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:19:74)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:31:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:44:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:57:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::shift(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, bool)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:246:69)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:72:13)
INFO: [HLS 214-131] Inlining function 'ap_shift_reg<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::ap_shift_reg()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:104:74)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::read()' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_dense_stream.h:35:33)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_dense_stream.h:77:20)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::read(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>&)' into 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::read()' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::read()' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:44:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:57:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::read()' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_dense_stream.h:43:40)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u> const&)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_dense_stream.h:77:20)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::read(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>&)' into 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::read()' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::read()' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:44:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u> const&)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:57:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::read()' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::value_type*)' (firmware/nnet_utils/nnet_dense_stream.h:43:40)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_dense_stream.h:77:20)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::read()' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:199:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::write(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:246:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:45:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:49:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:94:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:53:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:90:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:57:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:61:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:82:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:65:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:78:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>::stream(char const*)' into 'myproject(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/myproject.cpp:73:28)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_pooling_stream.h:104:0)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_pooling_stream.h:104:0)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)::line_buffer' with field bit alignment mode in 16-bits (firmware/nnet_utils/nnet_pooling_stream.h:104:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_stream.h:73:9)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_stream.h:73:9)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_stream.h:45:9)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>' completely with a factor of 24 (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_stream.h:73:9)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_stream.h:45:9)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:201:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:213:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (firmware/nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:222:27)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:241:9)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.33.39.45)'
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.33.39.45)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.33.39.45)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.15.21.27)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(config7_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(config12_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_fixeds.i16' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i16.s_struct.ap_fixeds' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(config22::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(config26::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.130.152.158.166)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.130.152.158.166)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:241:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.nnet::array.2s' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config2::weight_t*, config2::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.nnet::array.2s' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.nnet::array.2s' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config7::weight_t*, config7::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config12::weight_t*, config12::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.nnet::array.4s' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.nnet::array.6s' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config18::weight_t*, config18::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.nnet::array.6s' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i384.s_struct.nnet::array.8s' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config22::weight_t*, config22::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i384.s_struct.nnet::array.8s' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.nnet::array.2s' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config26::weight_t*, config26::bias_t*) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.nnet::array.2s' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&) (.1)' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.09 seconds. CPU system time: 0.38 seconds. Elapsed time: 9.48 seconds; current allocated memory: 237.263 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.271 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:17->firmware/nnet_utils/nnet_dense_stream.h:95).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 303.378 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 382.163 MB.
INFO: [XFORM 203-510] Pipelining loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:194:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_conv_stream.h:194:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:50).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'dout.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'din.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'dout.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'din.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'dout.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'din.size.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'din.size.assign' automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.9' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.8' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.7' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.6' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.5' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array' .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.9'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.8'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_latency.h:42:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:87) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:39:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_latency.h:42:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:90) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_latency.h:42:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.7'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.9'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.8'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.7'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.6'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.5'  in dimension 2 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'myproject' (firmware/myproject.cpp:7)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 15 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config5>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config15>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, relu_config21>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, relu_config25>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, softmax_config28>'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:31:1)...54 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:31:1)...80 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_dense_latency.h:31:1)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.77 seconds; current allocated memory: 484.553 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config16>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:14) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config22>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:14) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config18>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:14) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 17.66 seconds; current allocated memory: 832.850 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>' to 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config11>' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config15>' to 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,6u>,config18>' to 'dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,relu_config21>' to 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,24u>,config22>' to 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,relu_config25>' to 'relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,4u>,config26>' to 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 835.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 835.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 836.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 838.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'
WARNING: [HLS 200-871] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' consists of the following:	'load' operation ('sY_4_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_4' [52]  (0 ns)
	'icmp' operation ('icmp_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [57]  (2.47 ns)
	'and' operation ('and_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [63]  (0.978 ns)
	blocking operation 0.978 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 838.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 839.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 839.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 839.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 839.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 840.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 841.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 841.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 842.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 844.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>'
WARNING: [HLS 200-871] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' consists of the following:	'load' operation ('sY_3_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_3' [64]  (0 ns)
	'icmp' operation ('icmp_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [69]  (2.47 ns)
	'and' operation ('and_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [75]  (0.978 ns)
	blocking operation 0.978 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 844.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 844.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 845.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 845.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 845.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 845.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 845.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 846.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 846.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 846.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 847.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 847.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' and 'call' operation ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>'
WARNING: [HLS 200-871] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' consists of the following:	'load' operation ('sY_5_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_5' [37]  (0 ns)
	'icmp' operation ('icmp_ln289_4', firmware/nnet_utils/nnet_conv_stream.h:289) [42]  (2.47 ns)
	'and' operation ('and_ln289_2', firmware/nnet_utils/nnet_conv_stream.h:289) [48]  (0.978 ns)
	blocking operation 0.978 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 848.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 848.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 848.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 848.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 848.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 849.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-61] Pipelining loop 'Product1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Product1'
INFO: [SCHED 204-61] Pipelining loop 'ResetAccum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ResetAccum'
INFO: [SCHED 204-61] Pipelining loop 'Accum1_Accum2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Accum1_Accum2'
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 857.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 881.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 882.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 882.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Product1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Product1'
INFO: [SCHED 204-61] Pipelining loop 'ResetAccum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ResetAccum'
INFO: [SCHED 204-61] Pipelining loop 'Accum1_Accum2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Accum1_Accum2'
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 887.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 933.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 934.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Product1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Product1'
INFO: [SCHED 204-61] Pipelining loop 'ResetAccum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ResetAccum'
INFO: [SCHED 204-61] Pipelining loop 'Accum1_Accum2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Accum1_Accum2'
INFO: [SCHED 204-61] Pipelining loop 'Result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Result'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 937.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 939.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 939.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 940.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 940.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 940.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0 to relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer21_out (from relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0 to dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer22_out (from dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0 to relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer25_out (from relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0 to dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer26_out (from dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 940.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.36 seconds; current allocated memory: 941.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 941.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 946.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 954.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 955.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 956.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bukbM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 958.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_1_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_sc4' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 961.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 965.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 971.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 973.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 974.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8_7' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_buffer_Array_8_0_0' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_buffer_Array_8_0_1' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_budo' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 975.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5yd2' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 977.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 979.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 983.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 984.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 985.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9_7' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_buffer_Array_9_0_0' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_buffer_Array_9_0_1' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bAem' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 986.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4329_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_727_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 996.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_26_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1448_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_967_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_table' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer28_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0' to 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0' to 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0' to 'start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.048 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11s_26_2_0_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_12ns_26_2_0_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10s_26_2_0_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10ns_26_2_0_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9s_25_2_0_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9ns_25_2_0_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11ns_26_2_0_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8ns_24_2_0_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8s_24_2_0_Multiplier_8'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_12s_26_2_0_Multiplier_9'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13ns_26_2_0_Multiplier_10'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7s_23_2_0_Multiplier_11'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_6ns_22_2_0_Multiplier_12'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7ns_23_2_0_Multiplier_13'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_mux_4329_16_2_1'
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13s_26_2_1_Multiplier_14'
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_18s_17ns_26_2_1_Multiplier_15'
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w64_d3844_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w64_d3844_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w64_d961_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w32_d841_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w32_d841_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w32_d144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w32_d144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w32_d36_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_U(myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_U(myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_U(myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_U(myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_U(myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_U(myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_U(myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_U(myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.96 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.1 seconds; current allocated memory: 1.055 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 225.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85.87 seconds. CPU system time: 1.68 seconds. Elapsed time: 87.53 seconds; current allocated memory: 1.058 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m27s *****
***** EXPORT IP *****
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/Data/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 14:07:08 2024...
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.51 seconds. CPU system time: 1.03 seconds. Elapsed time: 22.67 seconds; current allocated memory: 1.066 GB.
***** EXPORT IP COMPLETED IN 0h0m22s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg484-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 138250
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2430.977 ; gain = 0.000 ; free physical = 68636 ; free virtual = 87393
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]
INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:949]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:214]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:398]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U32' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:976]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0_Multiplier_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_11s_26_2_0_Multiplier_0_U' of component 'myproject_mul_16s_11s_26_2_0_Multiplier_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11s_26_2_0_Multiplier_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11s_26_2_0_Multiplier_0' (1#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11s_26_2_0' (2#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U33' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:991]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0_Multiplier_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_12ns_26_2_0_Multiplier_1_U' of component 'myproject_mul_16s_12ns_26_2_0_Multiplier_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12ns_26_2_0_Multiplier_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12ns_26_2_0_Multiplier_1' (3#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12ns_26_2_0' (4#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U34' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1006]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U35' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1021]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U36' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0_Multiplier_2' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_10s_26_2_0_Multiplier_2_U' of component 'myproject_mul_16s_10s_26_2_0_Multiplier_2' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10s_26_2_0_Multiplier_2' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10s_26_2_0_Multiplier_2' (5#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10s_26_2_0' (6#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U37' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1051]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U38' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1066]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0_Multiplier_3' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_10ns_26_2_0_Multiplier_3_U' of component 'myproject_mul_16s_10ns_26_2_0_Multiplier_3' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10ns_26_2_0_Multiplier_3' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10ns_26_2_0_Multiplier_3' (7#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10ns_26_2_0' (8#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U39' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1081]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U40' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1096]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U41' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1111]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U42' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U43' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1141]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U44' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0_Multiplier_4' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:9' bound to instance 'myproject_mul_16s_9s_25_2_0_Multiplier_4_U' of component 'myproject_mul_16s_9s_25_2_0_Multiplier_4' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_9s_25_2_0_Multiplier_4' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_9s_25_2_0_Multiplier_4' (9#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_9s_25_2_0' (10#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U45' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U46' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U47' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1201]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9ns_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:43' bound to instance 'mul_16s_9ns_25_2_0_U48' of component 'myproject_mul_16s_9ns_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_9ns_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9ns_25_2_0_Multiplier_5' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:9' bound to instance 'myproject_mul_16s_9ns_25_2_0_Multiplier_5_U' of component 'myproject_mul_16s_9ns_25_2_0_Multiplier_5' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_9ns_25_2_0_Multiplier_5' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_9ns_25_2_0_Multiplier_5' (11#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_9ns_25_2_0' (12#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U49' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1231]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U50' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1246]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U51' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1261]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0_Multiplier_6' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_11ns_26_2_0_Multiplier_6_U' of component 'myproject_mul_16s_11ns_26_2_0_Multiplier_6' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11ns_26_2_0_Multiplier_6' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11ns_26_2_0_Multiplier_6' (13#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11ns_26_2_0' (14#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U52' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1276]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U53' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1291]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8ns_24_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:43' bound to instance 'mul_16s_8ns_24_2_0_U54' of component 'myproject_mul_16s_8ns_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1306]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_8ns_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8ns_24_2_0_Multiplier_7' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:9' bound to instance 'myproject_mul_16s_8ns_24_2_0_Multiplier_7_U' of component 'myproject_mul_16s_8ns_24_2_0_Multiplier_7' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_8ns_24_2_0_Multiplier_7' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_8ns_24_2_0_Multiplier_7' (15#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_8ns_24_2_0' (16#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8ns_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U55' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1321]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8s_24_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:43' bound to instance 'mul_16s_8s_24_2_0_U56' of component 'myproject_mul_16s_8s_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_8s_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8s_24_2_0_Multiplier_8' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:9' bound to instance 'myproject_mul_16s_8s_24_2_0_Multiplier_8_U' of component 'myproject_mul_16s_8s_24_2_0_Multiplier_8' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_8s_24_2_0_Multiplier_8' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_8s_24_2_0_Multiplier_8' (17#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_8s_24_2_0' (18#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U57' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U58' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1366]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0_Multiplier_9' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_12s_26_2_0_Multiplier_9_U' of component 'myproject_mul_16s_12s_26_2_0_Multiplier_9' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12s_26_2_0_Multiplier_9' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12s_26_2_0_Multiplier_9' (19#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12s_26_2_0' (20#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U59' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1381]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U60' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1396]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U61' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1411]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U62' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1426]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U63' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1441]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U64' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1456]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U65' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U66' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1486]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U67' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1501]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U68' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1516]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U69' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1531]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:43' bound to instance 'mul_16s_13ns_26_2_0_U70' of component 'myproject_mul_16s_13ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1546]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_26_2_0_Multiplier_10' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:9' bound to instance 'myproject_mul_16s_13ns_26_2_0_Multiplier_10_U' of component 'myproject_mul_16s_13ns_26_2_0_Multiplier_10' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_26_2_0_Multiplier_10' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_26_2_0_Multiplier_10' (21#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_26_2_0' (22#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U71' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1561]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U72' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1576]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U73' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1591]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U74' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1606]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U75' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1621]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U76' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1636]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U77' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1651]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U78' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1666]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U79' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1681]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U80' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1696]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:43' bound to instance 'mul_16s_13ns_26_2_0_U81' of component 'myproject_mul_16s_13ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1711]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U82' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1726]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U83' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1741]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9ns_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:43' bound to instance 'mul_16s_9ns_25_2_0_U84' of component 'myproject_mul_16s_9ns_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1756]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U85' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1771]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_0.vhd:43' bound to instance 'mul_16s_12ns_26_2_0_U86' of component 'myproject_mul_16s_12ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1786]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U87' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1801]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U88' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1816]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U89' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1831]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U90' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1846]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9ns_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:43' bound to instance 'mul_16s_9ns_25_2_0_U91' of component 'myproject_mul_16s_9ns_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1861]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_7s_23_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:43' bound to instance 'mul_16s_7s_23_2_0_U92' of component 'myproject_mul_16s_7s_23_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1876]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_7s_23_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_7s_23_2_0_Multiplier_11' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:9' bound to instance 'myproject_mul_16s_7s_23_2_0_Multiplier_11_U' of component 'myproject_mul_16s_7s_23_2_0_Multiplier_11' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_7s_23_2_0_Multiplier_11' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_7s_23_2_0_Multiplier_11' (23#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_7s_23_2_0' (24#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7s_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9ns_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9ns_25_2_0.vhd:43' bound to instance 'mul_16s_9ns_25_2_0_U93' of component 'myproject_mul_16s_9ns_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1891]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_0.vhd:43' bound to instance 'mul_16s_13ns_26_2_0_U94' of component 'myproject_mul_16s_13ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1906]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U95' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1921]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U96' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1936]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8s_24_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:43' bound to instance 'mul_16s_8s_24_2_0_U97' of component 'myproject_mul_16s_8s_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1951]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U98' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1966]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U99' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1981]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_26_2_0.vhd:43' bound to instance 'mul_16s_10ns_26_2_0_U100' of component 'myproject_mul_16s_10ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:1996]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_8s_24_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_8s_24_2_0.vhd:43' bound to instance 'mul_16s_8s_24_2_0_U101' of component 'myproject_mul_16s_8s_24_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2011]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_0.vhd:43' bound to instance 'mul_16s_11ns_26_2_0_U102' of component 'myproject_mul_16s_11ns_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2026]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U103' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2041]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11s_26_2_0.vhd:43' bound to instance 'mul_16s_11s_26_2_0_U104' of component 'myproject_mul_16s_11s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2056]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_9s_25_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_9s_25_2_0.vhd:43' bound to instance 'mul_16s_9s_25_2_0_U105' of component 'myproject_mul_16s_9s_25_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2071]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10s_26_2_0.vhd:43' bound to instance 'mul_16s_10s_26_2_0_U106' of component 'myproject_mul_16s_10s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2086]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12s_26_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12s_26_2_0.vhd:43' bound to instance 'mul_16s_12s_26_2_0_U107' of component 'myproject_mul_16s_12s_26_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:2101]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' (25#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:51]
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:435]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:99]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:153]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:12' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' (26#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' (27#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:167]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:181]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:195]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:209]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (28#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (29#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:31]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:10' bound to instance 'regslice_both_input_1_V_U' of component 'myproject_regslice_both' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:231]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (30#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (31#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s' (32#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core' (33#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi' (34#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' (35#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s.vhd:32]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_22_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_22_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_22_2_0_Multiplier_12' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_22_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_22_2_0_Multiplier_12' (36#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_22_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_22_2_0' (37#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_22_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_7ns_23_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7ns_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_7ns_23_2_0_Multiplier_13' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7ns_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_7ns_23_2_0_Multiplier_13' (38#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7ns_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_7ns_23_2_0' (39#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_7ns_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s' (40#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s.vhd:57]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s.vhd:121]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core' (41#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW' (42#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s' (43#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s' (44#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s' (45#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' (46#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core' (47#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde' (48#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s' (49#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s' (50#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s.vhd:37]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:65]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core' (51#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy' (52#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s' (53#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' (54#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s' (55#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s' (56#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core' (57#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec' (58#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s' (59#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s.vhd:33]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V.vhd:587]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V.vhd:39]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 432 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom' (60#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V' (61#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V.vhd:587]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_727_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_727_16_1_1.vhd:165]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_727_16_1_1' (62#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_727_16_1_1.vhd:165]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_63_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_63_16_1_1' (63#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 16 - type: integer 
	Parameter din257_WIDTH bound to: 16 - type: integer 
	Parameter din258_WIDTH bound to: 16 - type: integer 
	Parameter din259_WIDTH bound to: 16 - type: integer 
	Parameter din260_WIDTH bound to: 16 - type: integer 
	Parameter din261_WIDTH bound to: 16 - type: integer 
	Parameter din262_WIDTH bound to: 16 - type: integer 
	Parameter din263_WIDTH bound to: 16 - type: integer 
	Parameter din264_WIDTH bound to: 16 - type: integer 
	Parameter din265_WIDTH bound to: 16 - type: integer 
	Parameter din266_WIDTH bound to: 16 - type: integer 
	Parameter din267_WIDTH bound to: 16 - type: integer 
	Parameter din268_WIDTH bound to: 16 - type: integer 
	Parameter din269_WIDTH bound to: 16 - type: integer 
	Parameter din270_WIDTH bound to: 16 - type: integer 
	Parameter din271_WIDTH bound to: 16 - type: integer 
	Parameter din272_WIDTH bound to: 16 - type: integer 
	Parameter din273_WIDTH bound to: 16 - type: integer 
	Parameter din274_WIDTH bound to: 16 - type: integer 
	Parameter din275_WIDTH bound to: 16 - type: integer 
	Parameter din276_WIDTH bound to: 16 - type: integer 
	Parameter din277_WIDTH bound to: 16 - type: integer 
	Parameter din278_WIDTH bound to: 16 - type: integer 
	Parameter din279_WIDTH bound to: 16 - type: integer 
	Parameter din280_WIDTH bound to: 16 - type: integer 
	Parameter din281_WIDTH bound to: 16 - type: integer 
	Parameter din282_WIDTH bound to: 16 - type: integer 
	Parameter din283_WIDTH bound to: 16 - type: integer 
	Parameter din284_WIDTH bound to: 16 - type: integer 
	Parameter din285_WIDTH bound to: 16 - type: integer 
	Parameter din286_WIDTH bound to: 16 - type: integer 
	Parameter din287_WIDTH bound to: 16 - type: integer 
	Parameter din288_WIDTH bound to: 16 - type: integer 
	Parameter din289_WIDTH bound to: 16 - type: integer 
	Parameter din290_WIDTH bound to: 16 - type: integer 
	Parameter din291_WIDTH bound to: 16 - type: integer 
	Parameter din292_WIDTH bound to: 16 - type: integer 
	Parameter din293_WIDTH bound to: 16 - type: integer 
	Parameter din294_WIDTH bound to: 16 - type: integer 
	Parameter din295_WIDTH bound to: 16 - type: integer 
	Parameter din296_WIDTH bound to: 16 - type: integer 
	Parameter din297_WIDTH bound to: 16 - type: integer 
	Parameter din298_WIDTH bound to: 16 - type: integer 
	Parameter din299_WIDTH bound to: 16 - type: integer 
	Parameter din300_WIDTH bound to: 16 - type: integer 
	Parameter din301_WIDTH bound to: 16 - type: integer 
	Parameter din302_WIDTH bound to: 16 - type: integer 
	Parameter din303_WIDTH bound to: 16 - type: integer 
	Parameter din304_WIDTH bound to: 16 - type: integer 
	Parameter din305_WIDTH bound to: 16 - type: integer 
	Parameter din306_WIDTH bound to: 16 - type: integer 
	Parameter din307_WIDTH bound to: 16 - type: integer 
	Parameter din308_WIDTH bound to: 16 - type: integer 
	Parameter din309_WIDTH bound to: 16 - type: integer 
	Parameter din310_WIDTH bound to: 16 - type: integer 
	Parameter din311_WIDTH bound to: 16 - type: integer 
	Parameter din312_WIDTH bound to: 16 - type: integer 
	Parameter din313_WIDTH bound to: 16 - type: integer 
	Parameter din314_WIDTH bound to: 16 - type: integer 
	Parameter din315_WIDTH bound to: 16 - type: integer 
	Parameter din316_WIDTH bound to: 16 - type: integer 
	Parameter din317_WIDTH bound to: 16 - type: integer 
	Parameter din318_WIDTH bound to: 16 - type: integer 
	Parameter din319_WIDTH bound to: 16 - type: integer 
	Parameter din320_WIDTH bound to: 16 - type: integer 
	Parameter din321_WIDTH bound to: 16 - type: integer 
	Parameter din322_WIDTH bound to: 16 - type: integer 
	Parameter din323_WIDTH bound to: 16 - type: integer 
	Parameter din324_WIDTH bound to: 16 - type: integer 
	Parameter din325_WIDTH bound to: 16 - type: integer 
	Parameter din326_WIDTH bound to: 16 - type: integer 
	Parameter din327_WIDTH bound to: 16 - type: integer 
	Parameter din328_WIDTH bound to: 16 - type: integer 
	Parameter din329_WIDTH bound to: 16 - type: integer 
	Parameter din330_WIDTH bound to: 16 - type: integer 
	Parameter din331_WIDTH bound to: 16 - type: integer 
	Parameter din332_WIDTH bound to: 16 - type: integer 
	Parameter din333_WIDTH bound to: 16 - type: integer 
	Parameter din334_WIDTH bound to: 16 - type: integer 
	Parameter din335_WIDTH bound to: 16 - type: integer 
	Parameter din336_WIDTH bound to: 16 - type: integer 
	Parameter din337_WIDTH bound to: 16 - type: integer 
	Parameter din338_WIDTH bound to: 16 - type: integer 
	Parameter din339_WIDTH bound to: 16 - type: integer 
	Parameter din340_WIDTH bound to: 16 - type: integer 
	Parameter din341_WIDTH bound to: 16 - type: integer 
	Parameter din342_WIDTH bound to: 16 - type: integer 
	Parameter din343_WIDTH bound to: 16 - type: integer 
	Parameter din344_WIDTH bound to: 16 - type: integer 
	Parameter din345_WIDTH bound to: 16 - type: integer 
	Parameter din346_WIDTH bound to: 16 - type: integer 
	Parameter din347_WIDTH bound to: 16 - type: integer 
	Parameter din348_WIDTH bound to: 16 - type: integer 
	Parameter din349_WIDTH bound to: 16 - type: integer 
	Parameter din350_WIDTH bound to: 16 - type: integer 
	Parameter din351_WIDTH bound to: 16 - type: integer 
	Parameter din352_WIDTH bound to: 16 - type: integer 
	Parameter din353_WIDTH bound to: 16 - type: integer 
	Parameter din354_WIDTH bound to: 16 - type: integer 
	Parameter din355_WIDTH bound to: 16 - type: integer 
	Parameter din356_WIDTH bound to: 16 - type: integer 
	Parameter din357_WIDTH bound to: 16 - type: integer 
	Parameter din358_WIDTH bound to: 16 - type: integer 
	Parameter din359_WIDTH bound to: 16 - type: integer 
	Parameter din360_WIDTH bound to: 16 - type: integer 
	Parameter din361_WIDTH bound to: 16 - type: integer 
	Parameter din362_WIDTH bound to: 16 - type: integer 
	Parameter din363_WIDTH bound to: 16 - type: integer 
	Parameter din364_WIDTH bound to: 16 - type: integer 
	Parameter din365_WIDTH bound to: 16 - type: integer 
	Parameter din366_WIDTH bound to: 16 - type: integer 
	Parameter din367_WIDTH bound to: 16 - type: integer 
	Parameter din368_WIDTH bound to: 16 - type: integer 
	Parameter din369_WIDTH bound to: 16 - type: integer 
	Parameter din370_WIDTH bound to: 16 - type: integer 
	Parameter din371_WIDTH bound to: 16 - type: integer 
	Parameter din372_WIDTH bound to: 16 - type: integer 
	Parameter din373_WIDTH bound to: 16 - type: integer 
	Parameter din374_WIDTH bound to: 16 - type: integer 
	Parameter din375_WIDTH bound to: 16 - type: integer 
	Parameter din376_WIDTH bound to: 16 - type: integer 
	Parameter din377_WIDTH bound to: 16 - type: integer 
	Parameter din378_WIDTH bound to: 16 - type: integer 
	Parameter din379_WIDTH bound to: 16 - type: integer 
	Parameter din380_WIDTH bound to: 16 - type: integer 
	Parameter din381_WIDTH bound to: 16 - type: integer 
	Parameter din382_WIDTH bound to: 16 - type: integer 
	Parameter din383_WIDTH bound to: 16 - type: integer 
	Parameter din384_WIDTH bound to: 16 - type: integer 
	Parameter din385_WIDTH bound to: 16 - type: integer 
	Parameter din386_WIDTH bound to: 16 - type: integer 
	Parameter din387_WIDTH bound to: 16 - type: integer 
	Parameter din388_WIDTH bound to: 16 - type: integer 
	Parameter din389_WIDTH bound to: 16 - type: integer 
	Parameter din390_WIDTH bound to: 16 - type: integer 
	Parameter din391_WIDTH bound to: 16 - type: integer 
	Parameter din392_WIDTH bound to: 16 - type: integer 
	Parameter din393_WIDTH bound to: 16 - type: integer 
	Parameter din394_WIDTH bound to: 16 - type: integer 
	Parameter din395_WIDTH bound to: 16 - type: integer 
	Parameter din396_WIDTH bound to: 16 - type: integer 
	Parameter din397_WIDTH bound to: 16 - type: integer 
	Parameter din398_WIDTH bound to: 16 - type: integer 
	Parameter din399_WIDTH bound to: 16 - type: integer 
	Parameter din400_WIDTH bound to: 16 - type: integer 
	Parameter din401_WIDTH bound to: 16 - type: integer 
	Parameter din402_WIDTH bound to: 16 - type: integer 
	Parameter din403_WIDTH bound to: 16 - type: integer 
	Parameter din404_WIDTH bound to: 16 - type: integer 
	Parameter din405_WIDTH bound to: 16 - type: integer 
	Parameter din406_WIDTH bound to: 16 - type: integer 
	Parameter din407_WIDTH bound to: 16 - type: integer 
	Parameter din408_WIDTH bound to: 16 - type: integer 
	Parameter din409_WIDTH bound to: 16 - type: integer 
	Parameter din410_WIDTH bound to: 16 - type: integer 
	Parameter din411_WIDTH bound to: 16 - type: integer 
	Parameter din412_WIDTH bound to: 16 - type: integer 
	Parameter din413_WIDTH bound to: 16 - type: integer 
	Parameter din414_WIDTH bound to: 16 - type: integer 
	Parameter din415_WIDTH bound to: 16 - type: integer 
	Parameter din416_WIDTH bound to: 16 - type: integer 
	Parameter din417_WIDTH bound to: 16 - type: integer 
	Parameter din418_WIDTH bound to: 16 - type: integer 
	Parameter din419_WIDTH bound to: 16 - type: integer 
	Parameter din420_WIDTH bound to: 16 - type: integer 
	Parameter din421_WIDTH bound to: 16 - type: integer 
	Parameter din422_WIDTH bound to: 16 - type: integer 
	Parameter din423_WIDTH bound to: 16 - type: integer 
	Parameter din424_WIDTH bound to: 16 - type: integer 
	Parameter din425_WIDTH bound to: 16 - type: integer 
	Parameter din426_WIDTH bound to: 16 - type: integer 
	Parameter din427_WIDTH bound to: 16 - type: integer 
	Parameter din428_WIDTH bound to: 16 - type: integer 
	Parameter din429_WIDTH bound to: 16 - type: integer 
	Parameter din430_WIDTH bound to: 16 - type: integer 
	Parameter din431_WIDTH bound to: 16 - type: integer 
	Parameter din432_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_4329_16_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_4329_16_2_1.vhd:888]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 16 - type: integer 
	Parameter din257_WIDTH bound to: 16 - type: integer 
	Parameter din258_WIDTH bound to: 16 - type: integer 
	Parameter din259_WIDTH bound to: 16 - type: integer 
	Parameter din260_WIDTH bound to: 16 - type: integer 
	Parameter din261_WIDTH bound to: 16 - type: integer 
	Parameter din262_WIDTH bound to: 16 - type: integer 
	Parameter din263_WIDTH bound to: 16 - type: integer 
	Parameter din264_WIDTH bound to: 16 - type: integer 
	Parameter din265_WIDTH bound to: 16 - type: integer 
	Parameter din266_WIDTH bound to: 16 - type: integer 
	Parameter din267_WIDTH bound to: 16 - type: integer 
	Parameter din268_WIDTH bound to: 16 - type: integer 
	Parameter din269_WIDTH bound to: 16 - type: integer 
	Parameter din270_WIDTH bound to: 16 - type: integer 
	Parameter din271_WIDTH bound to: 16 - type: integer 
	Parameter din272_WIDTH bound to: 16 - type: integer 
	Parameter din273_WIDTH bound to: 16 - type: integer 
	Parameter din274_WIDTH bound to: 16 - type: integer 
	Parameter din275_WIDTH bound to: 16 - type: integer 
	Parameter din276_WIDTH bound to: 16 - type: integer 
	Parameter din277_WIDTH bound to: 16 - type: integer 
	Parameter din278_WIDTH bound to: 16 - type: integer 
	Parameter din279_WIDTH bound to: 16 - type: integer 
	Parameter din280_WIDTH bound to: 16 - type: integer 
	Parameter din281_WIDTH bound to: 16 - type: integer 
	Parameter din282_WIDTH bound to: 16 - type: integer 
	Parameter din283_WIDTH bound to: 16 - type: integer 
	Parameter din284_WIDTH bound to: 16 - type: integer 
	Parameter din285_WIDTH bound to: 16 - type: integer 
	Parameter din286_WIDTH bound to: 16 - type: integer 
	Parameter din287_WIDTH bound to: 16 - type: integer 
	Parameter din288_WIDTH bound to: 16 - type: integer 
	Parameter din289_WIDTH bound to: 16 - type: integer 
	Parameter din290_WIDTH bound to: 16 - type: integer 
	Parameter din291_WIDTH bound to: 16 - type: integer 
	Parameter din292_WIDTH bound to: 16 - type: integer 
	Parameter din293_WIDTH bound to: 16 - type: integer 
	Parameter din294_WIDTH bound to: 16 - type: integer 
	Parameter din295_WIDTH bound to: 16 - type: integer 
	Parameter din296_WIDTH bound to: 16 - type: integer 
	Parameter din297_WIDTH bound to: 16 - type: integer 
	Parameter din298_WIDTH bound to: 16 - type: integer 
	Parameter din299_WIDTH bound to: 16 - type: integer 
	Parameter din300_WIDTH bound to: 16 - type: integer 
	Parameter din301_WIDTH bound to: 16 - type: integer 
	Parameter din302_WIDTH bound to: 16 - type: integer 
	Parameter din303_WIDTH bound to: 16 - type: integer 
	Parameter din304_WIDTH bound to: 16 - type: integer 
	Parameter din305_WIDTH bound to: 16 - type: integer 
	Parameter din306_WIDTH bound to: 16 - type: integer 
	Parameter din307_WIDTH bound to: 16 - type: integer 
	Parameter din308_WIDTH bound to: 16 - type: integer 
	Parameter din309_WIDTH bound to: 16 - type: integer 
	Parameter din310_WIDTH bound to: 16 - type: integer 
	Parameter din311_WIDTH bound to: 16 - type: integer 
	Parameter din312_WIDTH bound to: 16 - type: integer 
	Parameter din313_WIDTH bound to: 16 - type: integer 
	Parameter din314_WIDTH bound to: 16 - type: integer 
	Parameter din315_WIDTH bound to: 16 - type: integer 
	Parameter din316_WIDTH bound to: 16 - type: integer 
	Parameter din317_WIDTH bound to: 16 - type: integer 
	Parameter din318_WIDTH bound to: 16 - type: integer 
	Parameter din319_WIDTH bound to: 16 - type: integer 
	Parameter din320_WIDTH bound to: 16 - type: integer 
	Parameter din321_WIDTH bound to: 16 - type: integer 
	Parameter din322_WIDTH bound to: 16 - type: integer 
	Parameter din323_WIDTH bound to: 16 - type: integer 
	Parameter din324_WIDTH bound to: 16 - type: integer 
	Parameter din325_WIDTH bound to: 16 - type: integer 
	Parameter din326_WIDTH bound to: 16 - type: integer 
	Parameter din327_WIDTH bound to: 16 - type: integer 
	Parameter din328_WIDTH bound to: 16 - type: integer 
	Parameter din329_WIDTH bound to: 16 - type: integer 
	Parameter din330_WIDTH bound to: 16 - type: integer 
	Parameter din331_WIDTH bound to: 16 - type: integer 
	Parameter din332_WIDTH bound to: 16 - type: integer 
	Parameter din333_WIDTH bound to: 16 - type: integer 
	Parameter din334_WIDTH bound to: 16 - type: integer 
	Parameter din335_WIDTH bound to: 16 - type: integer 
	Parameter din336_WIDTH bound to: 16 - type: integer 
	Parameter din337_WIDTH bound to: 16 - type: integer 
	Parameter din338_WIDTH bound to: 16 - type: integer 
	Parameter din339_WIDTH bound to: 16 - type: integer 
	Parameter din340_WIDTH bound to: 16 - type: integer 
	Parameter din341_WIDTH bound to: 16 - type: integer 
	Parameter din342_WIDTH bound to: 16 - type: integer 
	Parameter din343_WIDTH bound to: 16 - type: integer 
	Parameter din344_WIDTH bound to: 16 - type: integer 
	Parameter din345_WIDTH bound to: 16 - type: integer 
	Parameter din346_WIDTH bound to: 16 - type: integer 
	Parameter din347_WIDTH bound to: 16 - type: integer 
	Parameter din348_WIDTH bound to: 16 - type: integer 
	Parameter din349_WIDTH bound to: 16 - type: integer 
	Parameter din350_WIDTH bound to: 16 - type: integer 
	Parameter din351_WIDTH bound to: 16 - type: integer 
	Parameter din352_WIDTH bound to: 16 - type: integer 
	Parameter din353_WIDTH bound to: 16 - type: integer 
	Parameter din354_WIDTH bound to: 16 - type: integer 
	Parameter din355_WIDTH bound to: 16 - type: integer 
	Parameter din356_WIDTH bound to: 16 - type: integer 
	Parameter din357_WIDTH bound to: 16 - type: integer 
	Parameter din358_WIDTH bound to: 16 - type: integer 
	Parameter din359_WIDTH bound to: 16 - type: integer 
	Parameter din360_WIDTH bound to: 16 - type: integer 
	Parameter din361_WIDTH bound to: 16 - type: integer 
	Parameter din362_WIDTH bound to: 16 - type: integer 
	Parameter din363_WIDTH bound to: 16 - type: integer 
	Parameter din364_WIDTH bound to: 16 - type: integer 
	Parameter din365_WIDTH bound to: 16 - type: integer 
	Parameter din366_WIDTH bound to: 16 - type: integer 
	Parameter din367_WIDTH bound to: 16 - type: integer 
	Parameter din368_WIDTH bound to: 16 - type: integer 
	Parameter din369_WIDTH bound to: 16 - type: integer 
	Parameter din370_WIDTH bound to: 16 - type: integer 
	Parameter din371_WIDTH bound to: 16 - type: integer 
	Parameter din372_WIDTH bound to: 16 - type: integer 
	Parameter din373_WIDTH bound to: 16 - type: integer 
	Parameter din374_WIDTH bound to: 16 - type: integer 
	Parameter din375_WIDTH bound to: 16 - type: integer 
	Parameter din376_WIDTH bound to: 16 - type: integer 
	Parameter din377_WIDTH bound to: 16 - type: integer 
	Parameter din378_WIDTH bound to: 16 - type: integer 
	Parameter din379_WIDTH bound to: 16 - type: integer 
	Parameter din380_WIDTH bound to: 16 - type: integer 
	Parameter din381_WIDTH bound to: 16 - type: integer 
	Parameter din382_WIDTH bound to: 16 - type: integer 
	Parameter din383_WIDTH bound to: 16 - type: integer 
	Parameter din384_WIDTH bound to: 16 - type: integer 
	Parameter din385_WIDTH bound to: 16 - type: integer 
	Parameter din386_WIDTH bound to: 16 - type: integer 
	Parameter din387_WIDTH bound to: 16 - type: integer 
	Parameter din388_WIDTH bound to: 16 - type: integer 
	Parameter din389_WIDTH bound to: 16 - type: integer 
	Parameter din390_WIDTH bound to: 16 - type: integer 
	Parameter din391_WIDTH bound to: 16 - type: integer 
	Parameter din392_WIDTH bound to: 16 - type: integer 
	Parameter din393_WIDTH bound to: 16 - type: integer 
	Parameter din394_WIDTH bound to: 16 - type: integer 
	Parameter din395_WIDTH bound to: 16 - type: integer 
	Parameter din396_WIDTH bound to: 16 - type: integer 
	Parameter din397_WIDTH bound to: 16 - type: integer 
	Parameter din398_WIDTH bound to: 16 - type: integer 
	Parameter din399_WIDTH bound to: 16 - type: integer 
	Parameter din400_WIDTH bound to: 16 - type: integer 
	Parameter din401_WIDTH bound to: 16 - type: integer 
	Parameter din402_WIDTH bound to: 16 - type: integer 
	Parameter din403_WIDTH bound to: 16 - type: integer 
	Parameter din404_WIDTH bound to: 16 - type: integer 
	Parameter din405_WIDTH bound to: 16 - type: integer 
	Parameter din406_WIDTH bound to: 16 - type: integer 
	Parameter din407_WIDTH bound to: 16 - type: integer 
	Parameter din408_WIDTH bound to: 16 - type: integer 
	Parameter din409_WIDTH bound to: 16 - type: integer 
	Parameter din410_WIDTH bound to: 16 - type: integer 
	Parameter din411_WIDTH bound to: 16 - type: integer 
	Parameter din412_WIDTH bound to: 16 - type: integer 
	Parameter din413_WIDTH bound to: 16 - type: integer 
	Parameter din414_WIDTH bound to: 16 - type: integer 
	Parameter din415_WIDTH bound to: 16 - type: integer 
	Parameter din416_WIDTH bound to: 16 - type: integer 
	Parameter din417_WIDTH bound to: 16 - type: integer 
	Parameter din418_WIDTH bound to: 16 - type: integer 
	Parameter din419_WIDTH bound to: 16 - type: integer 
	Parameter din420_WIDTH bound to: 16 - type: integer 
	Parameter din421_WIDTH bound to: 16 - type: integer 
	Parameter din422_WIDTH bound to: 16 - type: integer 
	Parameter din423_WIDTH bound to: 16 - type: integer 
	Parameter din424_WIDTH bound to: 16 - type: integer 
	Parameter din425_WIDTH bound to: 16 - type: integer 
	Parameter din426_WIDTH bound to: 16 - type: integer 
	Parameter din427_WIDTH bound to: 16 - type: integer 
	Parameter din428_WIDTH bound to: 16 - type: integer 
	Parameter din429_WIDTH bound to: 16 - type: integer 
	Parameter din430_WIDTH bound to: 16 - type: integer 
	Parameter din431_WIDTH bound to: 16 - type: integer 
	Parameter din432_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_4329_16_2_1' (64#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_4329_16_2_1.vhd:888]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s' (65#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s' (66#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s.vhd:33]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V.vhd:1142]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V.vhd:93]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom' (67#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V' (68#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V.vhd:1142]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13s_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13s_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13s_26_2_1_Multiplier_14' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13s_26_2_1_Multiplier_14' (69#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13s_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13s_26_2_1' (70#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13s_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_245_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_245_16_1_1.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_245_16_1_1' (71#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_245_16_1_1.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_1448_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1448_16_1_1.vhd:309]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1448_16_1_1' (72#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1448_16_1_1.vhd:309]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s' (73#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s' (74#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s.vhd:33]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V.vhd:204]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V.vhd:33]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom' (75#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V' (76#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V.vhd:204]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (77#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_967_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_967_16_1_1.vhd:213]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_967_16_1_1' (78#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_967_16_1_1.vhd:213]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s' (79#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s.vhd:29]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table.vhd:302]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table.vhd:33]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom' (80#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table' (81#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table.vhd:302]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom' (82#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew' (83#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew.vhd:194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_18s_17ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_18s_17ns_26_2_1_Multiplier_15' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_18s_17ns_26_2_1_Multiplier_15' (84#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_18s_17ns_26_2_1' (85#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' (86#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s.vhd:29]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (86#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s' (87#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d3844_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:79]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d3844_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:26]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d3844_A_ram' (88#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d3844_A' (89#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d961_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:79]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d961_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:26]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d961_A_ram' (90#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d961_A' (91#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d841_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d841_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d841_A_ram' (92#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d841_A' (93#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d196_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d196_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d196_A_ram' (94#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d196_A' (95#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d144_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d144_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d144_A_ram' (96#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d144_A' (97#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d36_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d36_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d36_A_ram' (98#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d36_A' (99#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w96_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w96_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w96_d1_S_shiftReg' (100#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w96_d1_S' (101#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w384_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w384_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w384_d1_S_shiftReg' (102#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w384_d1_S' (103#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d1_S_shiftReg' (104#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d1_S' (105#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_shiftReg' (106#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0' (107#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_shiftReg' (108#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG' (109#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_shiftReg' (110#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0' (111#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_shiftReg' (112#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0' (113#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_shiftReg' (114#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ' (115#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_shiftReg' (116#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0' (117#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_shiftReg' (118#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0' (119#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_shiftReg' (120#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0' (121#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_shiftReg' (122#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0' (123#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_shiftReg' (124#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0' (125#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_shiftReg' (126#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0' (127#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_shiftReg' (128#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa' (129#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_shiftReg' (130#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0' (131#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_shiftReg' (132#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0' (133#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (134#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.977 ; gain = 0.000 ; free physical = 68726 ; free virtual = 87487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2430.977 ; gain = 0.000 ; free physical = 68753 ; free virtual = 87517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.004 ; gain = 6.027 ; free physical = 68753 ; free virtual = 87517
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2445.012 ; gain = 14.035 ; free physical = 68566 ; free virtual = 87331
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 24    
	   3 Input   26 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 3     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 27    
	   3 Input   16 Bit       Adders := 57    
	   2 Input   15 Bit       Adders := 11    
	   2 Input   14 Bit       Adders := 6     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 6     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 18    
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 19    
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	              384 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 51    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 1381  
	               15 Bit    Registers := 133   
	               14 Bit    Registers := 19    
	               13 Bit    Registers := 59    
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 60    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 266   
+---RAMs : 
	             240K Bit	(3844 X 64 bit)          RAMs := 2     
	              60K Bit	(961 X 64 bit)          RAMs := 1     
	              26K Bit	(841 X 32 bit)          RAMs := 2     
	               6K Bit	(196 X 32 bit)          RAMs := 1     
	               4K Bit	(144 X 32 bit)          RAMs := 2     
	               1K Bit	(36 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 39    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1068  
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 9     
	   3 Input   10 Bit        Muxes := 6     
	  11 Input   10 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 30    
	   2 Input    7 Bit        Muxes := 6     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 9     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 35    
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 230   
	   3 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_reg_17684_reg is absorbed into DSP mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U361/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_1_reg_17689_reg is absorbed into DSP mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U360/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_2_reg_17694_reg is absorbed into DSP mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U358/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_3_reg_17699_reg is absorbed into DSP mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U359/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_4_reg_17704_reg is absorbed into DSP mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U357/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register w18_V_load_5_reg_17709_reg is absorbed into DSP mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register a_V_reg_17679_reg is absorbed into DSP mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U356/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_reg_13890_reg is absorbed into DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U382/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (ACIN2*B2)'.
DSP Report: register w22_V_load_1_reg_13895_reg is absorbed into DSP mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U399/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_2_reg_13900_reg is absorbed into DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U392/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_3_reg_13905_reg is absorbed into DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U377/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_4_reg_13910_reg is absorbed into DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U396/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_5_reg_13915_reg is absorbed into DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U381/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_6_reg_13920_reg is absorbed into DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U376/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_7_reg_13925_reg is absorbed into DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U397/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_8_reg_13930_reg is absorbed into DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U386/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_9_reg_13935_reg is absorbed into DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U387/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_10_reg_13940_reg is absorbed into DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U379/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_11_reg_13945_reg is absorbed into DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U395/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_12_reg_13950_reg is absorbed into DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U383/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_13_reg_13955_reg is absorbed into DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U393/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_14_reg_13960_reg is absorbed into DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U384/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_15_reg_13965_reg is absorbed into DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U390/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_16_reg_13970_reg is absorbed into DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U394/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_17_reg_13975_reg is absorbed into DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U378/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_18_reg_13980_reg is absorbed into DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U380/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_19_reg_13985_reg is absorbed into DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U389/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_20_reg_13990_reg is absorbed into DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U398/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_21_reg_13995_reg is absorbed into DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U391/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_22_reg_14000_reg is absorbed into DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U385/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w22_V_load_23_reg_14005_reg is absorbed into DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter1_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register a_V_reg_13645_pp0_iter2_reg_reg is absorbed into DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: register mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg is absorbed into DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: operator mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/tmp_product is absorbed into DSP mul_16s_13s_26_2_1_U388/myproject_mul_16s_13s_26_2_1_Multiplier_14_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w26_V_load_reg_4413_reg is absorbed into DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_reg is absorbed into DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_pp0_iter1_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U415/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w26_V_load_1_reg_4418_reg is absorbed into DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_reg is absorbed into DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_pp0_iter1_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U414/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w26_V_load_2_reg_4423_reg is absorbed into DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_reg is absorbed into DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_pp0_iter1_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U417/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w26_V_load_3_reg_4428_reg is absorbed into DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_reg is absorbed into DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register a_V_reg_4388_pp0_iter1_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U416/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U430/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U432/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U429/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/mul_18s_17ns_26_2_1_U431/myproject_mul_18s_17ns_26_2_1_Multiplier_15_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xde))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_6_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_6_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U328/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fece))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_15_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_15_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U327/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xc4))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_8_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_8_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U320/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff50))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_7_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_7_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U330/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xca))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_14_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_14_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U311/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0x92))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_12_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_12_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U314/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff99))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_10_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_10_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U321/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A''*(B:0x6e))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_5_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_5_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8ns_24_2_0_U323/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff91))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_11_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_11_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_8s_24_2_0_U309/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fd90))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_4_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_4_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U316/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A''*(B:0x207))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_2_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_2_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11ns_26_2_0_U322/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x1be))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_3_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_3_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U329/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x186))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_8_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_8_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U324/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (ACIN2*(B:0x196))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_7_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U325/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fd6c))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_10_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_10_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U317/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fed7))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_9_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_9_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10s_26_2_0_U315/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (ACIN2*(B:0x3fd9e))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_15_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_11s_26_2_0_U312/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xe4))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_5_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_5_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U310/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x149))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_16_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_16_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_10ns_26_2_0_U326/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (ACIN2*(B:0xf5))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_12_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U319/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xcb))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_11_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_11_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9ns_25_2_0_U318/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff4d))'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/kernel_data_V_5_14_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/kernel_data_V_5_14_int_reg_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103/mul_16s_9s_25_2_0_U313/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fef5))'.
DSP Report: register kernel_data_V_7_3_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U229/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x10c))'.
DSP Report: register kernel_data_V_7_9_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U239/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3feb9))'.
DSP Report: register kernel_data_V_7_4_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U200/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x194))'.
DSP Report: register kernel_data_V_7_17_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U224/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fec6))'.
DSP Report: register kernel_data_V_7_15_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U225/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x114))'.
DSP Report: register kernel_data_V_7_34_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U219/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x107))'.
DSP Report: register kernel_data_V_7_33_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U208/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff34))'.
DSP Report: register kernel_data_V_7_7_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U214/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff6d))'.
DSP Report: register kernel_data_V_7_11_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U217/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xc5))'.
DSP Report: register kernel_data_V_7_10_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U231/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xc6))'.
DSP Report: register kernel_data_V_7_13_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U206/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xdd))'.
DSP Report: register kernel_data_V_7_29_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U212/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff2a))'.
DSP Report: register kernel_data_V_7_23_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U203/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0x94))'.
DSP Report: register kernel_data_V_7_32_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U210/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff5b))'.
DSP Report: register kernel_data_V_7_35_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U235/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x43))'.
DSP Report: register kernel_data_V_7_28_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U220/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x6c))'.
DSP Report: register kernel_data_V_7_16_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U228/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x59))'.
DSP Report: register kernel_data_V_7_6_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U241/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x74))'.
DSP Report: register kernel_data_V_7_30_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U223/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffd9))'.
DSP Report: register kernel_data_V_7_24_int_reg_reg is absorbed into DSP mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: register mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg is absorbed into DSP mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: operator mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/tmp_product is absorbed into DSP mul_16s_7s_23_2_0_U237/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fda6))'.
DSP Report: register kernel_data_V_7_0_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U209/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fedf))'.
DSP Report: register kernel_data_V_7_16_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U218/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe53))'.
DSP Report: register kernel_data_V_7_8_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U222/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x193))'.
DSP Report: register kernel_data_V_7_21_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U216/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe83))'.
DSP Report: register kernel_data_V_7_17_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U233/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x196))'.
DSP Report: register kernel_data_V_7_29_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U227/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x107))'.
DSP Report: register kernel_data_V_7_27_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U240/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x1d9))'.
DSP Report: register kernel_data_V_7_31_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U207/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff37))'.
DSP Report: register kernel_data_V_7_1_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U215/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff14))'.
DSP Report: register kernel_data_V_7_5_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U236/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff4e))'.
DSP Report: register kernel_data_V_7_4_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U199/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff6c))'.
DSP Report: register kernel_data_V_7_11_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U232/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff21))'.
DSP Report: register kernel_data_V_7_6_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U238/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xbb))'.
DSP Report: register kernel_data_V_7_20_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U230/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xe6))'.
DSP Report: register kernel_data_V_7_13_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U226/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xc9))'.
DSP Report: register kernel_data_V_7_14_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U204/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0x95))'.
DSP Report: register kernel_data_V_7_23_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U234/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0x95))'.
DSP Report: register kernel_data_V_7_22_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U221/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff8f))'.
DSP Report: register kernel_data_V_7_26_int_reg_reg is absorbed into DSP mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP mul_16s_8s_24_2_0_U202/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x4e))'.
DSP Report: register kernel_data_V_7_25_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U213/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/p_tmp_reg, operation Mode is: (A2*(B:0x25))'.
DSP Report: register kernel_data_V_7_10_int_reg_reg is absorbed into DSP mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/p_tmp_reg.
DSP Report: register mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/p_tmp_reg is absorbed into DSP mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/p_tmp_reg.
DSP Report: operator mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/tmp_product is absorbed into DSP mul_16s_7ns_23_2_0_U211/myproject_mul_16s_7ns_23_2_0_Multiplier_13_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffcc))'.
DSP Report: register kernel_data_V_7_19_int_reg_reg is absorbed into DSP mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: register mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg is absorbed into DSP mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: operator mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/tmp_product is absorbed into DSP mul_16s_7s_23_2_0_U201/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/p_tmp_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register kernel_data_V_7_2_int_reg_reg is absorbed into DSP mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/p_tmp_reg.
DSP Report: register mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/p_tmp_reg is absorbed into DSP mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/p_tmp_reg.
DSP Report: operator mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/tmp_product is absorbed into DSP mul_16s_6ns_22_2_0_U205/myproject_mul_16s_6ns_22_2_0_Multiplier_12_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg, operation Mode is: (A2*(B:0x8cf))'.
DSP Report: register kernel_data_V_6_1_int_reg_reg is absorbed into DSP mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: register mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg is absorbed into DSP mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: operator mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/tmp_product is absorbed into DSP mul_16s_13ns_26_2_0_U81/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg, operation Mode is: (A2*(B:0x975))'.
DSP Report: register kernel_data_V_6_0_int_reg_reg is absorbed into DSP mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: register mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg is absorbed into DSP mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: operator mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/tmp_product is absorbed into DSP mul_16s_13ns_26_2_0_U70/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fd54))'.
DSP Report: register kernel_data_V_6_6_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U46/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fbaf))'.
DSP Report: register kernel_data_V_6_3_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U107/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fc98))'.
DSP Report: register kernel_data_V_6_4_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U75/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffcc))'.
DSP Report: register kernel_data_V_6_9_int_reg_reg is absorbed into DSP mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: register mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg is absorbed into DSP mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: operator mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/tmp_product is absorbed into DSP mul_16s_7s_23_2_0_U92/myproject_mul_16s_7s_23_2_0_Multiplier_11_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (ACIN''*(B:0x411))'.
DSP Report: register kernel_data_V_6_9_load_reg_21418_reg is absorbed into DSP mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_9_load_reg_21418_pp0_iter1_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U49/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fa2f))'.
DSP Report: register kernel_data_V_6_7_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_7_load_reg_21549_reg is absorbed into DSP mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U77/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x422))'.
DSP Report: register kernel_data_V_6_13_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U50/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x261))'.
DSP Report: register kernel_data_V_6_11_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U102/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x579))'.
DSP Report: register kernel_data_V_6_12_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe18))'.
DSP Report: register kernel_data_V_6_15_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U87/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x11a))'.
DSP Report: register kernel_data_V_6_14_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U68/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fef4))'.
DSP Report: register kernel_data_V_6_20_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U85/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x211))'.
DSP Report: register kernel_data_V_6_18_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U53/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fb3e))'.
DSP Report: register kernel_data_V_6_19_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U60/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A''*(B:0x3f9b9))'.
DSP Report: register kernel_data_V_6_23_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register sext_ln1118_92_reg_21471_reg is absorbed into DSP mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U58/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xe5))'.
DSP Report: register kernel_data_V_6_10_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U93/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffac))'.
DSP Report: register kernel_data_V_6_25_int_reg_reg is absorbed into DSP mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP mul_16s_8s_24_2_0_U101/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff2f))'.
DSP Report: register kernel_data_V_6_21_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U72/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fa92))'.
DSP Report: register kernel_data_V_6_1_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U83/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x348))'.
DSP Report: register kernel_data_V_6_0_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U82/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x46a))'.
DSP Report: register kernel_data_V_6_6_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U62/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fee5))'.
DSP Report: register kernel_data_V_6_3_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U36/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fb2d))'.
DSP Report: register kernel_data_V_6_5_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U99/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x57b))'.
DSP Report: register kernel_data_V_6_7_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_7_load_reg_21549_reg is absorbed into DSP mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U80/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x405))'.
DSP Report: register kernel_data_V_6_10_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_10_load_reg_21428_reg is absorbed into DSP mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fc8d))'.
DSP Report: register kernel_data_V_6_8_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U73/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x3a1))'.
DSP Report: register kernel_data_V_6_13_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U51/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe07))'.
DSP Report: register kernel_data_V_6_11_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U40/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x2aa))'.
DSP Report: register kernel_data_V_6_12_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U95/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fcc0))'.
DSP Report: register kernel_data_V_6_16_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U57/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe90))'.
DSP Report: register kernel_data_V_6_14_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U103/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fef9))'.
DSP Report: register kernel_data_V_6_15_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U41/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x5ef))'.
DSP Report: register kernel_data_V_6_19_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U37/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fc7a))'.
DSP Report: register kernel_data_V_6_17_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U104/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x5bd))'.
DSP Report: register kernel_data_V_6_18_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U34/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fc5d))'.
DSP Report: register kernel_data_V_6_20_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U32/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe24))'.
DSP Report: register kernel_data_V_6_22_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U42/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x5ae))'.
DSP Report: register kernel_data_V_6_21_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U86/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg, operation Mode is: (A2*(B:0x85b))'.
DSP Report: register kernel_data_V_6_23_int_reg_reg is absorbed into DSP mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: register mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg is absorbed into DSP mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: operator mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/tmp_product is absorbed into DSP mul_16s_13ns_26_2_0_U94/myproject_mul_16s_13ns_26_2_0_Multiplier_10_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x10c))'.
DSP Report: register kernel_data_V_6_24_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U98/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe39))'.
DSP Report: register kernel_data_V_6_4_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U52/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe1f))'.
DSP Report: register kernel_data_V_6_0_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U55/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x136))'.
DSP Report: register kernel_data_V_6_17_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U47/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fc5f))'.
DSP Report: register kernel_data_V_6_10_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_10_load_reg_21428_reg is absorbed into DSP mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U43/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fd46))'.
DSP Report: register kernel_data_V_6_20_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U39/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3feef))'.
DSP Report: register kernel_data_V_6_19_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U89/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff73))'.
DSP Report: register kernel_data_V_6_8_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U74/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff29))'.
DSP Report: register kernel_data_V_6_2_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U105/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff72))'.
DSP Report: register kernel_data_V_6_5_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U76/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xb9))'.
DSP Report: register kernel_data_V_6_15_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U84/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xce))'.
DSP Report: register kernel_data_V_6_13_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U91/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg, operation Mode is: (A2*(B:0xa1))'.
DSP Report: register kernel_data_V_6_23_int_reg_reg is absorbed into DSP mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/tmp_product is absorbed into DSP mul_16s_9ns_25_2_0_U48/myproject_mul_16s_9ns_25_2_0_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff7b))'.
DSP Report: register kernel_data_V_6_16_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U96/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x56))'.
DSP Report: register kernel_data_V_6_18_int_reg_reg is absorbed into DSP mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: register mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg is absorbed into DSP mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: operator mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/tmp_product is absorbed into DSP mul_16s_8ns_24_2_0_U54/myproject_mul_16s_8ns_24_2_0_Multiplier_7_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff0e))'.
DSP Report: register kernel_data_V_6_24_int_reg_reg is absorbed into DSP mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: register mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg is absorbed into DSP mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: operator mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/tmp_product is absorbed into DSP mul_16s_9s_25_2_0_U44/myproject_mul_16s_9s_25_2_0_Multiplier_4_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff91))'.
DSP Report: register kernel_data_V_6_21_int_reg_reg is absorbed into DSP mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP mul_16s_8s_24_2_0_U56/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fc2b))'.
DSP Report: register kernel_data_V_6_2_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register kernel_data_V_6_2_load_reg_21509_reg is absorbed into DSP mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U61/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x128))'.
DSP Report: register kernel_data_V_6_1_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U79/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fed1))'.
DSP Report: register kernel_data_V_6_8_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U65/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fb44))'.
DSP Report: register kernel_data_V_6_3_int_reg_reg is absorbed into DSP mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: register mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg is absorbed into DSP mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: operator mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/tmp_product is absorbed into DSP mul_16s_12s_26_2_0_U71/myproject_mul_16s_12s_26_2_0_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fdbd))'.
DSP Report: register kernel_data_V_6_6_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U69/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fcc5))'.
DSP Report: register kernel_data_V_6_11_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U45/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fc57))'.
DSP Report: register kernel_data_V_6_16_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U88/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe1b))'.
DSP Report: register kernel_data_V_6_12_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U106/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fd5e))'.
DSP Report: register kernel_data_V_6_14_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U66/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x359))'.
DSP Report: register kernel_data_V_6_18_int_reg_reg is absorbed into DSP mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: register mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg is absorbed into DSP mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: operator mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/tmp_product is absorbed into DSP mul_16s_11ns_26_2_0_U78/myproject_mul_16s_11ns_26_2_0_Multiplier_6_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fce1))'.
DSP Report: register kernel_data_V_6_17_int_reg_reg is absorbed into DSP mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_11s_26_2_0_U35/myproject_mul_16s_11s_26_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x153))'.
DSP Report: register kernel_data_V_6_23_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register sext_ln1118_92_reg_21471_reg is absorbed into DSP mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U100/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x45c))'.
DSP Report: register kernel_data_V_6_20_int_reg_reg is absorbed into DSP mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: register mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg is absorbed into DSP mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: operator mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/tmp_product is absorbed into DSP mul_16s_12ns_26_2_0_U67/myproject_mul_16s_12ns_26_2_0_Multiplier_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fe30))'.
DSP Report: register kernel_data_V_6_21_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U90/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3fef2))'.
DSP Report: register kernel_data_V_6_24_int_reg_reg is absorbed into DSP mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: register mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg is absorbed into DSP mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: operator mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/tmp_product is absorbed into DSP mul_16s_10s_26_2_0_U63/myproject_mul_16s_10s_26_2_0_Multiplier_2_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x103))'.
DSP Report: register kernel_data_V_6_26_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U38/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x1bb))'.
DSP Report: register kernel_data_V_6_25_int_reg_reg is absorbed into DSP mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: register mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg is absorbed into DSP mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: operator mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/tmp_product is absorbed into DSP mul_16s_10ns_26_2_0_U64/myproject_mul_16s_10ns_26_2_0_Multiplier_3_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff9b))'.
DSP Report: register kernel_data_V_6_22_int_reg_reg is absorbed into DSP mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/tmp_product is absorbed into DSP mul_16s_8s_24_2_0_U97/myproject_mul_16s_8s_24_2_0_Multiplier_8_U/p_tmp_reg.
RAM Pipeline Warning: Read Address Register Found For RAM layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 2 bits of RAM "U_myproject_fifo_w32_d841_A_ram/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 30 bits.
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_myproject_fifo_w64_d3844_A_ram/mem_reg" due to constant propagation. Old ram width 64 bits, new ram width 60 bits.
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68892 ; free virtual = 87699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                                | RTL Object                                                                                                                                                                                            | Depth x Width | Implemented As | 
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q5_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q4_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q3_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q2_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q1_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s  | w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q0_reg                                                                                                  | 512x11        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q23_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q22_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q21_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q20_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q19_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q18_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q17_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q16_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q15_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q14_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q13_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q12_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q11_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q10_reg                                                                                                | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q9_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q8_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q7_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q6_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q5_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q4_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q3_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q2_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q1_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s | w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q0_reg                                                                                                 | 256x13        | Block RAM      | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s | w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q3_reg                                                                                                 | 128x12        | Block RAM      | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s | w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q2_reg                                                                                                 | 128x12        | Block RAM      | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s | w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q1_reg                                                                                                 | 128x12        | Block RAM      | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s | w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q0_reg                                                                                                 | 128x12        | Block RAM      | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s    | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q3_reg      | 1024x17       | Block RAM      | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s    | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q2_reg      | 1024x17       | Block RAM      | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s    | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q1_reg      | 1024x17       | Block RAM      | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s    | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q0_reg      | 1024x17       | Block RAM      | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s    | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/invert_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom_U/q0_reg | 1024x15       | Block RAM      | 
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject     | layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg | 36 x 32(READ_FIRST)    | W |   | 36 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer10_out_U | U_myproject_fifo_w32_d841_A_ram/mem_reg              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer11_out_U | U_myproject_fifo_w32_d196_A_ram/mem_reg              | 196 x 32(READ_FIRST)   | W |   | 196 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_U | U_myproject_fifo_w32_d144_A_ram/mem_reg              | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_U | U_myproject_fifo_w32_d144_A_ram/mem_reg              | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer7_out_U  | U_myproject_fifo_w32_d841_A_ram/mem_reg              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer6_out_U  | U_myproject_fifo_w64_d961_A_ram/mem_reg              | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|layer5_out_U  | U_myproject_fifo_w64_d3844_A_ram/mem_reg             | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|layer2_out_U  | U_myproject_fifo_w64_d3844_A_ram/mem_reg             | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s      | (A2*B2)'             | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (ACIN2*B2)'          | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s     | (A''*B2)'            | 16     | 13     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s     | (A''*B2)'            | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s     | (A''*B2)'            | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s     | (A''*B2)'            | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s     | (A''*B2)'            | 16     | 12     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s        | (A2*B2)'             | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s        | (A2*B2)'             | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s        | (A2*B2)'             | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s        | (A2*B2)'             | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0xde))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3fece))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0xc4))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3ff50))'   | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0xca))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x92))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3ff99))'   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x6e))'      | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3ff91))'   | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3fd90))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x207))'     | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x1be))'     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x186))'     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (ACIN2*(B:0x196))'   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3fd6c))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3fed7))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (ACIN2*(B:0x3fd9e))' | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0xe4))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x149))'     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (ACIN2*(B:0xf5))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0xcb))'      | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s | (A''*(B:0x3ff4d))'   | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fef5))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x10c))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3feb9))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x194))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fec6))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x114))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x107))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff34))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff6d))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xc5))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xc6))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xdd))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff2a))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x94))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff5b))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x43))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x6c))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x59))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x74))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ffd9))'    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fda6))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fedf))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fe53))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x193))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3fe83))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x196))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x107))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x1d9))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff37))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff14))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff4e))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff6c))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff21))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xbb))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xe6))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0xc9))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x95))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x95))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ff8f))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x4e))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x25))'       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x3ffcc))'    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s | (A2*(B:0x19))'       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x8cf))'      | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x975))'      | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fd54))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fbaf))'    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fc98))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ffcc))'    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (ACIN''*(B:0x411))'  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x3fa2f))'   | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x422))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x261))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x579))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe18))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x11a))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fef4))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x211))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fb3e))'    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x3f9b9))'   | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xe5))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ffac))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff2f))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fa92))'    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x348))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x46a))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fee5))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fb2d))'    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x57b))'     | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x405))'     | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fc8d))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3a1))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe07))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x2aa))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fcc0))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe90))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fef9))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x5ef))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fc7a))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x5bd))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fc5d))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe24))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x5ae))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x85b))'      | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x10c))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe39))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe1f))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x136))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x3fc5f))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fd46))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3feef))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff73))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff29))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff72))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xb9))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xce))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xa1))'       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff7b))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x56))'       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff0e))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff91))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x3fc2b))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x128))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fed1))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fb44))'    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fdbd))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fcc5))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fc57))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe1b))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fd5e))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x359))'      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fce1))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A''*(B:0x153))'     | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x45c))'      | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fe30))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3fef2))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x103))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x1bb))'      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0x3ff9b))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68895 ; free virtual = 87702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject     | layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg | 36 x 32(READ_FIRST)    | W |   | 36 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer10_out_U | U_myproject_fifo_w32_d841_A_ram/mem_reg              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer11_out_U | U_myproject_fifo_w32_d196_A_ram/mem_reg              | 196 x 32(READ_FIRST)   | W |   | 196 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_U | U_myproject_fifo_w32_d144_A_ram/mem_reg              | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer15_out_U | U_myproject_fifo_w32_d144_A_ram/mem_reg              | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer7_out_U  | U_myproject_fifo_w32_d841_A_ram/mem_reg              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer6_out_U  | U_myproject_fifo_w64_d961_A_ram/mem_reg              | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|layer5_out_U  | U_myproject_fifo_w64_d3844_A_ram/mem_reg             | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      | 
|layer2_out_U  | U_myproject_fifo_w64_d3844_A_ram/mem_reg             | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+--------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0/w18_V_U/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0/w22_V_U/myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0/w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0/w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0/w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0/w26_V_U/myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24/invert_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer10_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer11_out_U/U_myproject_fifo_w32_d196_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer12_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer15_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer6_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer6_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68956 ; free virtual = 87763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68940 ; free virtual = 87744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68940 ; free virtual = 87744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68944 ; free virtual = 87748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68944 ; free virtual = 87748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68970 ; free virtual = 87774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68970 ; free virtual = 87774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137/kernel_data_V_6_10_load_reg_21428_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[63] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[61] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[30] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[28] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[13] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[11] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1035|
|3     |DSP48E1  |   179|
|4     |LUT1     |   181|
|5     |LUT2     |  2572|
|6     |LUT3     |  2290|
|7     |LUT4     |  2168|
|8     |LUT5     |  1157|
|9     |LUT6     |  5514|
|10    |MUXF7    |  1917|
|11    |MUXF8    |   384|
|12    |RAMB18E1 |    25|
|13    |RAMB36E1 |    18|
|14    |SRL16E   |   112|
|15    |SRLC32E  |   480|
|16    |FDRE     | 24528|
|17    |FDSE     |   144|
|18    |IBUF     |    53|
|19    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                                    |Module                                                                                             |Cells |
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                                         |                                                                                                   | 42827|
|2     |  conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0                                     |myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s                     |  2004|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107                       |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s                   |  1940|
|4     |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s                                |   146|
|5     |        line_buffer_Array_5_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy         |    32|
|6     |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core__1 |    32|
|7     |        line_buffer_Array_5_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_355     |    34|
|8     |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core__3 |    32|
|9     |        line_buffer_Array_5_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_356     |    32|
|10    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core__2 |    32|
|11    |        line_buffer_Array_5_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_357     |    32|
|12    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_line_buffer_Array_5vdy_core    |    32|
|13    |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103                      |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s                    |  1069|
|14    |        mul_16s_10ns_26_2_0_U324                                                                            |myproject_mul_16s_10ns_26_2_0_311                                                                  |     1|
|15    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_354                                                     |     1|
|16    |        mul_16s_10ns_26_2_0_U325                                                                            |myproject_mul_16s_10ns_26_2_0_312                                                                  |     1|
|17    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_353                                                     |     1|
|18    |        mul_16s_10ns_26_2_0_U326                                                                            |myproject_mul_16s_10ns_26_2_0_313                                                                  |     1|
|19    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_352                                                     |     1|
|20    |        mul_16s_10ns_26_2_0_U329                                                                            |myproject_mul_16s_10ns_26_2_0_314                                                                  |     1|
|21    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_351                                                     |     1|
|22    |        mul_16s_10s_26_2_0_U315                                                                             |myproject_mul_16s_10s_26_2_0_315                                                                   |     1|
|23    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_350                                                      |     1|
|24    |        mul_16s_10s_26_2_0_U327                                                                             |myproject_mul_16s_10s_26_2_0_316                                                                   |     2|
|25    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_349                                                      |     2|
|26    |        mul_16s_11ns_26_2_0_U322                                                                            |myproject_mul_16s_11ns_26_2_0_317                                                                  |     1|
|27    |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_348                                                     |     1|
|28    |        mul_16s_11s_26_2_0_U312                                                                             |myproject_mul_16s_11s_26_2_0_318                                                                   |     1|
|29    |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_347                                                      |     1|
|30    |        mul_16s_11s_26_2_0_U316                                                                             |myproject_mul_16s_11s_26_2_0_319                                                                   |     1|
|31    |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_346                                                      |     1|
|32    |        mul_16s_11s_26_2_0_U317                                                                             |myproject_mul_16s_11s_26_2_0_320                                                                   |     1|
|33    |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_345                                                      |     1|
|34    |        mul_16s_8ns_24_2_0_U323                                                                             |myproject_mul_16s_8ns_24_2_0_321                                                                   |     2|
|35    |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_344                                                      |     2|
|36    |        mul_16s_8s_24_2_0_U309                                                                              |myproject_mul_16s_8s_24_2_0_322                                                                    |     3|
|37    |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8_343                                                       |     3|
|38    |        mul_16s_8s_24_2_0_U321                                                                              |myproject_mul_16s_8s_24_2_0_323                                                                    |     1|
|39    |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8_342                                                       |     1|
|40    |        mul_16s_9ns_25_2_0_U310                                                                             |myproject_mul_16s_9ns_25_2_0_324                                                                   |     2|
|41    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_341                                                      |     2|
|42    |        mul_16s_9ns_25_2_0_U311                                                                             |myproject_mul_16s_9ns_25_2_0_325                                                                   |     1|
|43    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_340                                                      |     1|
|44    |        mul_16s_9ns_25_2_0_U314                                                                             |myproject_mul_16s_9ns_25_2_0_326                                                                   |     2|
|45    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_339                                                      |     2|
|46    |        mul_16s_9ns_25_2_0_U318                                                                             |myproject_mul_16s_9ns_25_2_0_327                                                                   |     2|
|47    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_338                                                      |     2|
|48    |        mul_16s_9ns_25_2_0_U319                                                                             |myproject_mul_16s_9ns_25_2_0_328                                                                   |     1|
|49    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_337                                                      |     1|
|50    |        mul_16s_9ns_25_2_0_U320                                                                             |myproject_mul_16s_9ns_25_2_0_329                                                                   |     1|
|51    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_336                                                      |     1|
|52    |        mul_16s_9ns_25_2_0_U328                                                                             |myproject_mul_16s_9ns_25_2_0_330                                                                   |     1|
|53    |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_335                                                      |     1|
|54    |        mul_16s_9s_25_2_0_U313                                                                              |myproject_mul_16s_9s_25_2_0_331                                                                    |     5|
|55    |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_334                                                       |     5|
|56    |        mul_16s_9s_25_2_0_U330                                                                              |myproject_mul_16s_9s_25_2_0_332                                                                    |     2|
|57    |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_333                                                       |     2|
|58    |  conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                                      |myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s                      |  4132|
|59    |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s                    |  3896|
|60    |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195                            |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s                                 |   289|
|61    |        line_buffer_Array_6_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb         |    48|
|62    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__1 |    48|
|63    |        line_buffer_Array_6_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_306     |    48|
|64    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__3 |    48|
|65    |        line_buffer_Array_6_0_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_307     |    48|
|66    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__5 |    48|
|67    |        line_buffer_Array_6_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_308     |    48|
|68    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__2 |    48|
|69    |        line_buffer_Array_6_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_309     |    48|
|70    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__4 |    48|
|71    |        line_buffer_Array_6_1_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_310     |    49|
|72    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core    |    48|
|73    |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137                       |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s                     |  2641|
|74    |        mul_16s_10ns_26_2_0_U100                                                                            |myproject_mul_16s_10ns_26_2_0_160                                                                  |     1|
|75    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_305                                                     |     1|
|76    |        mul_16s_10ns_26_2_0_U38                                                                             |myproject_mul_16s_10ns_26_2_0_161                                                                  |     1|
|77    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_304                                                     |     1|
|78    |        mul_16s_10ns_26_2_0_U47                                                                             |myproject_mul_16s_10ns_26_2_0_162                                                                  |     1|
|79    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_303                                                     |     1|
|80    |        mul_16s_10ns_26_2_0_U64                                                                             |myproject_mul_16s_10ns_26_2_0_163                                                                  |     1|
|81    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_302                                                     |     1|
|82    |        mul_16s_10ns_26_2_0_U68                                                                             |myproject_mul_16s_10ns_26_2_0_164                                                                  |     1|
|83    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_301                                                     |     1|
|84    |        mul_16s_10ns_26_2_0_U79                                                                             |myproject_mul_16s_10ns_26_2_0_165                                                                  |     1|
|85    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_300                                                     |     1|
|86    |        mul_16s_10ns_26_2_0_U98                                                                             |myproject_mul_16s_10ns_26_2_0_166                                                                  |     1|
|87    |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_299                                                     |     1|
|88    |        mul_16s_10s_26_2_0_U103                                                                             |myproject_mul_16s_10s_26_2_0_167                                                                   |     1|
|89    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_298                                                      |     1|
|90    |        mul_16s_10s_26_2_0_U106                                                                             |myproject_mul_16s_10s_26_2_0_168                                                                   |     1|
|91    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_297                                                      |     1|
|92    |        mul_16s_10s_26_2_0_U36                                                                              |myproject_mul_16s_10s_26_2_0_169                                                                   |     1|
|93    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_296                                                      |     1|
|94    |        mul_16s_10s_26_2_0_U40                                                                              |myproject_mul_16s_10s_26_2_0_170                                                                   |     1|
|95    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_295                                                      |     1|
|96    |        mul_16s_10s_26_2_0_U41                                                                              |myproject_mul_16s_10s_26_2_0_171                                                                   |     1|
|97    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_294                                                      |     1|
|98    |        mul_16s_10s_26_2_0_U42                                                                              |myproject_mul_16s_10s_26_2_0_172                                                                   |     1|
|99    |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_293                                                      |     1|
|100   |        mul_16s_10s_26_2_0_U52                                                                              |myproject_mul_16s_10s_26_2_0_173                                                                   |     1|
|101   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_292                                                      |     1|
|102   |        mul_16s_10s_26_2_0_U55                                                                              |myproject_mul_16s_10s_26_2_0_174                                                                   |     1|
|103   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_291                                                      |     1|
|104   |        mul_16s_10s_26_2_0_U63                                                                              |myproject_mul_16s_10s_26_2_0_175                                                                   |     1|
|105   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_290                                                      |     1|
|106   |        mul_16s_10s_26_2_0_U65                                                                              |myproject_mul_16s_10s_26_2_0_176                                                                   |     1|
|107   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_289                                                      |     1|
|108   |        mul_16s_10s_26_2_0_U85                                                                              |myproject_mul_16s_10s_26_2_0_177                                                                   |     1|
|109   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_288                                                      |     1|
|110   |        mul_16s_10s_26_2_0_U87                                                                              |myproject_mul_16s_10s_26_2_0_178                                                                   |     1|
|111   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_287                                                      |     1|
|112   |        mul_16s_10s_26_2_0_U89                                                                              |myproject_mul_16s_10s_26_2_0_179                                                                   |     1|
|113   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_286                                                      |     1|
|114   |        mul_16s_10s_26_2_0_U90                                                                              |myproject_mul_16s_10s_26_2_0_180                                                                   |     1|
|115   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_285                                                      |     1|
|116   |        mul_16s_11ns_26_2_0_U102                                                                            |myproject_mul_16s_11ns_26_2_0                                                                      |     1|
|117   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_284                                                     |     1|
|118   |        mul_16s_11ns_26_2_0_U51                                                                             |myproject_mul_16s_11ns_26_2_0_181                                                                  |     1|
|119   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_283                                                     |     1|
|120   |        mul_16s_11ns_26_2_0_U53                                                                             |myproject_mul_16s_11ns_26_2_0_182                                                                  |     1|
|121   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_282                                                     |     1|
|122   |        mul_16s_11ns_26_2_0_U78                                                                             |myproject_mul_16s_11ns_26_2_0_183                                                                  |     1|
|123   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_281                                                     |     1|
|124   |        mul_16s_11ns_26_2_0_U82                                                                             |myproject_mul_16s_11ns_26_2_0_184                                                                  |     1|
|125   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6_280                                                     |     1|
|126   |        mul_16s_11ns_26_2_0_U95                                                                             |myproject_mul_16s_11ns_26_2_0_185                                                                  |     1|
|127   |          myproject_mul_16s_11ns_26_2_0_Multiplier_6_U                                                      |myproject_mul_16s_11ns_26_2_0_Multiplier_6                                                         |     1|
|128   |        mul_16s_11s_26_2_0_U104                                                                             |myproject_mul_16s_11s_26_2_0_186                                                                   |     1|
|129   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_279                                                      |     1|
|130   |        mul_16s_11s_26_2_0_U32                                                                              |myproject_mul_16s_11s_26_2_0_187                                                                   |     1|
|131   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_278                                                      |     1|
|132   |        mul_16s_11s_26_2_0_U35                                                                              |myproject_mul_16s_11s_26_2_0_188                                                                   |     1|
|133   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_277                                                      |     1|
|134   |        mul_16s_11s_26_2_0_U39                                                                              |myproject_mul_16s_11s_26_2_0_189                                                                   |     1|
|135   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_276                                                      |     1|
|136   |        mul_16s_11s_26_2_0_U43                                                                              |myproject_mul_16s_11s_26_2_0_190                                                                   |     1|
|137   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_275                                                      |     1|
|138   |        mul_16s_11s_26_2_0_U45                                                                              |myproject_mul_16s_11s_26_2_0_191                                                                   |     1|
|139   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_274                                                      |     1|
|140   |        mul_16s_11s_26_2_0_U46                                                                              |myproject_mul_16s_11s_26_2_0_192                                                                   |     1|
|141   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_273                                                      |     1|
|142   |        mul_16s_11s_26_2_0_U57                                                                              |myproject_mul_16s_11s_26_2_0_193                                                                   |     1|
|143   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_272                                                      |     1|
|144   |        mul_16s_11s_26_2_0_U61                                                                              |myproject_mul_16s_11s_26_2_0_194                                                                   |     1|
|145   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_271                                                      |     1|
|146   |        mul_16s_11s_26_2_0_U66                                                                              |myproject_mul_16s_11s_26_2_0_195                                                                   |     1|
|147   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_270                                                      |     1|
|148   |        mul_16s_11s_26_2_0_U69                                                                              |myproject_mul_16s_11s_26_2_0_196                                                                   |     1|
|149   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_269                                                      |     1|
|150   |        mul_16s_11s_26_2_0_U73                                                                              |myproject_mul_16s_11s_26_2_0_197                                                                   |     1|
|151   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_268                                                      |     1|
|152   |        mul_16s_11s_26_2_0_U75                                                                              |myproject_mul_16s_11s_26_2_0_198                                                                   |     1|
|153   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_267                                                      |     1|
|154   |        mul_16s_11s_26_2_0_U88                                                                              |myproject_mul_16s_11s_26_2_0_199                                                                   |     1|
|155   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_266                                                      |     1|
|156   |        mul_16s_12ns_26_2_0_U33                                                                             |myproject_mul_16s_12ns_26_2_0                                                                      |     1|
|157   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_265                                                     |     1|
|158   |        mul_16s_12ns_26_2_0_U34                                                                             |myproject_mul_16s_12ns_26_2_0_200                                                                  |     1|
|159   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_264                                                     |     1|
|160   |        mul_16s_12ns_26_2_0_U37                                                                             |myproject_mul_16s_12ns_26_2_0_201                                                                  |     1|
|161   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_263                                                     |     1|
|162   |        mul_16s_12ns_26_2_0_U49                                                                             |myproject_mul_16s_12ns_26_2_0_202                                                                  |     1|
|163   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_262                                                     |     1|
|164   |        mul_16s_12ns_26_2_0_U50                                                                             |myproject_mul_16s_12ns_26_2_0_203                                                                  |     1|
|165   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_261                                                     |     1|
|166   |        mul_16s_12ns_26_2_0_U59                                                                             |myproject_mul_16s_12ns_26_2_0_204                                                                  |     1|
|167   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_260                                                     |     1|
|168   |        mul_16s_12ns_26_2_0_U62                                                                             |myproject_mul_16s_12ns_26_2_0_205                                                                  |     1|
|169   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_259                                                     |     1|
|170   |        mul_16s_12ns_26_2_0_U67                                                                             |myproject_mul_16s_12ns_26_2_0_206                                                                  |     1|
|171   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_258                                                     |     1|
|172   |        mul_16s_12ns_26_2_0_U80                                                                             |myproject_mul_16s_12ns_26_2_0_207                                                                  |     1|
|173   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1_257                                                     |     1|
|174   |        mul_16s_12ns_26_2_0_U86                                                                             |myproject_mul_16s_12ns_26_2_0_208                                                                  |     1|
|175   |          myproject_mul_16s_12ns_26_2_0_Multiplier_1_U                                                      |myproject_mul_16s_12ns_26_2_0_Multiplier_1                                                         |     1|
|176   |        mul_16s_12s_26_2_0_U107                                                                             |myproject_mul_16s_12s_26_2_0_209                                                                   |     1|
|177   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_256                                                      |     1|
|178   |        mul_16s_12s_26_2_0_U58                                                                              |myproject_mul_16s_12s_26_2_0_210                                                                   |     1|
|179   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_255                                                      |     1|
|180   |        mul_16s_12s_26_2_0_U60                                                                              |myproject_mul_16s_12s_26_2_0_211                                                                   |     1|
|181   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_254                                                      |     1|
|182   |        mul_16s_12s_26_2_0_U71                                                                              |myproject_mul_16s_12s_26_2_0_212                                                                   |     1|
|183   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_253                                                      |     1|
|184   |        mul_16s_12s_26_2_0_U77                                                                              |myproject_mul_16s_12s_26_2_0_213                                                                   |     1|
|185   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_252                                                      |     1|
|186   |        mul_16s_12s_26_2_0_U83                                                                              |myproject_mul_16s_12s_26_2_0_214                                                                   |     1|
|187   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_251                                                      |     1|
|188   |        mul_16s_12s_26_2_0_U99                                                                              |myproject_mul_16s_12s_26_2_0_215                                                                   |     1|
|189   |          myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                       |myproject_mul_16s_12s_26_2_0_Multiplier_9_250                                                      |     1|
|190   |        mul_16s_13ns_26_2_0_U70                                                                             |myproject_mul_16s_13ns_26_2_0                                                                      |     1|
|191   |          myproject_mul_16s_13ns_26_2_0_Multiplier_10_U                                                     |myproject_mul_16s_13ns_26_2_0_Multiplier_10_249                                                    |     1|
|192   |        mul_16s_13ns_26_2_0_U81                                                                             |myproject_mul_16s_13ns_26_2_0_216                                                                  |     1|
|193   |          myproject_mul_16s_13ns_26_2_0_Multiplier_10_U                                                     |myproject_mul_16s_13ns_26_2_0_Multiplier_10_248                                                    |     1|
|194   |        mul_16s_13ns_26_2_0_U94                                                                             |myproject_mul_16s_13ns_26_2_0_217                                                                  |    11|
|195   |          myproject_mul_16s_13ns_26_2_0_Multiplier_10_U                                                     |myproject_mul_16s_13ns_26_2_0_Multiplier_10                                                        |    11|
|196   |        mul_16s_7s_23_2_0_U92                                                                               |myproject_mul_16s_7s_23_2_0_218                                                                    |     2|
|197   |          myproject_mul_16s_7s_23_2_0_Multiplier_11_U                                                       |myproject_mul_16s_7s_23_2_0_Multiplier_11_247                                                      |     2|
|198   |        mul_16s_8ns_24_2_0_U54                                                                              |myproject_mul_16s_8ns_24_2_0_219                                                                   |     1|
|199   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_246                                                      |     1|
|200   |        mul_16s_8s_24_2_0_U101                                                                              |myproject_mul_16s_8s_24_2_0_220                                                                    |     2|
|201   |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8_245                                                       |     2|
|202   |        mul_16s_8s_24_2_0_U56                                                                               |myproject_mul_16s_8s_24_2_0_221                                                                    |     2|
|203   |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8_244                                                       |     2|
|204   |        mul_16s_8s_24_2_0_U97                                                                               |myproject_mul_16s_8s_24_2_0_222                                                                    |    22|
|205   |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8_243                                                       |    22|
|206   |        mul_16s_9ns_25_2_0_U48                                                                              |myproject_mul_16s_9ns_25_2_0_223                                                                   |     1|
|207   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_242                                                      |     1|
|208   |        mul_16s_9ns_25_2_0_U84                                                                              |myproject_mul_16s_9ns_25_2_0_224                                                                   |     1|
|209   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_241                                                      |     1|
|210   |        mul_16s_9ns_25_2_0_U91                                                                              |myproject_mul_16s_9ns_25_2_0_225                                                                   |     2|
|211   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_240                                                      |     2|
|212   |        mul_16s_9ns_25_2_0_U93                                                                              |myproject_mul_16s_9ns_25_2_0_226                                                                   |     2|
|213   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_239                                                      |     2|
|214   |        mul_16s_9s_25_2_0_U105                                                                              |myproject_mul_16s_9s_25_2_0_227                                                                    |     1|
|215   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_238                                                       |     1|
|216   |        mul_16s_9s_25_2_0_U44                                                                               |myproject_mul_16s_9s_25_2_0_228                                                                    |     1|
|217   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_237                                                       |     1|
|218   |        mul_16s_9s_25_2_0_U72                                                                               |myproject_mul_16s_9s_25_2_0_229                                                                    |     2|
|219   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_236                                                       |     2|
|220   |        mul_16s_9s_25_2_0_U74                                                                               |myproject_mul_16s_9s_25_2_0_230                                                                    |     1|
|221   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_235                                                       |     1|
|222   |        mul_16s_9s_25_2_0_U76                                                                               |myproject_mul_16s_9s_25_2_0_231                                                                    |     2|
|223   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_234                                                       |     2|
|224   |        mul_16s_9s_25_2_0_U96                                                                               |myproject_mul_16s_9s_25_2_0_232                                                                    |     2|
|225   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_233                                                       |     2|
|226   |    regslice_both_input_1_V_U                                                                               |myproject_regslice_both                                                                            |   157|
|227   |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0                                      |myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s                      |  3579|
|228   |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s                    |  3499|
|229   |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_fu_237                            |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s                                 |   257|
|230   |        line_buffer_Array_7_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW         |    32|
|231   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__1 |    32|
|232   |        line_buffer_Array_7_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_153     |    32|
|233   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__3 |    32|
|234   |        line_buffer_Array_7_0_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_154     |    32|
|235   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__5 |    32|
|236   |        line_buffer_Array_7_0_3_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_155     |    32|
|237   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__7 |    32|
|238   |        line_buffer_Array_7_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_156     |    32|
|239   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__2 |    32|
|240   |        line_buffer_Array_7_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_157     |    32|
|241   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__4 |    32|
|242   |        line_buffer_Array_7_1_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_158     |    32|
|243   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core__6 |    32|
|244   |        line_buffer_Array_7_1_3_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_159     |    33|
|245   |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s_line_buffer_Array_7_lbW_core    |    32|
|246   |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s_fu_163                       |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s                     |  2238|
|247   |        mul_16s_10ns_26_2_0_U207                                                                            |myproject_mul_16s_10ns_26_2_0                                                                      |     1|
|248   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_152                                                     |     1|
|249   |        mul_16s_10ns_26_2_0_U208                                                                            |myproject_mul_16s_10ns_26_2_0_85                                                                   |     1|
|250   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_151                                                     |     1|
|251   |        mul_16s_10ns_26_2_0_U216                                                                            |myproject_mul_16s_10ns_26_2_0_86                                                                   |     1|
|252   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_150                                                     |     1|
|253   |        mul_16s_10ns_26_2_0_U219                                                                            |myproject_mul_16s_10ns_26_2_0_87                                                                   |     1|
|254   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_149                                                     |     1|
|255   |        mul_16s_10ns_26_2_0_U224                                                                            |myproject_mul_16s_10ns_26_2_0_88                                                                   |     1|
|256   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_148                                                     |     1|
|257   |        mul_16s_10ns_26_2_0_U227                                                                            |myproject_mul_16s_10ns_26_2_0_89                                                                   |     1|
|258   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_147                                                     |     1|
|259   |        mul_16s_10ns_26_2_0_U239                                                                            |myproject_mul_16s_10ns_26_2_0_90                                                                   |     1|
|260   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3_146                                                     |     1|
|261   |        mul_16s_10ns_26_2_0_U240                                                                            |myproject_mul_16s_10ns_26_2_0_91                                                                   |     1|
|262   |          myproject_mul_16s_10ns_26_2_0_Multiplier_3_U                                                      |myproject_mul_16s_10ns_26_2_0_Multiplier_3                                                         |     1|
|263   |        mul_16s_10s_26_2_0_U200                                                                             |myproject_mul_16s_10s_26_2_0                                                                       |     1|
|264   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_145                                                      |     1|
|265   |        mul_16s_10s_26_2_0_U218                                                                             |myproject_mul_16s_10s_26_2_0_92                                                                    |     1|
|266   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_144                                                      |     1|
|267   |        mul_16s_10s_26_2_0_U222                                                                             |myproject_mul_16s_10s_26_2_0_93                                                                    |     1|
|268   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_143                                                      |     1|
|269   |        mul_16s_10s_26_2_0_U225                                                                             |myproject_mul_16s_10s_26_2_0_94                                                                    |     1|
|270   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_142                                                      |     1|
|271   |        mul_16s_10s_26_2_0_U229                                                                             |myproject_mul_16s_10s_26_2_0_95                                                                    |     1|
|272   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2_141                                                      |     1|
|273   |        mul_16s_10s_26_2_0_U233                                                                             |myproject_mul_16s_10s_26_2_0_96                                                                    |     1|
|274   |          myproject_mul_16s_10s_26_2_0_Multiplier_2_U                                                       |myproject_mul_16s_10s_26_2_0_Multiplier_2                                                          |     1|
|275   |        mul_16s_11s_26_2_0_U209                                                                             |myproject_mul_16s_11s_26_2_0_97                                                                    |     1|
|276   |          myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                       |myproject_mul_16s_11s_26_2_0_Multiplier_0_140                                                      |     1|
|277   |        mul_16s_6ns_22_2_0_U205                                                                             |myproject_mul_16s_6ns_22_2_0                                                                       |     8|
|278   |          myproject_mul_16s_6ns_22_2_0_Multiplier_12_U                                                      |myproject_mul_16s_6ns_22_2_0_Multiplier_12                                                         |     8|
|279   |        mul_16s_7ns_23_2_0_U211                                                                             |myproject_mul_16s_7ns_23_2_0                                                                       |     2|
|280   |          myproject_mul_16s_7ns_23_2_0_Multiplier_13_U                                                      |myproject_mul_16s_7ns_23_2_0_Multiplier_13                                                         |     2|
|281   |        mul_16s_7s_23_2_0_U201                                                                              |myproject_mul_16s_7s_23_2_0                                                                        |     2|
|282   |          myproject_mul_16s_7s_23_2_0_Multiplier_11_U                                                       |myproject_mul_16s_7s_23_2_0_Multiplier_11_139                                                      |     2|
|283   |        mul_16s_7s_23_2_0_U237                                                                              |myproject_mul_16s_7s_23_2_0_98                                                                     |     2|
|284   |          myproject_mul_16s_7s_23_2_0_Multiplier_11_U                                                       |myproject_mul_16s_7s_23_2_0_Multiplier_11                                                          |     2|
|285   |        mul_16s_8ns_24_2_0_U213                                                                             |myproject_mul_16s_8ns_24_2_0                                                                       |     2|
|286   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_138                                                      |     2|
|287   |        mul_16s_8ns_24_2_0_U220                                                                             |myproject_mul_16s_8ns_24_2_0_99                                                                    |     1|
|288   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_137                                                      |     1|
|289   |        mul_16s_8ns_24_2_0_U223                                                                             |myproject_mul_16s_8ns_24_2_0_100                                                                   |     2|
|290   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_136                                                      |     2|
|291   |        mul_16s_8ns_24_2_0_U228                                                                             |myproject_mul_16s_8ns_24_2_0_101                                                                   |     2|
|292   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7_135                                                      |     2|
|293   |        mul_16s_8ns_24_2_0_U241                                                                             |myproject_mul_16s_8ns_24_2_0_102                                                                   |     2|
|294   |          myproject_mul_16s_8ns_24_2_0_Multiplier_7_U                                                       |myproject_mul_16s_8ns_24_2_0_Multiplier_7                                                          |     2|
|295   |        mul_16s_8s_24_2_0_U202                                                                              |myproject_mul_16s_8s_24_2_0                                                                        |     1|
|296   |          myproject_mul_16s_8s_24_2_0_Multiplier_8_U                                                        |myproject_mul_16s_8s_24_2_0_Multiplier_8                                                           |     1|
|297   |        mul_16s_9ns_25_2_0_U204                                                                             |myproject_mul_16s_9ns_25_2_0                                                                       |     2|
|298   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_134                                                      |     2|
|299   |        mul_16s_9ns_25_2_0_U206                                                                             |myproject_mul_16s_9ns_25_2_0_103                                                                   |     2|
|300   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_133                                                      |     2|
|301   |        mul_16s_9ns_25_2_0_U210                                                                             |myproject_mul_16s_9ns_25_2_0_104                                                                   |     1|
|302   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_132                                                      |     1|
|303   |        mul_16s_9ns_25_2_0_U212                                                                             |myproject_mul_16s_9ns_25_2_0_105                                                                   |     1|
|304   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_131                                                      |     1|
|305   |        mul_16s_9ns_25_2_0_U221                                                                             |myproject_mul_16s_9ns_25_2_0_106                                                                   |     2|
|306   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_130                                                      |     2|
|307   |        mul_16s_9ns_25_2_0_U226                                                                             |myproject_mul_16s_9ns_25_2_0_107                                                                   |     1|
|308   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_129                                                      |     1|
|309   |        mul_16s_9ns_25_2_0_U230                                                                             |myproject_mul_16s_9ns_25_2_0_108                                                                   |     1|
|310   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_128                                                      |     1|
|311   |        mul_16s_9ns_25_2_0_U231                                                                             |myproject_mul_16s_9ns_25_2_0_109                                                                   |     2|
|312   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5_127                                                      |     2|
|313   |        mul_16s_9ns_25_2_0_U234                                                                             |myproject_mul_16s_9ns_25_2_0_110                                                                   |     1|
|314   |          myproject_mul_16s_9ns_25_2_0_Multiplier_5_U                                                       |myproject_mul_16s_9ns_25_2_0_Multiplier_5                                                          |     1|
|315   |        mul_16s_9s_25_2_0_U199                                                                              |myproject_mul_16s_9s_25_2_0                                                                        |     2|
|316   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_126                                                       |     2|
|317   |        mul_16s_9s_25_2_0_U203                                                                              |myproject_mul_16s_9s_25_2_0_111                                                                    |     2|
|318   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_125                                                       |     2|
|319   |        mul_16s_9s_25_2_0_U214                                                                              |myproject_mul_16s_9s_25_2_0_112                                                                    |     1|
|320   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_124                                                       |     1|
|321   |        mul_16s_9s_25_2_0_U215                                                                              |myproject_mul_16s_9s_25_2_0_113                                                                    |     2|
|322   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_123                                                       |     2|
|323   |        mul_16s_9s_25_2_0_U217                                                                              |myproject_mul_16s_9s_25_2_0_114                                                                    |     1|
|324   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_122                                                       |     1|
|325   |        mul_16s_9s_25_2_0_U232                                                                              |myproject_mul_16s_9s_25_2_0_115                                                                    |     1|
|326   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_121                                                       |     1|
|327   |        mul_16s_9s_25_2_0_U235                                                                              |myproject_mul_16s_9s_25_2_0_116                                                                    |     1|
|328   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_120                                                       |     1|
|329   |        mul_16s_9s_25_2_0_U236                                                                              |myproject_mul_16s_9s_25_2_0_117                                                                    |     1|
|330   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4_119                                                       |     1|
|331   |        mul_16s_9s_25_2_0_U238                                                                              |myproject_mul_16s_9s_25_2_0_118                                                                    |     2|
|332   |          myproject_mul_16s_9s_25_2_0_Multiplier_4_U                                                        |myproject_mul_16s_9s_25_2_0_Multiplier_4                                                           |     2|
|333   |  dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0                                         |myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s                         |  3275|
|334   |    mul_16s_12s_26_2_0_U414                                                                                 |myproject_mul_16s_12s_26_2_0                                                                       |     1|
|335   |      myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                           |myproject_mul_16s_12s_26_2_0_Multiplier_9_84                                                       |     1|
|336   |    mul_16s_12s_26_2_0_U415                                                                                 |myproject_mul_16s_12s_26_2_0_79                                                                    |     1|
|337   |      myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                           |myproject_mul_16s_12s_26_2_0_Multiplier_9_83                                                       |     1|
|338   |    mul_16s_12s_26_2_0_U416                                                                                 |myproject_mul_16s_12s_26_2_0_80                                                                    |   158|
|339   |      myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                           |myproject_mul_16s_12s_26_2_0_Multiplier_9_82                                                       |   158|
|340   |    mul_16s_12s_26_2_0_U417                                                                                 |myproject_mul_16s_12s_26_2_0_81                                                                    |     1|
|341   |      myproject_mul_16s_12s_26_2_0_Multiplier_9_U                                                           |myproject_mul_16s_12s_26_2_0_Multiplier_9                                                          |     1|
|342   |    w26_V_U                                                                                                 |myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V                   |     3|
|343   |      myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom_U                |myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s_w26_V_rom               |     3|
|344   |  dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0                                          |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s                          | 12971|
|345   |    mul_16s_11s_26_2_0_U356                                                                                 |myproject_mul_16s_11s_26_2_0                                                                       |   482|
|346   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0_78                                                       |   482|
|347   |    mul_16s_11s_26_2_0_U357                                                                                 |myproject_mul_16s_11s_26_2_0_69                                                                    |     3|
|348   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0_77                                                       |     3|
|349   |    mul_16s_11s_26_2_0_U358                                                                                 |myproject_mul_16s_11s_26_2_0_70                                                                    |     3|
|350   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0_76                                                       |     3|
|351   |    mul_16s_11s_26_2_0_U359                                                                                 |myproject_mul_16s_11s_26_2_0_71                                                                    |     2|
|352   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0_75                                                       |     2|
|353   |    mul_16s_11s_26_2_0_U360                                                                                 |myproject_mul_16s_11s_26_2_0_72                                                                    |     2|
|354   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0_74                                                       |     2|
|355   |    mul_16s_11s_26_2_0_U361                                                                                 |myproject_mul_16s_11s_26_2_0_73                                                                    |    34|
|356   |      myproject_mul_16s_11s_26_2_0_Multiplier_0_U                                                           |myproject_mul_16s_11s_26_2_0_Multiplier_0                                                          |    34|
|357   |    mux_4329_16_2_1_U364                                                                                    |myproject_mux_4329_16_2_1                                                                          |  3125|
|358   |    w18_V_U                                                                                                 |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V                    |     4|
|359   |      myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom_U                 |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s_w18_V_rom                |     4|
|360   |  dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0                                         |myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s                         |  6830|
|361   |    mul_16s_13s_26_2_1_U376                                                                                 |myproject_mul_16s_13s_26_2_1                                                                       |     1|
|362   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_68                                                      |     1|
|363   |    mul_16s_13s_26_2_1_U377                                                                                 |myproject_mul_16s_13s_26_2_1_21                                                                    |     1|
|364   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_67                                                      |     1|
|365   |    mul_16s_13s_26_2_1_U378                                                                                 |myproject_mul_16s_13s_26_2_1_22                                                                    |     1|
|366   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_66                                                      |     1|
|367   |    mul_16s_13s_26_2_1_U379                                                                                 |myproject_mul_16s_13s_26_2_1_23                                                                    |     1|
|368   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_65                                                      |     1|
|369   |    mul_16s_13s_26_2_1_U380                                                                                 |myproject_mul_16s_13s_26_2_1_24                                                                    |     1|
|370   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_64                                                      |     1|
|371   |    mul_16s_13s_26_2_1_U381                                                                                 |myproject_mul_16s_13s_26_2_1_25                                                                    |     1|
|372   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_63                                                      |     1|
|373   |    mul_16s_13s_26_2_1_U382                                                                                 |myproject_mul_16s_13s_26_2_1_26                                                                    |     1|
|374   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_62                                                      |     1|
|375   |    mul_16s_13s_26_2_1_U383                                                                                 |myproject_mul_16s_13s_26_2_1_27                                                                    |     1|
|376   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_61                                                      |     1|
|377   |    mul_16s_13s_26_2_1_U384                                                                                 |myproject_mul_16s_13s_26_2_1_28                                                                    |     1|
|378   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_60                                                      |     1|
|379   |    mul_16s_13s_26_2_1_U385                                                                                 |myproject_mul_16s_13s_26_2_1_29                                                                    |     1|
|380   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_59                                                      |     1|
|381   |    mul_16s_13s_26_2_1_U386                                                                                 |myproject_mul_16s_13s_26_2_1_30                                                                    |     1|
|382   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_58                                                      |     1|
|383   |    mul_16s_13s_26_2_1_U387                                                                                 |myproject_mul_16s_13s_26_2_1_31                                                                    |     1|
|384   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_57                                                      |     1|
|385   |    mul_16s_13s_26_2_1_U388                                                                                 |myproject_mul_16s_13s_26_2_1_32                                                                    |     1|
|386   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_56                                                      |     1|
|387   |    mul_16s_13s_26_2_1_U389                                                                                 |myproject_mul_16s_13s_26_2_1_33                                                                    |     1|
|388   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_55                                                      |     1|
|389   |    mul_16s_13s_26_2_1_U390                                                                                 |myproject_mul_16s_13s_26_2_1_34                                                                    |     1|
|390   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_54                                                      |     1|
|391   |    mul_16s_13s_26_2_1_U391                                                                                 |myproject_mul_16s_13s_26_2_1_35                                                                    |     1|
|392   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_53                                                      |     1|
|393   |    mul_16s_13s_26_2_1_U392                                                                                 |myproject_mul_16s_13s_26_2_1_36                                                                    |     1|
|394   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_52                                                      |     1|
|395   |    mul_16s_13s_26_2_1_U393                                                                                 |myproject_mul_16s_13s_26_2_1_37                                                                    |     1|
|396   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_51                                                      |     1|
|397   |    mul_16s_13s_26_2_1_U394                                                                                 |myproject_mul_16s_13s_26_2_1_38                                                                    |     1|
|398   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_50                                                      |     1|
|399   |    mul_16s_13s_26_2_1_U395                                                                                 |myproject_mul_16s_13s_26_2_1_39                                                                    |     1|
|400   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_49                                                      |     1|
|401   |    mul_16s_13s_26_2_1_U396                                                                                 |myproject_mul_16s_13s_26_2_1_40                                                                    |     1|
|402   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_48                                                      |     1|
|403   |    mul_16s_13s_26_2_1_U397                                                                                 |myproject_mul_16s_13s_26_2_1_41                                                                    |     1|
|404   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_47                                                      |     1|
|405   |    mul_16s_13s_26_2_1_U398                                                                                 |myproject_mul_16s_13s_26_2_1_42                                                                    |     1|
|406   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14_46                                                      |     1|
|407   |    mul_16s_13s_26_2_1_U399                                                                                 |myproject_mul_16s_13s_26_2_1_43                                                                    |     1|
|408   |      myproject_mul_16s_13s_26_2_1_Multiplier_14_U                                                          |myproject_mul_16s_13s_26_2_1_Multiplier_14                                                         |     1|
|409   |    mux_245_16_1_1_U401                                                                                     |myproject_mux_245_16_1_1                                                                           |    14|
|410   |    mux_245_16_1_1_U402                                                                                     |myproject_mux_245_16_1_1_44                                                                        |   352|
|411   |    mux_245_16_1_1_U404                                                                                     |myproject_mux_245_16_1_1_45                                                                        |   352|
|412   |    mux_63_16_1_1_U400                                                                                      |myproject_mux_63_16_1_1                                                                            |    30|
|413   |    w22_V_U                                                                                                 |myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V                   |    13|
|414   |      myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom_U                |myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s_w22_V_rom               |    13|
|415   |  layer10_out_U                                                                                             |myproject_fifo_w32_d841_A                                                                          |   125|
|416   |    U_myproject_fifo_w32_d841_A_ram                                                                         |myproject_fifo_w32_d841_A_ram_20                                                                   |    58|
|417   |  layer11_out_U                                                                                             |myproject_fifo_w32_d196_A                                                                          |   108|
|418   |    U_myproject_fifo_w32_d196_A_ram                                                                         |myproject_fifo_w32_d196_A_ram                                                                      |    55|
|419   |  layer12_out_U                                                                                             |myproject_fifo_w32_d144_A                                                                          |    99|
|420   |    U_myproject_fifo_w32_d144_A_ram                                                                         |myproject_fifo_w32_d144_A_ram_19                                                                   |    46|
|421   |  layer15_out_U                                                                                             |myproject_fifo_w32_d144_A_0                                                                        |   101|
|422   |    U_myproject_fifo_w32_d144_A_ram                                                                         |myproject_fifo_w32_d144_A_ram                                                                      |    48|
|423   |  layer16_out_U                                                                                             |myproject_fifo_w32_d36_A                                                                           |    83|
|424   |    U_myproject_fifo_w32_d36_A_ram                                                                          |myproject_fifo_w32_d36_A_ram                                                                       |    43|
|425   |  layer18_out_U                                                                                             |myproject_fifo_w96_d1_S                                                                            |   104|
|426   |    U_myproject_fifo_w96_d1_S_shiftReg                                                                      |myproject_fifo_w96_d1_S_shiftReg_18                                                                |    96|
|427   |  layer21_out_U                                                                                             |myproject_fifo_w96_d1_S_1                                                                          |   101|
|428   |    U_myproject_fifo_w96_d1_S_shiftReg                                                                      |myproject_fifo_w96_d1_S_shiftReg                                                                   |    91|
|429   |  layer22_out_U                                                                                             |myproject_fifo_w384_d1_S                                                                           |   396|
|430   |    U_myproject_fifo_w384_d1_S_shiftReg                                                                     |myproject_fifo_w384_d1_S_shiftReg_17                                                               |   385|
|431   |  layer25_out_U                                                                                             |myproject_fifo_w384_d1_S_2                                                                         |   371|
|432   |    U_myproject_fifo_w384_d1_S_shiftReg                                                                     |myproject_fifo_w384_d1_S_shiftReg                                                                  |   361|
|433   |  layer26_out_U                                                                                             |myproject_fifo_w64_d1_S                                                                            |    73|
|434   |    U_myproject_fifo_w64_d1_S_shiftReg                                                                      |myproject_fifo_w64_d1_S_shiftReg                                                                   |    65|
|435   |  layer2_out_U                                                                                              |myproject_fifo_w64_d3844_A                                                                         |   159|
|436   |    U_myproject_fifo_w64_d3844_A_ram                                                                        |myproject_fifo_w64_d3844_A_ram_16                                                                  |    95|
|437   |  layer5_out_U                                                                                              |myproject_fifo_w64_d3844_A_3                                                                       |   170|
|438   |    U_myproject_fifo_w64_d3844_A_ram                                                                        |myproject_fifo_w64_d3844_A_ram                                                                     |    90|
|439   |  layer6_out_U                                                                                              |myproject_fifo_w64_d961_A                                                                          |   158|
|440   |    U_myproject_fifo_w64_d961_A_ram                                                                         |myproject_fifo_w64_d961_A_ram                                                                      |    92|
|441   |  layer7_out_U                                                                                              |myproject_fifo_w32_d841_A_4                                                                        |   127|
|442   |    U_myproject_fifo_w32_d841_A_ram                                                                         |myproject_fifo_w32_d841_A_ram                                                                      |    60|
|443   |  pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0                                   |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s                   |  1218|
|444   |    line_buffer_Array_8_0_0_U                                                                               |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde         |    34|
|445   |      myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core_U     |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core__1 |    32|
|446   |    line_buffer_Array_8_0_1_U                                                                               |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_15      |    32|
|447   |      myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core_U     |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s_line_btde_core    |    32|
|448   |  pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0                                   |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s                   |  1219|
|449   |    line_buffer_Array_9_0_0_U                                                                               |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec         |    34|
|450   |      myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core_U     |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core__1 |    32|
|451   |    line_buffer_Array_9_0_1_U                                                                               |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_14      |    32|
|452   |      myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core_U     |myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec_core    |    32|
|453   |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0                                    |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s                    |  1829|
|454   |    line_buffer_Array_0_0_U                                                                                 |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi         |    64|
|455   |      myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core_U     |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core__1 |    64|
|456   |    line_buffer_Array_0_1_U                                                                                 |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_11      |    64|
|457   |      myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core_U     |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core__2 |    64|
|458   |    line_buffer_Array_0_2_U                                                                                 |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_12      |    66|
|459   |      myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core_U     |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core__3 |    64|
|460   |    line_buffer_Array_0_3_U                                                                                 |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_13      |    64|
|461   |      myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core_U     |myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi_core    |    64|
|462   |  relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0                                    |myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s                    |  1212|
|463   |  relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0                                      |myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s                      |   159|
|464   |  relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0                                      |myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s                      |   152|
|465   |  relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0                                       |myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s                       |   264|
|466   |  relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0                                      |myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s                      |   312|
|467   |  softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0                                            |myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s                            |   838|
|468   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_fu_24                          |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s                     |   628|
|469   |      exp_table_U                                                                                           |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table           |     2|
|470   |        myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom_U      |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table_rom       |     2|
|471   |      invert_table_U                                                                                        |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew         |     1|
|472   |        myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom_U    |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew_rom     |     1|
|473   |      mul_18s_17ns_26_2_1_U429                                                                              |myproject_mul_18s_17ns_26_2_1                                                                      |     1|
|474   |        myproject_mul_18s_17ns_26_2_1_Multiplier_15_U                                                       |myproject_mul_18s_17ns_26_2_1_Multiplier_15_10                                                     |     1|
|475   |      mul_18s_17ns_26_2_1_U430                                                                              |myproject_mul_18s_17ns_26_2_1_5                                                                    |     1|
|476   |        myproject_mul_18s_17ns_26_2_1_Multiplier_15_U                                                       |myproject_mul_18s_17ns_26_2_1_Multiplier_15_9                                                      |     1|
|477   |      mul_18s_17ns_26_2_1_U431                                                                              |myproject_mul_18s_17ns_26_2_1_6                                                                    |     2|
|478   |        myproject_mul_18s_17ns_26_2_1_Multiplier_15_U                                                       |myproject_mul_18s_17ns_26_2_1_Multiplier_15_8                                                      |     2|
|479   |      mul_18s_17ns_26_2_1_U432                                                                              |myproject_mul_18s_17ns_26_2_1_7                                                                    |     1|
|480   |        myproject_mul_18s_17ns_26_2_1_Multiplier_15_U                                                       |myproject_mul_18s_17ns_26_2_1_Multiplier_15                                                        |     1|
|481   |    regslice_both_layer28_out_V_U                                                                           |myproject_regslice_both__parameterized1                                                            |   204|
|482   |  start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_U                         |myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0          |    10|
|483   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_U                          |myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0           |    10|
|484   |  start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_U                             |myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0              |    11|
|485   |  start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_U                              |myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0               |    10|
|486   |  start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_U                             |myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0              |    10|
|487   |  start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_U                        |myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ         |    12|
|488   |  start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_U                        |myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0         |    12|
|489   |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_U                        |myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG         |    12|
|490   |  start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_U                        |myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa         |    10|
|491   |  start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_U                          |myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0           |    10|
|492   |  start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_U                          |myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0           |    11|
|493   |  start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_U                           |myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0            |    10|
|494   |  start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_U                          |myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0           |    11|
|495   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_U                                |myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0                 |    11|
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68970 ; free virtual = 87774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2638.965 ; gain = 207.988 ; free physical = 68975 ; free virtual = 87779
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2638.973 ; gain = 207.988 ; free physical = 68975 ; free virtual = 87779
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2638.973 ; gain = 0.000 ; free physical = 69058 ; free virtual = 87862
INFO: [Netlist 29-17] Analyzing 3558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2694.992 ; gain = 0.000 ; free physical = 69002 ; free virtual = 87806
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:24 . Memory (MB): peak = 2694.992 ; gain = 264.016 ; free physical = 69153 ; free virtual = 87957
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 14:08:51 2024...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m43s *****
INFO: [HLS 200-112] Total CPU user time: 198.03 seconds. Total CPU system time: 8.9 seconds. Total elapsed time: 215.15 seconds; peak allocated memory: 1.055 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct 21 14:09:02 2024...
