
Nonblocking_Memory_Forensics_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008600  0c0001f4  0c0001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0c0087f4  0c0087f4  000187f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c008de8  0c008de8  0002e040  2**0
                  CONTENTS
  4 .ARM          00000008  0c008de8  0c008de8  00018de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c008df0  0c008df0  0002e040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c008df0  0c008df0  00018df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c008df4  0c008df4  00018df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  30000000  0c008df8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000040  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          00001b40  30000168  30000168  00030168  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  30001ca8  30001ca8  00030168  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  0002e040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d53  00000000  00000000  0002e076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f3c  00000000  00000000  00044dc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001248  00000000  00000000  00047d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001148  00000000  00000000  00048f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bbaa  00000000  00000000  0004a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016866  00000000  00000000  00075c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e55d  00000000  00000000  0008c4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0019aa05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005448  00000000  00000000  0019aa58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f4 <__do_global_dtors_aux>:
 c0001f4:	b510      	push	{r4, lr}
 c0001f6:	4c05      	ldr	r4, [pc, #20]	; (c00020c <__do_global_dtors_aux+0x18>)
 c0001f8:	7823      	ldrb	r3, [r4, #0]
 c0001fa:	b933      	cbnz	r3, c00020a <__do_global_dtors_aux+0x16>
 c0001fc:	4b04      	ldr	r3, [pc, #16]	; (c000210 <__do_global_dtors_aux+0x1c>)
 c0001fe:	b113      	cbz	r3, c000206 <__do_global_dtors_aux+0x12>
 c000200:	4804      	ldr	r0, [pc, #16]	; (c000214 <__do_global_dtors_aux+0x20>)
 c000202:	e000      	b.n	c000206 <__do_global_dtors_aux+0x12>
 c000204:	bf00      	nop
 c000206:	2301      	movs	r3, #1
 c000208:	7023      	strb	r3, [r4, #0]
 c00020a:	bd10      	pop	{r4, pc}
 c00020c:	30000168 	.word	0x30000168
 c000210:	00000000 	.word	0x00000000
 c000214:	0c0087dc 	.word	0x0c0087dc

0c000218 <frame_dummy>:
 c000218:	b508      	push	{r3, lr}
 c00021a:	4b03      	ldr	r3, [pc, #12]	; (c000228 <frame_dummy+0x10>)
 c00021c:	b11b      	cbz	r3, c000226 <frame_dummy+0xe>
 c00021e:	4903      	ldr	r1, [pc, #12]	; (c00022c <frame_dummy+0x14>)
 c000220:	4803      	ldr	r0, [pc, #12]	; (c000230 <frame_dummy+0x18>)
 c000222:	e000      	b.n	c000226 <frame_dummy+0xe>
 c000224:	bf00      	nop
 c000226:	bd08      	pop	{r3, pc}
 c000228:	00000000 	.word	0x00000000
 c00022c:	3000016c 	.word	0x3000016c
 c000230:	0c0087dc 	.word	0x0c0087dc

0c000234 <cmse_check_address_range>:
 c000234:	43c3      	mvns	r3, r0
 c000236:	428b      	cmp	r3, r1
 c000238:	d36d      	bcc.n	c000316 <cmse_check_address_range+0xe2>
 c00023a:	f032 031f 	bics.w	r3, r2, #31
 c00023e:	d16a      	bne.n	c000316 <cmse_check_address_range+0xe2>
 c000240:	3901      	subs	r1, #1
 c000242:	f002 0314 	and.w	r3, r2, #20
 c000246:	4401      	add	r1, r0
 c000248:	b500      	push	{lr}
 c00024a:	ea81 0c00 	eor.w	ip, r1, r0
 c00024e:	2b14      	cmp	r3, #20
 c000250:	d80e      	bhi.n	c000270 <cmse_check_address_range+0x3c>
 c000252:	e8df f003 	tbb	[pc, r3]
 c000256:	0d3f      	.short	0x0d3f
 c000258:	0d480d0d 	.word	0x0d480d0d
 c00025c:	0d0d0d0d 	.word	0x0d0d0d0d
 c000260:	0d0d0d0d 	.word	0x0d0d0d0d
 c000264:	0d510d0d 	.word	0x0d510d0d
 c000268:	0d0d      	.short	0x0d0d
 c00026a:	10          	.byte	0x10
 c00026b:	00          	.byte	0x00
 c00026c:	02db      	lsls	r3, r3, #11
 c00026e:	d400      	bmi.n	c000272 <cmse_check_address_range+0x3e>
 c000270:	2000      	movs	r0, #0
 c000272:	f85d fb04 	ldr.w	pc, [sp], #4
 c000276:	f1bc 0f1f 	cmp.w	ip, #31
 c00027a:	e840 f3c0 	ttat	r3, r0
 c00027e:	d904      	bls.n	c00028a <cmse_check_address_range+0x56>
 c000280:	469c      	mov	ip, r3
 c000282:	e841 f3c0 	ttat	r3, r1
 c000286:	459c      	cmp	ip, r3
 c000288:	d1f2      	bne.n	c000270 <cmse_check_address_range+0x3c>
 c00028a:	f022 0214 	bic.w	r2, r2, #20
 c00028e:	3a01      	subs	r2, #1
 c000290:	2a0a      	cmp	r2, #10
 c000292:	d8ed      	bhi.n	c000270 <cmse_check_address_range+0x3c>
 c000294:	a101      	add	r1, pc, #4	; (adr r1, c00029c <cmse_check_address_range+0x68>)
 c000296:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 c00029a:	bf00      	nop
 c00029c:	0c0002cf 	.word	0x0c0002cf
 c0002a0:	0c000311 	.word	0x0c000311
 c0002a4:	0c0002c9 	.word	0x0c0002c9
 c0002a8:	0c000271 	.word	0x0c000271
 c0002ac:	0c000271 	.word	0x0c000271
 c0002b0:	0c000271 	.word	0x0c000271
 c0002b4:	0c000271 	.word	0x0c000271
 c0002b8:	0c00030b 	.word	0x0c00030b
 c0002bc:	0c0002cf 	.word	0x0c0002cf
 c0002c0:	0c00026d 	.word	0x0c00026d
 c0002c4:	0c0002c9 	.word	0x0c0002c9
 c0002c8:	029a      	lsls	r2, r3, #10
 c0002ca:	d4d2      	bmi.n	c000272 <cmse_check_address_range+0x3e>
 c0002cc:	e7d0      	b.n	c000270 <cmse_check_address_range+0x3c>
 c0002ce:	031a      	lsls	r2, r3, #12
 c0002d0:	d4cf      	bmi.n	c000272 <cmse_check_address_range+0x3e>
 c0002d2:	e7cd      	b.n	c000270 <cmse_check_address_range+0x3c>
 c0002d4:	f1bc 0f1f 	cmp.w	ip, #31
 c0002d8:	e840 f300 	tt	r3, r0
 c0002dc:	d9d5      	bls.n	c00028a <cmse_check_address_range+0x56>
 c0002de:	469c      	mov	ip, r3
 c0002e0:	e841 f300 	tt	r3, r1
 c0002e4:	e7cf      	b.n	c000286 <cmse_check_address_range+0x52>
 c0002e6:	f1bc 0f1f 	cmp.w	ip, #31
 c0002ea:	e840 f340 	ttt	r3, r0
 c0002ee:	d9cc      	bls.n	c00028a <cmse_check_address_range+0x56>
 c0002f0:	469c      	mov	ip, r3
 c0002f2:	e841 f340 	ttt	r3, r1
 c0002f6:	e7c6      	b.n	c000286 <cmse_check_address_range+0x52>
 c0002f8:	f1bc 0f1f 	cmp.w	ip, #31
 c0002fc:	e840 f380 	tta	r3, r0
 c000300:	d9c3      	bls.n	c00028a <cmse_check_address_range+0x56>
 c000302:	469c      	mov	ip, r3
 c000304:	e841 f380 	tta	r3, r1
 c000308:	e7bd      	b.n	c000286 <cmse_check_address_range+0x52>
 c00030a:	035b      	lsls	r3, r3, #13
 c00030c:	d5b0      	bpl.n	c000270 <cmse_check_address_range+0x3c>
 c00030e:	e7b0      	b.n	c000272 <cmse_check_address_range+0x3e>
 c000310:	0259      	lsls	r1, r3, #9
 c000312:	d5ae      	bpl.n	c000272 <cmse_check_address_range+0x3e>
 c000314:	e7ac      	b.n	c000270 <cmse_check_address_range+0x3c>
 c000316:	2000      	movs	r0, #0
 c000318:	4770      	bx	lr
 c00031a:	bf00      	nop

0c00031c <__gnu_cmse_nonsecure_call>:
 c00031c:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c000320:	4627      	mov	r7, r4
 c000322:	46a0      	mov	r8, r4
 c000324:	46a1      	mov	r9, r4
 c000326:	46a2      	mov	sl, r4
 c000328:	46a3      	mov	fp, r4
 c00032a:	46a4      	mov	ip, r4
 c00032c:	ed2d 8b10 	vpush	{d8-d15}
 c000330:	f04f 0500 	mov.w	r5, #0
 c000334:	ec45 5b18 	vmov	d8, r5, r5
 c000338:	ec45 5a19 	vmov	s18, s19, r5, r5
 c00033c:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c000340:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c000344:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000348:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c00034c:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c000350:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c000354:	eef1 5a10 	vmrs	r5, fpscr
 c000358:	f64f 7660 	movw	r6, #65376	; 0xff60
 c00035c:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c000360:	4035      	ands	r5, r6
 c000362:	eee1 5a10 	vmsr	fpscr, r5
 c000366:	f384 8800 	msr	CPSR_f, r4
 c00036a:	4625      	mov	r5, r4
 c00036c:	4626      	mov	r6, r4
 c00036e:	47a4      	blxns	r4
 c000370:	ecbd 8b10 	vpop	{d8-d15}
 c000374:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c000378 <__aeabi_uldivmod>:
 c000378:	b953      	cbnz	r3, c000390 <__aeabi_uldivmod+0x18>
 c00037a:	b94a      	cbnz	r2, c000390 <__aeabi_uldivmod+0x18>
 c00037c:	2900      	cmp	r1, #0
 c00037e:	bf08      	it	eq
 c000380:	2800      	cmpeq	r0, #0
 c000382:	bf1c      	itt	ne
 c000384:	f04f 31ff 	movne.w	r1, #4294967295
 c000388:	f04f 30ff 	movne.w	r0, #4294967295
 c00038c:	f000 b982 	b.w	c000694 <__aeabi_idiv0>
 c000390:	f1ad 0c08 	sub.w	ip, sp, #8
 c000394:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c000398:	f000 f806 	bl	c0003a8 <__udivmoddi4>
 c00039c:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0003a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0003a4:	b004      	add	sp, #16
 c0003a6:	4770      	bx	lr

0c0003a8 <__udivmoddi4>:
 c0003a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0003ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 c0003ae:	4604      	mov	r4, r0
 c0003b0:	460f      	mov	r7, r1
 c0003b2:	2b00      	cmp	r3, #0
 c0003b4:	d148      	bne.n	c000448 <__udivmoddi4+0xa0>
 c0003b6:	428a      	cmp	r2, r1
 c0003b8:	4694      	mov	ip, r2
 c0003ba:	d961      	bls.n	c000480 <__udivmoddi4+0xd8>
 c0003bc:	fab2 f382 	clz	r3, r2
 c0003c0:	b143      	cbz	r3, c0003d4 <__udivmoddi4+0x2c>
 c0003c2:	f1c3 0120 	rsb	r1, r3, #32
 c0003c6:	409f      	lsls	r7, r3
 c0003c8:	fa02 fc03 	lsl.w	ip, r2, r3
 c0003cc:	409c      	lsls	r4, r3
 c0003ce:	fa20 f101 	lsr.w	r1, r0, r1
 c0003d2:	430f      	orrs	r7, r1
 c0003d4:	ea4f 411c 	mov.w	r1, ip, lsr #16
 c0003d8:	fa1f fe8c 	uxth.w	lr, ip
 c0003dc:	0c22      	lsrs	r2, r4, #16
 c0003de:	fbb7 f6f1 	udiv	r6, r7, r1
 c0003e2:	fb01 7716 	mls	r7, r1, r6, r7
 c0003e6:	fb06 f00e 	mul.w	r0, r6, lr
 c0003ea:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 c0003ee:	4290      	cmp	r0, r2
 c0003f0:	d908      	bls.n	c000404 <__udivmoddi4+0x5c>
 c0003f2:	eb1c 0202 	adds.w	r2, ip, r2
 c0003f6:	f106 37ff 	add.w	r7, r6, #4294967295
 c0003fa:	d202      	bcs.n	c000402 <__udivmoddi4+0x5a>
 c0003fc:	4290      	cmp	r0, r2
 c0003fe:	f200 8137 	bhi.w	c000670 <__udivmoddi4+0x2c8>
 c000402:	463e      	mov	r6, r7
 c000404:	1a12      	subs	r2, r2, r0
 c000406:	b2a4      	uxth	r4, r4
 c000408:	fbb2 f0f1 	udiv	r0, r2, r1
 c00040c:	fb01 2210 	mls	r2, r1, r0, r2
 c000410:	fb00 fe0e 	mul.w	lr, r0, lr
 c000414:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 c000418:	45a6      	cmp	lr, r4
 c00041a:	d908      	bls.n	c00042e <__udivmoddi4+0x86>
 c00041c:	eb1c 0404 	adds.w	r4, ip, r4
 c000420:	f100 32ff 	add.w	r2, r0, #4294967295
 c000424:	d202      	bcs.n	c00042c <__udivmoddi4+0x84>
 c000426:	45a6      	cmp	lr, r4
 c000428:	f200 811c 	bhi.w	c000664 <__udivmoddi4+0x2bc>
 c00042c:	4610      	mov	r0, r2
 c00042e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 c000432:	eba4 040e 	sub.w	r4, r4, lr
 c000436:	2600      	movs	r6, #0
 c000438:	b11d      	cbz	r5, c000442 <__udivmoddi4+0x9a>
 c00043a:	40dc      	lsrs	r4, r3
 c00043c:	2300      	movs	r3, #0
 c00043e:	e9c5 4300 	strd	r4, r3, [r5]
 c000442:	4631      	mov	r1, r6
 c000444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000448:	428b      	cmp	r3, r1
 c00044a:	d909      	bls.n	c000460 <__udivmoddi4+0xb8>
 c00044c:	2d00      	cmp	r5, #0
 c00044e:	f000 80fd 	beq.w	c00064c <__udivmoddi4+0x2a4>
 c000452:	2600      	movs	r6, #0
 c000454:	e9c5 0100 	strd	r0, r1, [r5]
 c000458:	4630      	mov	r0, r6
 c00045a:	4631      	mov	r1, r6
 c00045c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000460:	fab3 f683 	clz	r6, r3
 c000464:	2e00      	cmp	r6, #0
 c000466:	d14b      	bne.n	c000500 <__udivmoddi4+0x158>
 c000468:	428b      	cmp	r3, r1
 c00046a:	f0c0 80f2 	bcc.w	c000652 <__udivmoddi4+0x2aa>
 c00046e:	4282      	cmp	r2, r0
 c000470:	f240 80ef 	bls.w	c000652 <__udivmoddi4+0x2aa>
 c000474:	4630      	mov	r0, r6
 c000476:	2d00      	cmp	r5, #0
 c000478:	d0e3      	beq.n	c000442 <__udivmoddi4+0x9a>
 c00047a:	e9c5 4700 	strd	r4, r7, [r5]
 c00047e:	e7e0      	b.n	c000442 <__udivmoddi4+0x9a>
 c000480:	b902      	cbnz	r2, c000484 <__udivmoddi4+0xdc>
 c000482:	deff      	udf	#255	; 0xff
 c000484:	fab2 f382 	clz	r3, r2
 c000488:	2b00      	cmp	r3, #0
 c00048a:	f040 809d 	bne.w	c0005c8 <__udivmoddi4+0x220>
 c00048e:	1a89      	subs	r1, r1, r2
 c000490:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 c000494:	b297      	uxth	r7, r2
 c000496:	2601      	movs	r6, #1
 c000498:	0c20      	lsrs	r0, r4, #16
 c00049a:	fbb1 f2fe 	udiv	r2, r1, lr
 c00049e:	fb0e 1112 	mls	r1, lr, r2, r1
 c0004a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c0004a6:	fb07 f002 	mul.w	r0, r7, r2
 c0004aa:	4288      	cmp	r0, r1
 c0004ac:	d90f      	bls.n	c0004ce <__udivmoddi4+0x126>
 c0004ae:	eb1c 0101 	adds.w	r1, ip, r1
 c0004b2:	f102 38ff 	add.w	r8, r2, #4294967295
 c0004b6:	bf2c      	ite	cs
 c0004b8:	f04f 0901 	movcs.w	r9, #1
 c0004bc:	f04f 0900 	movcc.w	r9, #0
 c0004c0:	4288      	cmp	r0, r1
 c0004c2:	d903      	bls.n	c0004cc <__udivmoddi4+0x124>
 c0004c4:	f1b9 0f00 	cmp.w	r9, #0
 c0004c8:	f000 80cf 	beq.w	c00066a <__udivmoddi4+0x2c2>
 c0004cc:	4642      	mov	r2, r8
 c0004ce:	1a09      	subs	r1, r1, r0
 c0004d0:	b2a4      	uxth	r4, r4
 c0004d2:	fbb1 f0fe 	udiv	r0, r1, lr
 c0004d6:	fb0e 1110 	mls	r1, lr, r0, r1
 c0004da:	fb00 f707 	mul.w	r7, r0, r7
 c0004de:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 c0004e2:	42a7      	cmp	r7, r4
 c0004e4:	d908      	bls.n	c0004f8 <__udivmoddi4+0x150>
 c0004e6:	eb1c 0404 	adds.w	r4, ip, r4
 c0004ea:	f100 31ff 	add.w	r1, r0, #4294967295
 c0004ee:	d202      	bcs.n	c0004f6 <__udivmoddi4+0x14e>
 c0004f0:	42a7      	cmp	r7, r4
 c0004f2:	f200 80b4 	bhi.w	c00065e <__udivmoddi4+0x2b6>
 c0004f6:	4608      	mov	r0, r1
 c0004f8:	1be4      	subs	r4, r4, r7
 c0004fa:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 c0004fe:	e79b      	b.n	c000438 <__udivmoddi4+0x90>
 c000500:	f1c6 0720 	rsb	r7, r6, #32
 c000504:	40b3      	lsls	r3, r6
 c000506:	fa01 f406 	lsl.w	r4, r1, r6
 c00050a:	fa22 fc07 	lsr.w	ip, r2, r7
 c00050e:	40f9      	lsrs	r1, r7
 c000510:	40b2      	lsls	r2, r6
 c000512:	ea4c 0c03 	orr.w	ip, ip, r3
 c000516:	fa20 f307 	lsr.w	r3, r0, r7
 c00051a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 c00051e:	431c      	orrs	r4, r3
 c000520:	fa1f fe8c 	uxth.w	lr, ip
 c000524:	fa00 f306 	lsl.w	r3, r0, r6
 c000528:	0c20      	lsrs	r0, r4, #16
 c00052a:	fbb1 f8f9 	udiv	r8, r1, r9
 c00052e:	fb09 1118 	mls	r1, r9, r8, r1
 c000532:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c000536:	fb08 f00e 	mul.w	r0, r8, lr
 c00053a:	4288      	cmp	r0, r1
 c00053c:	d90f      	bls.n	c00055e <__udivmoddi4+0x1b6>
 c00053e:	eb1c 0101 	adds.w	r1, ip, r1
 c000542:	f108 3aff 	add.w	sl, r8, #4294967295
 c000546:	bf2c      	ite	cs
 c000548:	f04f 0b01 	movcs.w	fp, #1
 c00054c:	f04f 0b00 	movcc.w	fp, #0
 c000550:	4288      	cmp	r0, r1
 c000552:	d903      	bls.n	c00055c <__udivmoddi4+0x1b4>
 c000554:	f1bb 0f00 	cmp.w	fp, #0
 c000558:	f000 808d 	beq.w	c000676 <__udivmoddi4+0x2ce>
 c00055c:	46d0      	mov	r8, sl
 c00055e:	1a09      	subs	r1, r1, r0
 c000560:	b2a4      	uxth	r4, r4
 c000562:	fbb1 f0f9 	udiv	r0, r1, r9
 c000566:	fb09 1110 	mls	r1, r9, r0, r1
 c00056a:	fb00 fe0e 	mul.w	lr, r0, lr
 c00056e:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 c000572:	458e      	cmp	lr, r1
 c000574:	d907      	bls.n	c000586 <__udivmoddi4+0x1de>
 c000576:	eb1c 0101 	adds.w	r1, ip, r1
 c00057a:	f100 34ff 	add.w	r4, r0, #4294967295
 c00057e:	d201      	bcs.n	c000584 <__udivmoddi4+0x1dc>
 c000580:	458e      	cmp	lr, r1
 c000582:	d87f      	bhi.n	c000684 <__udivmoddi4+0x2dc>
 c000584:	4620      	mov	r0, r4
 c000586:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 c00058a:	eba1 010e 	sub.w	r1, r1, lr
 c00058e:	fba0 9802 	umull	r9, r8, r0, r2
 c000592:	4541      	cmp	r1, r8
 c000594:	464c      	mov	r4, r9
 c000596:	46c6      	mov	lr, r8
 c000598:	d302      	bcc.n	c0005a0 <__udivmoddi4+0x1f8>
 c00059a:	d106      	bne.n	c0005aa <__udivmoddi4+0x202>
 c00059c:	454b      	cmp	r3, r9
 c00059e:	d204      	bcs.n	c0005aa <__udivmoddi4+0x202>
 c0005a0:	3801      	subs	r0, #1
 c0005a2:	ebb9 0402 	subs.w	r4, r9, r2
 c0005a6:	eb68 0e0c 	sbc.w	lr, r8, ip
 c0005aa:	2d00      	cmp	r5, #0
 c0005ac:	d070      	beq.n	c000690 <__udivmoddi4+0x2e8>
 c0005ae:	1b1a      	subs	r2, r3, r4
 c0005b0:	eb61 010e 	sbc.w	r1, r1, lr
 c0005b4:	fa22 f306 	lsr.w	r3, r2, r6
 c0005b8:	fa01 f707 	lsl.w	r7, r1, r7
 c0005bc:	40f1      	lsrs	r1, r6
 c0005be:	2600      	movs	r6, #0
 c0005c0:	431f      	orrs	r7, r3
 c0005c2:	e9c5 7100 	strd	r7, r1, [r5]
 c0005c6:	e73c      	b.n	c000442 <__udivmoddi4+0x9a>
 c0005c8:	fa02 fc03 	lsl.w	ip, r2, r3
 c0005cc:	f1c3 0020 	rsb	r0, r3, #32
 c0005d0:	fa01 f203 	lsl.w	r2, r1, r3
 c0005d4:	fa21 f600 	lsr.w	r6, r1, r0
 c0005d8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 c0005dc:	fa24 f100 	lsr.w	r1, r4, r0
 c0005e0:	fa1f f78c 	uxth.w	r7, ip
 c0005e4:	409c      	lsls	r4, r3
 c0005e6:	4311      	orrs	r1, r2
 c0005e8:	fbb6 f0fe 	udiv	r0, r6, lr
 c0005ec:	0c0a      	lsrs	r2, r1, #16
 c0005ee:	fb0e 6610 	mls	r6, lr, r0, r6
 c0005f2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 c0005f6:	fb00 f607 	mul.w	r6, r0, r7
 c0005fa:	4296      	cmp	r6, r2
 c0005fc:	d90e      	bls.n	c00061c <__udivmoddi4+0x274>
 c0005fe:	eb1c 0202 	adds.w	r2, ip, r2
 c000602:	f100 38ff 	add.w	r8, r0, #4294967295
 c000606:	bf2c      	ite	cs
 c000608:	f04f 0901 	movcs.w	r9, #1
 c00060c:	f04f 0900 	movcc.w	r9, #0
 c000610:	4296      	cmp	r6, r2
 c000612:	d902      	bls.n	c00061a <__udivmoddi4+0x272>
 c000614:	f1b9 0f00 	cmp.w	r9, #0
 c000618:	d031      	beq.n	c00067e <__udivmoddi4+0x2d6>
 c00061a:	4640      	mov	r0, r8
 c00061c:	1b92      	subs	r2, r2, r6
 c00061e:	b289      	uxth	r1, r1
 c000620:	fbb2 f6fe 	udiv	r6, r2, lr
 c000624:	fb0e 2216 	mls	r2, lr, r6, r2
 c000628:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c00062c:	fb06 f207 	mul.w	r2, r6, r7
 c000630:	428a      	cmp	r2, r1
 c000632:	d907      	bls.n	c000644 <__udivmoddi4+0x29c>
 c000634:	eb1c 0101 	adds.w	r1, ip, r1
 c000638:	f106 38ff 	add.w	r8, r6, #4294967295
 c00063c:	d201      	bcs.n	c000642 <__udivmoddi4+0x29a>
 c00063e:	428a      	cmp	r2, r1
 c000640:	d823      	bhi.n	c00068a <__udivmoddi4+0x2e2>
 c000642:	4646      	mov	r6, r8
 c000644:	1a89      	subs	r1, r1, r2
 c000646:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 c00064a:	e725      	b.n	c000498 <__udivmoddi4+0xf0>
 c00064c:	462e      	mov	r6, r5
 c00064e:	4628      	mov	r0, r5
 c000650:	e6f7      	b.n	c000442 <__udivmoddi4+0x9a>
 c000652:	1a84      	subs	r4, r0, r2
 c000654:	eb61 0303 	sbc.w	r3, r1, r3
 c000658:	2001      	movs	r0, #1
 c00065a:	461f      	mov	r7, r3
 c00065c:	e70b      	b.n	c000476 <__udivmoddi4+0xce>
 c00065e:	4464      	add	r4, ip
 c000660:	3802      	subs	r0, #2
 c000662:	e749      	b.n	c0004f8 <__udivmoddi4+0x150>
 c000664:	4464      	add	r4, ip
 c000666:	3802      	subs	r0, #2
 c000668:	e6e1      	b.n	c00042e <__udivmoddi4+0x86>
 c00066a:	3a02      	subs	r2, #2
 c00066c:	4461      	add	r1, ip
 c00066e:	e72e      	b.n	c0004ce <__udivmoddi4+0x126>
 c000670:	3e02      	subs	r6, #2
 c000672:	4462      	add	r2, ip
 c000674:	e6c6      	b.n	c000404 <__udivmoddi4+0x5c>
 c000676:	f1a8 0802 	sub.w	r8, r8, #2
 c00067a:	4461      	add	r1, ip
 c00067c:	e76f      	b.n	c00055e <__udivmoddi4+0x1b6>
 c00067e:	3802      	subs	r0, #2
 c000680:	4462      	add	r2, ip
 c000682:	e7cb      	b.n	c00061c <__udivmoddi4+0x274>
 c000684:	3802      	subs	r0, #2
 c000686:	4461      	add	r1, ip
 c000688:	e77d      	b.n	c000586 <__udivmoddi4+0x1de>
 c00068a:	3e02      	subs	r6, #2
 c00068c:	4461      	add	r1, ip
 c00068e:	e7d9      	b.n	c000644 <__udivmoddi4+0x29c>
 c000690:	462e      	mov	r6, r5
 c000692:	e6d6      	b.n	c000442 <__udivmoddi4+0x9a>

0c000694 <__aeabi_idiv0>:
 c000694:	4770      	bx	lr
 c000696:	bf00      	nop

0c000698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c000698:	b580      	push	{r7, lr}
 c00069a:	b086      	sub	sp, #24
 c00069c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c00069e:	f001 fee4 	bl	c00246a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 c0006a2:	f000 f8e1 	bl	c000868 <SystemClock_Config>
  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c0006a6:	f000 f935 	bl	c000914 <MX_GTZC_S_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c0006aa:	f000 fb6b 	bl	c000d84 <MX_GPIO_Init>
  MX_DMA_Init();
 c0006ae:	f000 fa87 	bl	c000bc0 <MX_DMA_Init>
  MX_ICACHE_Init();
 c0006b2:	f000 f9e5 	bl	c000a80 <MX_ICACHE_Init>
  MX_SPI3_Init();
 c0006b6:	f000 f9f7 	bl	c000aa8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 c0006ba:	f000 fa33 	bl	c000b24 <MX_USART1_UART_Init>
//  MX_IWDG_Init();
  MX_HASH_Init();
 c0006be:	f000 f9cd 	bl	c000a5c <MX_HASH_Init>

  /* USER CODE BEGIN 2 */
  HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel1, HAL_DMA_XFER_CPLT_CB_ID, NonsecureToSecureTransferComplete);
 c0006c2:	4a36      	ldr	r2, [pc, #216]	; (c00079c <main+0x104>)
 c0006c4:	2100      	movs	r1, #0
 c0006c6:	4836      	ldr	r0, [pc, #216]	; (c0007a0 <main+0x108>)
 c0006c8:	f002 fa9e 	bl	c002c08 <HAL_DMA_RegisterCallback>
  HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel1, HAL_DMA_XFER_ERROR_CB_ID, NonsecureToSecureTransferError);
 c0006cc:	4a35      	ldr	r2, [pc, #212]	; (c0007a4 <main+0x10c>)
 c0006ce:	2104      	movs	r1, #4
 c0006d0:	4833      	ldr	r0, [pc, #204]	; (c0007a0 <main+0x108>)
 c0006d2:	f002 fa99 	bl	c002c08 <HAL_DMA_RegisterCallback>

  /************* NOT USED *******************/
  /* DMA1 Channel4: Select Callbacks functions called after Transfer complete and Transfer error */ /*NOT USED***********/
  HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel4, HAL_DMA_XFER_CPLT_CB_ID, SecureToSecureTransferComplete);
 c0006d6:	4a34      	ldr	r2, [pc, #208]	; (c0007a8 <main+0x110>)
 c0006d8:	2100      	movs	r1, #0
 c0006da:	4834      	ldr	r0, [pc, #208]	; (c0007ac <main+0x114>)
 c0006dc:	f002 fa94 	bl	c002c08 <HAL_DMA_RegisterCallback>
  HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel4, HAL_DMA_XFER_ERROR_CB_ID, SecureToSecureTransferError);
 c0006e0:	4a33      	ldr	r2, [pc, #204]	; (c0007b0 <main+0x118>)
 c0006e2:	2104      	movs	r1, #4
 c0006e4:	4831      	ldr	r0, [pc, #196]	; (c0007ac <main+0x114>)
 c0006e6:	f002 fa8f 	bl	c002c08 <HAL_DMA_RegisterCallback>


  /******************************* BUILD THE INITIAL MEMORY HASH TABLE *********************************************/
  printf("SECURE START: \n\r");
 c0006ea:	4832      	ldr	r0, [pc, #200]	; (c0007b4 <main+0x11c>)
 c0006ec:	f006 feea 	bl	c0074c4 <iprintf>
  uint32_t* current_address = (uint32_t*) NSEC_MEM_START;
 c0006f0:	4b31      	ldr	r3, [pc, #196]	; (c0007b8 <main+0x120>)
 c0006f2:	60fb      	str	r3, [r7, #12]
  int count = 0;
 c0006f4:	2300      	movs	r3, #0
 c0006f6:	60bb      	str	r3, [r7, #8]
  while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 c0006f8:	e040      	b.n	c00077c <main+0xe4>
	  //get the current block
	  if(HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel1, (uint32_t)current_address, (uint32_t)&SEC_Mem_Buffer, BUFFER_SIZE/4) != HAL_OK){
 c0006fa:	68f9      	ldr	r1, [r7, #12]
 c0006fc:	4a2f      	ldr	r2, [pc, #188]	; (c0007bc <main+0x124>)
 c0006fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 c000702:	4827      	ldr	r0, [pc, #156]	; (c0007a0 <main+0x108>)
 c000704:	f002 f904 	bl	c002910 <HAL_DMA_Start_IT>
 c000708:	4603      	mov	r3, r0
 c00070a:	2b00      	cmp	r3, #0
 c00070c:	d002      	beq.n	c000714 <main+0x7c>
	 	  printf("could not start the secure to secure memory transfer.\n\r");
 c00070e:	482c      	ldr	r0, [pc, #176]	; (c0007c0 <main+0x128>)
 c000710:	f006 fed8 	bl	c0074c4 <iprintf>
	   }
	  //wait for completion
	  while ((NonsecureToSecureTransferCompleteDetected == 0) &&
 c000714:	bf00      	nop
 c000716:	4b2b      	ldr	r3, [pc, #172]	; (c0007c4 <main+0x12c>)
 c000718:	681b      	ldr	r3, [r3, #0]
 c00071a:	2b00      	cmp	r3, #0
 c00071c:	d103      	bne.n	c000726 <main+0x8e>
	         (NonsecureToSecureTransferErrorDetected == 0));
 c00071e:	4b2a      	ldr	r3, [pc, #168]	; (c0007c8 <main+0x130>)
 c000720:	681b      	ldr	r3, [r3, #0]
	  while ((NonsecureToSecureTransferCompleteDetected == 0) &&
 c000722:	2b00      	cmp	r3, #0
 c000724:	d0f7      	beq.n	c000716 <main+0x7e>

	  //compute the hash
	  if(HAL_HASH_MD5_Start(&hhash, (uint8_t*)SEC_Mem_Buffer, BUFFER_SIZE, SEC_Mem_Digest, 0xff) != HAL_OK){
 c000726:	23ff      	movs	r3, #255	; 0xff
 c000728:	9300      	str	r3, [sp, #0]
 c00072a:	4b28      	ldr	r3, [pc, #160]	; (c0007cc <main+0x134>)
 c00072c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c000730:	4922      	ldr	r1, [pc, #136]	; (c0007bc <main+0x124>)
 c000732:	4827      	ldr	r0, [pc, #156]	; (c0007d0 <main+0x138>)
 c000734:	f002 ff64 	bl	c003600 <HAL_HASH_MD5_Start>
 c000738:	4603      	mov	r3, r0
 c00073a:	2b00      	cmp	r3, #0
 c00073c:	d002      	beq.n	c000744 <main+0xac>
		  printf("There's an issue with the hash operation\n\r");
 c00073e:	4825      	ldr	r0, [pc, #148]	; (c0007d4 <main+0x13c>)
 c000740:	f006 fec0 	bl	c0074c4 <iprintf>
	  }

	  //store the hash in the memory hashes buffer
	  for(int i = 0; i < 16; i++){
 c000744:	2300      	movs	r3, #0
 c000746:	607b      	str	r3, [r7, #4]
 c000748:	e00e      	b.n	c000768 <main+0xd0>
		  SEC_Mem_Hashes[count][i] = SEC_Mem_Digest[i];
 c00074a:	4a20      	ldr	r2, [pc, #128]	; (c0007cc <main+0x134>)
 c00074c:	687b      	ldr	r3, [r7, #4]
 c00074e:	4413      	add	r3, r2
 c000750:	7819      	ldrb	r1, [r3, #0]
 c000752:	4a21      	ldr	r2, [pc, #132]	; (c0007d8 <main+0x140>)
 c000754:	68bb      	ldr	r3, [r7, #8]
 c000756:	011b      	lsls	r3, r3, #4
 c000758:	441a      	add	r2, r3
 c00075a:	687b      	ldr	r3, [r7, #4]
 c00075c:	4413      	add	r3, r2
 c00075e:	460a      	mov	r2, r1
 c000760:	701a      	strb	r2, [r3, #0]
	  for(int i = 0; i < 16; i++){
 c000762:	687b      	ldr	r3, [r7, #4]
 c000764:	3301      	adds	r3, #1
 c000766:	607b      	str	r3, [r7, #4]
 c000768:	687b      	ldr	r3, [r7, #4]
 c00076a:	2b0f      	cmp	r3, #15
 c00076c:	dded      	ble.n	c00074a <main+0xb2>
	  }

	  //increment variables
	  count++;
 c00076e:	68bb      	ldr	r3, [r7, #8]
 c000770:	3301      	adds	r3, #1
 c000772:	60bb      	str	r3, [r7, #8]
	  current_address += BUFFER_SIZE/4;
 c000774:	68fb      	ldr	r3, [r7, #12]
 c000776:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 c00077a:	60fb      	str	r3, [r7, #12]
  while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 c00077c:	68fb      	ldr	r3, [r7, #12]
 c00077e:	4a17      	ldr	r2, [pc, #92]	; (c0007dc <main+0x144>)
 c000780:	4293      	cmp	r3, r2
 c000782:	d807      	bhi.n	c000794 <main+0xfc>
 c000784:	68fb      	ldr	r3, [r7, #12]
 c000786:	f1c3 6300 	rsb	r3, r3, #134217728	; 0x8000000
 c00078a:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 c00078e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c000792:	d2b2      	bcs.n	c0006fa <main+0x62>

  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/

  NonSecure_Init();
 c000794:	f000 f824 	bl	c0007e0 <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c000798:	e7fe      	b.n	c000798 <main+0x100>
 c00079a:	bf00      	nop
 c00079c:	0c000f79 	.word	0x0c000f79
 c0007a0:	30000390 	.word	0x30000390
 c0007a4:	0c000f99 	.word	0x0c000f99
 c0007a8:	0c000fb9 	.word	0x0c000fb9
 c0007ac:	300003f8 	.word	0x300003f8
 c0007b0:	0c000fd9 	.word	0x0c000fd9
 c0007b4:	0c0087f4 	.word	0x0c0087f4
 c0007b8:	08040000 	.word	0x08040000
 c0007bc:	30000474 	.word	0x30000474
 c0007c0:	0c008808 	.word	0x0c008808
 c0007c4:	30000464 	.word	0x30000464
 c0007c8:	30000468 	.word	0x30000468
 c0007cc:	30000874 	.word	0x30000874
 c0007d0:	30000184 	.word	0x30000184
 c0007d4:	0c008840 	.word	0x0c008840
 c0007d8:	30000884 	.word	0x30000884
 c0007dc:	0807ffff 	.word	0x0807ffff

0c0007e0 <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c0007e0:	b590      	push	{r4, r7, lr}
 c0007e2:	b083      	sub	sp, #12
 c0007e4:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c0007e6:	4b1d      	ldr	r3, [pc, #116]	; (c00085c <NonSecure_Init+0x7c>)
 c0007e8:	4a1d      	ldr	r2, [pc, #116]	; (c000860 <NonSecure_Init+0x80>)
 c0007ea:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c0007ec:	4b1c      	ldr	r3, [pc, #112]	; (c000860 <NonSecure_Init+0x80>)
 c0007ee:	681b      	ldr	r3, [r3, #0]
 c0007f0:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c0007f2:	683b      	ldr	r3, [r7, #0]
 c0007f4:	f383 8888 	msr	MSP_NS, r3
}
 c0007f8:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c0007fa:	4b1a      	ldr	r3, [pc, #104]	; (c000864 <NonSecure_Init+0x84>)
 c0007fc:	681b      	ldr	r3, [r3, #0]
 c0007fe:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c000800:	687b      	ldr	r3, [r7, #4]
 c000802:	461c      	mov	r4, r3
 c000804:	0864      	lsrs	r4, r4, #1
 c000806:	0064      	lsls	r4, r4, #1
 c000808:	4620      	mov	r0, r4
 c00080a:	4621      	mov	r1, r4
 c00080c:	4622      	mov	r2, r4
 c00080e:	4623      	mov	r3, r4
 c000810:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000814:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000818:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00081c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000820:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000824:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000828:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00082c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000830:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000834:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000838:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00083c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000840:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000844:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000848:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00084c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000850:	f7ff fd64 	bl	c00031c <__gnu_cmse_nonsecure_call>
}
 c000854:	bf00      	nop
 c000856:	370c      	adds	r7, #12
 c000858:	46bd      	mov	sp, r7
 c00085a:	bd90      	pop	{r4, r7, pc}
 c00085c:	e002ed00 	.word	0xe002ed00
 c000860:	08040000 	.word	0x08040000
 c000864:	08040004 	.word	0x08040004

0c000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c000868:	b580      	push	{r7, lr}
 c00086a:	b098      	sub	sp, #96	; 0x60
 c00086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c00086e:	f107 0318 	add.w	r3, r7, #24
 c000872:	2248      	movs	r2, #72	; 0x48
 c000874:	2100      	movs	r1, #0
 c000876:	4618      	mov	r0, r3
 c000878:	f006 fe1c 	bl	c0074b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c00087c:	1d3b      	adds	r3, r7, #4
 c00087e:	2200      	movs	r2, #0
 c000880:	601a      	str	r2, [r3, #0]
 c000882:	605a      	str	r2, [r3, #4]
 c000884:	609a      	str	r2, [r3, #8]
 c000886:	60da      	str	r2, [r3, #12]
 c000888:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c00088a:	2000      	movs	r0, #0
 c00088c:	f003 fa0a 	bl	c003ca4 <HAL_PWREx_ControlVoltageScaling>
 c000890:	4603      	mov	r3, r0
 c000892:	2b00      	cmp	r3, #0
 c000894:	d001      	beq.n	c00089a <SystemClock_Config+0x32>
  {
    Error_Handler();
 c000896:	f000 fbaf 	bl	c000ff8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 c00089a:	2318      	movs	r3, #24
 c00089c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 c00089e:	2300      	movs	r3, #0
 c0008a0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 c0008a2:	2301      	movs	r3, #1
 c0008a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 c0008a6:	2301      	movs	r3, #1
 c0008a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 c0008aa:	2300      	movs	r3, #0
 c0008ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 c0008ae:	23b0      	movs	r3, #176	; 0xb0
 c0008b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 c0008b2:	2302      	movs	r3, #2
 c0008b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 c0008b6:	2301      	movs	r3, #1
 c0008b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 c0008ba:	230c      	movs	r3, #12
 c0008bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 c0008be:	2337      	movs	r3, #55	; 0x37
 c0008c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c0008c2:	2307      	movs	r3, #7
 c0008c4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 c0008c6:	2302      	movs	r3, #2
 c0008c8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c0008ca:	2302      	movs	r3, #2
 c0008cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c0008ce:	f107 0318 	add.w	r3, r7, #24
 c0008d2:	4618      	mov	r0, r3
 c0008d4:	f003 fa86 	bl	c003de4 <HAL_RCC_OscConfig>
 c0008d8:	4603      	mov	r3, r0
 c0008da:	2b00      	cmp	r3, #0
 c0008dc:	d001      	beq.n	c0008e2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 c0008de:	f000 fb8b 	bl	c000ff8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c0008e2:	230f      	movs	r3, #15
 c0008e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c0008e6:	2303      	movs	r3, #3
 c0008e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 c0008ea:	2300      	movs	r3, #0
 c0008ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c0008ee:	2300      	movs	r3, #0
 c0008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c0008f2:	2300      	movs	r3, #0
 c0008f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c0008f6:	1d3b      	adds	r3, r7, #4
 c0008f8:	2105      	movs	r1, #5
 c0008fa:	4618      	mov	r0, r3
 c0008fc:	f003 ff48 	bl	c004790 <HAL_RCC_ClockConfig>
 c000900:	4603      	mov	r3, r0
 c000902:	2b00      	cmp	r3, #0
 c000904:	d001      	beq.n	c00090a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 c000906:	f000 fb77 	bl	c000ff8 <Error_Handler>
  }
}
 c00090a:	bf00      	nop
 c00090c:	3760      	adds	r7, #96	; 0x60
 c00090e:	46bd      	mov	sp, r7
 c000910:	bd80      	pop	{r7, pc}
	...

0c000914 <MX_GTZC_S_Init>:
  * @brief GTZC_S Initialization Function
  * @param None
  * @retval None
  */
static void MX_GTZC_S_Init(void)
{
 c000914:	b580      	push	{r7, lr}
 c000916:	b09c      	sub	sp, #112	; 0x70
 c000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c00091a:	1d3b      	adds	r3, r7, #4
 c00091c:	226c      	movs	r2, #108	; 0x6c
 c00091e:	2100      	movs	r1, #0
 c000920:	4618      	mov	r0, r3
 c000922:	f006 fdc7 	bl	c0074b4 <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_IWDG, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000926:	f240 3101 	movw	r1, #769	; 0x301
 c00092a:	2007      	movs	r0, #7
 c00092c:	f002 fcb8 	bl	c0032a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000930:	4603      	mov	r3, r0
 c000932:	2b00      	cmp	r3, #0
 c000934:	d001      	beq.n	c00093a <MX_GTZC_S_Init+0x26>
  {
    Error_Handler();
 c000936:	f000 fb5f 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_SPI3, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c00093a:	f240 3101 	movw	r1, #769	; 0x301
 c00093e:	2009      	movs	r0, #9
 c000940:	f002 fcae 	bl	c0032a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000944:	4603      	mov	r3, r0
 c000946:	2b00      	cmp	r3, #0
 c000948:	d001      	beq.n	c00094e <MX_GTZC_S_Init+0x3a>
  {
    Error_Handler();
 c00094a:	f000 fb55 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_USART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c00094e:	f240 3101 	movw	r1, #769	; 0x301
 c000952:	483f      	ldr	r0, [pc, #252]	; (c000a50 <MX_GTZC_S_Init+0x13c>)
 c000954:	f002 fca4 	bl	c0032a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000958:	4603      	mov	r3, r0
 c00095a:	2b00      	cmp	r3, #0
 c00095c:	d001      	beq.n	c000962 <MX_GTZC_S_Init+0x4e>
  {
    Error_Handler();
 c00095e:	f000 fb4b 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_HASH, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000962:	f240 3101 	movw	r1, #769	; 0x301
 c000966:	483b      	ldr	r0, [pc, #236]	; (c000a54 <MX_GTZC_S_Init+0x140>)
 c000968:	f002 fc9a 	bl	c0032a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c00096c:	4603      	mov	r3, r0
 c00096e:	2b00      	cmp	r3, #0
 c000970:	d001      	beq.n	c000976 <MX_GTZC_S_Init+0x62>
  {
    Error_Handler();
 c000972:	f000 fb41 	bl	c000ff8 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c000976:	2300      	movs	r3, #0
 c000978:	607b      	str	r3, [r7, #4]
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c00097a:	2300      	movs	r3, #0
 c00097c:	60bb      	str	r3, [r7, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c00097e:	f04f 33ff 	mov.w	r3, #4294967295
 c000982:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c000984:	f04f 33ff 	mov.w	r3, #4294967295
 c000988:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c00098a:	f04f 33ff 	mov.w	r3, #4294967295
 c00098e:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c000990:	f04f 33ff 	mov.w	r3, #4294967295
 c000994:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c000996:	f04f 33ff 	mov.w	r3, #4294967295
 c00099a:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c00099c:	f04f 33ff 	mov.w	r3, #4294967295
 c0009a0:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c0009a2:	f04f 33ff 	mov.w	r3, #4294967295
 c0009a6:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c0009a8:	f04f 33ff 	mov.w	r3, #4294967295
 c0009ac:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c0009ae:	f04f 33ff 	mov.w	r3, #4294967295
 c0009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c0009b4:	f04f 33ff 	mov.w	r3, #4294967295
 c0009b8:	633b      	str	r3, [r7, #48]	; 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c0009ba:	f04f 33ff 	mov.w	r3, #4294967295
 c0009be:	637b      	str	r3, [r7, #52]	; 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c0009c0:	f04f 33ff 	mov.w	r3, #4294967295
 c0009c4:	63bb      	str	r3, [r7, #56]	; 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c0009c6:	2300      	movs	r3, #0
 c0009c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c0009ca:	2300      	movs	r3, #0
 c0009cc:	643b      	str	r3, [r7, #64]	; 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c0009ce:	2300      	movs	r3, #0
 c0009d0:	647b      	str	r3, [r7, #68]	; 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c0009d2:	2300      	movs	r3, #0
 c0009d4:	64bb      	str	r3, [r7, #72]	; 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c0009d6:	2300      	movs	r3, #0
 c0009d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c0009da:	2300      	movs	r3, #0
 c0009dc:	653b      	str	r3, [r7, #80]	; 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c0009de:	2300      	movs	r3, #0
 c0009e0:	657b      	str	r3, [r7, #84]	; 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c0009e2:	2300      	movs	r3, #0
 c0009e4:	65bb      	str	r3, [r7, #88]	; 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c0009e6:	2300      	movs	r3, #0
 c0009e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c0009ea:	2300      	movs	r3, #0
 c0009ec:	663b      	str	r3, [r7, #96]	; 0x60
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c0009ee:	2300      	movs	r3, #0
 c0009f0:	667b      	str	r3, [r7, #100]	; 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c0009f2:	2300      	movs	r3, #0
 c0009f4:	66bb      	str	r3, [r7, #104]	; 0x68
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0009f6:	2300      	movs	r3, #0
 c0009f8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0009fa:	1d3b      	adds	r3, r7, #4
 c0009fc:	4619      	mov	r1, r3
 c0009fe:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c000a02:	f002 fd25 	bl	c003450 <HAL_GTZC_MPCBB_ConfigMem>
 c000a06:	4603      	mov	r3, r0
 c000a08:	2b00      	cmp	r3, #0
 c000a0a:	d001      	beq.n	c000a10 <MX_GTZC_S_Init+0xfc>
  {
    Error_Handler();
 c000a0c:	f000 faf4 	bl	c000ff8 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c000a10:	2300      	movs	r3, #0
 c000a12:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c000a14:	2300      	movs	r3, #0
 c000a16:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c000a18:	2300      	movs	r3, #0
 c000a1a:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c000a1c:	2300      	movs	r3, #0
 c000a1e:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c000a20:	2300      	movs	r3, #0
 c000a22:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c000a24:	2300      	movs	r3, #0
 c000a26:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c000a28:	2300      	movs	r3, #0
 c000a2a:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c000a2c:	2300      	movs	r3, #0
 c000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c000a30:	2300      	movs	r3, #0
 c000a32:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000a34:	1d3b      	adds	r3, r7, #4
 c000a36:	4619      	mov	r1, r3
 c000a38:	4807      	ldr	r0, [pc, #28]	; (c000a58 <MX_GTZC_S_Init+0x144>)
 c000a3a:	f002 fd09 	bl	c003450 <HAL_GTZC_MPCBB_ConfigMem>
 c000a3e:	4603      	mov	r3, r0
 c000a40:	2b00      	cmp	r3, #0
 c000a42:	d001      	beq.n	c000a48 <MX_GTZC_S_Init+0x134>
  {
    Error_Handler();
 c000a44:	f000 fad8 	bl	c000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */

  /* USER CODE END GTZC_S_Init 2 */

}
 c000a48:	bf00      	nop
 c000a4a:	3770      	adds	r7, #112	; 0x70
 c000a4c:	46bd      	mov	sp, r7
 c000a4e:	bd80      	pop	{r7, pc}
 c000a50:	10000001 	.word	0x10000001
 c000a54:	1000000d 	.word	0x1000000d
 c000a58:	30030000 	.word	0x30030000

0c000a5c <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 c000a5c:	b580      	push	{r7, lr}
 c000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 c000a60:	4b06      	ldr	r3, [pc, #24]	; (c000a7c <MX_HASH_Init+0x20>)
 c000a62:	2200      	movs	r2, #0
 c000a64:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 c000a66:	4805      	ldr	r0, [pc, #20]	; (c000a7c <MX_HASH_Init+0x20>)
 c000a68:	f002 fd76 	bl	c003558 <HAL_HASH_Init>
 c000a6c:	4603      	mov	r3, r0
 c000a6e:	2b00      	cmp	r3, #0
 c000a70:	d001      	beq.n	c000a76 <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 c000a72:	f000 fac1 	bl	c000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 c000a76:	bf00      	nop
 c000a78:	bd80      	pop	{r7, pc}
 c000a7a:	bf00      	nop
 c000a7c:	30000184 	.word	0x30000184

0c000a80 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 c000a80:	b580      	push	{r7, lr}
 c000a82:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 c000a84:	2000      	movs	r0, #0
 c000a86:	f003 f8cf 	bl	c003c28 <HAL_ICACHE_ConfigAssociativityMode>
 c000a8a:	4603      	mov	r3, r0
 c000a8c:	2b00      	cmp	r3, #0
 c000a8e:	d001      	beq.n	c000a94 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 c000a90:	f000 fab2 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 c000a94:	f003 f8e8 	bl	c003c68 <HAL_ICACHE_Enable>
 c000a98:	4603      	mov	r3, r0
 c000a9a:	2b00      	cmp	r3, #0
 c000a9c:	d001      	beq.n	c000aa2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 c000a9e:	f000 faab 	bl	c000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 c000aa2:	bf00      	nop
 c000aa4:	bd80      	pop	{r7, pc}
	...

0c000aa8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 c000aa8:	b580      	push	{r7, lr}
 c000aaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 c000aac:	4b1b      	ldr	r3, [pc, #108]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000aae:	4a1c      	ldr	r2, [pc, #112]	; (c000b20 <MX_SPI3_Init+0x78>)
 c000ab0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 c000ab2:	4b1a      	ldr	r3, [pc, #104]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ab4:	f44f 7282 	mov.w	r2, #260	; 0x104
 c000ab8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 c000aba:	4b18      	ldr	r3, [pc, #96]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000abc:	2200      	movs	r2, #0
 c000abe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 c000ac0:	4b16      	ldr	r3, [pc, #88]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ac2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 c000ac6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 c000ac8:	4b14      	ldr	r3, [pc, #80]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000aca:	2200      	movs	r2, #0
 c000acc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 c000ace:	4b13      	ldr	r3, [pc, #76]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ad0:	2200      	movs	r2, #0
 c000ad2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 c000ad4:	4b11      	ldr	r3, [pc, #68]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ad6:	f44f 7200 	mov.w	r2, #512	; 0x200
 c000ada:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 c000adc:	4b0f      	ldr	r3, [pc, #60]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ade:	2220      	movs	r2, #32
 c000ae0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 c000ae2:	4b0e      	ldr	r3, [pc, #56]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000ae4:	2200      	movs	r2, #0
 c000ae6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 c000ae8:	4b0c      	ldr	r3, [pc, #48]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000aea:	2200      	movs	r2, #0
 c000aec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 c000aee:	4b0b      	ldr	r3, [pc, #44]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000af0:	2200      	movs	r2, #0
 c000af2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 c000af4:	4b09      	ldr	r3, [pc, #36]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000af6:	2207      	movs	r2, #7
 c000af8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 c000afa:	4b08      	ldr	r3, [pc, #32]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000afc:	2200      	movs	r2, #0
 c000afe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 c000b00:	4b06      	ldr	r3, [pc, #24]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000b02:	2208      	movs	r2, #8
 c000b04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 c000b06:	4805      	ldr	r0, [pc, #20]	; (c000b1c <MX_SPI3_Init+0x74>)
 c000b08:	f004 fe3c 	bl	c005784 <HAL_SPI_Init>
 c000b0c:	4603      	mov	r3, r0
 c000b0e:	2b00      	cmp	r3, #0
 c000b10:	d001      	beq.n	c000b16 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 c000b12:	f000 fa71 	bl	c000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 c000b16:	bf00      	nop
 c000b18:	bd80      	pop	{r7, pc}
 c000b1a:	bf00      	nop
 c000b1c:	300001c8 	.word	0x300001c8
 c000b20:	50003c00 	.word	0x50003c00

0c000b24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 c000b24:	b580      	push	{r7, lr}
 c000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 c000b28:	4b23      	ldr	r3, [pc, #140]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b2a:	4a24      	ldr	r2, [pc, #144]	; (c000bbc <MX_USART1_UART_Init+0x98>)
 c000b2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 c000b2e:	4b22      	ldr	r3, [pc, #136]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 c000b34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 c000b36:	4b20      	ldr	r3, [pc, #128]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b38:	2200      	movs	r2, #0
 c000b3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 c000b3c:	4b1e      	ldr	r3, [pc, #120]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b3e:	2200      	movs	r2, #0
 c000b40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 c000b42:	4b1d      	ldr	r3, [pc, #116]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b44:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 c000b48:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 c000b4a:	4b1b      	ldr	r3, [pc, #108]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b4c:	220c      	movs	r2, #12
 c000b4e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 c000b50:	4b19      	ldr	r3, [pc, #100]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b52:	2200      	movs	r2, #0
 c000b54:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 c000b56:	4b18      	ldr	r3, [pc, #96]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b58:	2200      	movs	r2, #0
 c000b5a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c000b5c:	4b16      	ldr	r3, [pc, #88]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b5e:	2200      	movs	r2, #0
 c000b60:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c000b62:	4b15      	ldr	r3, [pc, #84]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b64:	2200      	movs	r2, #0
 c000b66:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c000b68:	4b13      	ldr	r3, [pc, #76]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b6a:	2200      	movs	r2, #0
 c000b6c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 c000b6e:	4812      	ldr	r0, [pc, #72]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b70:	f005 fd6e 	bl	c006650 <HAL_UART_Init>
 c000b74:	4603      	mov	r3, r0
 c000b76:	2b00      	cmp	r3, #0
 c000b78:	d001      	beq.n	c000b7e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 c000b7a:	f000 fa3d 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c000b7e:	2100      	movs	r1, #0
 c000b80:	480d      	ldr	r0, [pc, #52]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b82:	f006 fb93 	bl	c0072ac <HAL_UARTEx_SetTxFifoThreshold>
 c000b86:	4603      	mov	r3, r0
 c000b88:	2b00      	cmp	r3, #0
 c000b8a:	d001      	beq.n	c000b90 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 c000b8c:	f000 fa34 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c000b90:	2100      	movs	r1, #0
 c000b92:	4809      	ldr	r0, [pc, #36]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000b94:	f006 fbc8 	bl	c007328 <HAL_UARTEx_SetRxFifoThreshold>
 c000b98:	4603      	mov	r3, r0
 c000b9a:	2b00      	cmp	r3, #0
 c000b9c:	d001      	beq.n	c000ba2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 c000b9e:	f000 fa2b 	bl	c000ff8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 c000ba2:	4805      	ldr	r0, [pc, #20]	; (c000bb8 <MX_USART1_UART_Init+0x94>)
 c000ba4:	f006 fb49 	bl	c00723a <HAL_UARTEx_DisableFifoMode>
 c000ba8:	4603      	mov	r3, r0
 c000baa:	2b00      	cmp	r3, #0
 c000bac:	d001      	beq.n	c000bb2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 c000bae:	f000 fa23 	bl	c000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 c000bb2:	bf00      	nop
 c000bb4:	bd80      	pop	{r7, pc}
 c000bb6:	bf00      	nop
 c000bb8:	300002fc 	.word	0x300002fc
 c000bbc:	50013800 	.word	0x50013800

0c000bc0 <MX_DMA_Init>:
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  *   hdma_memtomem_dma1_channel4
  */
static void MX_DMA_Init(void)
{
 c000bc0:	b580      	push	{r7, lr}
 c000bc2:	b082      	sub	sp, #8
 c000bc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 c000bc6:	4b6a      	ldr	r3, [pc, #424]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000bc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000bca:	4a69      	ldr	r2, [pc, #420]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000bcc:	f043 0304 	orr.w	r3, r3, #4
 c000bd0:	6493      	str	r3, [r2, #72]	; 0x48
 c000bd2:	4b67      	ldr	r3, [pc, #412]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000bd6:	f003 0304 	and.w	r3, r3, #4
 c000bda:	607b      	str	r3, [r7, #4]
 c000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 c000bde:	4b64      	ldr	r3, [pc, #400]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000be2:	4a63      	ldr	r2, [pc, #396]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000be4:	f043 0301 	orr.w	r3, r3, #1
 c000be8:	6493      	str	r3, [r2, #72]	; 0x48
 c000bea:	4b61      	ldr	r3, [pc, #388]	; (c000d70 <MX_DMA_Init+0x1b0>)
 c000bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000bee:	f003 0301 	and.w	r3, r3, #1
 c000bf2:	603b      	str	r3, [r7, #0]
 c000bf4:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 c000bf6:	4b5f      	ldr	r3, [pc, #380]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000bf8:	4a5f      	ldr	r2, [pc, #380]	; (c000d78 <MX_DMA_Init+0x1b8>)
 c000bfa:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 c000bfc:	4b5d      	ldr	r3, [pc, #372]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000bfe:	2200      	movs	r2, #0
 c000c00:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 c000c02:	4b5c      	ldr	r3, [pc, #368]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 c000c08:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 c000c0a:	4b5a      	ldr	r3, [pc, #360]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c0c:	2240      	movs	r2, #64	; 0x40
 c000c0e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 c000c10:	4b58      	ldr	r3, [pc, #352]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c12:	2280      	movs	r2, #128	; 0x80
 c000c14:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 c000c16:	4b57      	ldr	r3, [pc, #348]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c18:	f44f 7200 	mov.w	r2, #512	; 0x200
 c000c1c:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 c000c1e:	4b55      	ldr	r3, [pc, #340]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c000c24:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 c000c26:	4b53      	ldr	r3, [pc, #332]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c28:	2200      	movs	r2, #0
 c000c2a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 c000c2c:	4b51      	ldr	r3, [pc, #324]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c2e:	2200      	movs	r2, #0
 c000c30:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 c000c32:	4850      	ldr	r0, [pc, #320]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c34:	f001 fdc4 	bl	c0027c0 <HAL_DMA_Init>
 c000c38:	4603      	mov	r3, r0
 c000c3a:	2b00      	cmp	r3, #0
 c000c3c:	d001      	beq.n	c000c42 <MX_DMA_Init+0x82>
  {
    Error_Handler( );
 c000c3e:	f000 f9db 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 c000c42:	2110      	movs	r1, #16
 c000c44:	484b      	ldr	r0, [pc, #300]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c46:	f002 f833 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000c4a:	4603      	mov	r3, r0
 c000c4c:	2b00      	cmp	r3, #0
 c000c4e:	d001      	beq.n	c000c54 <MX_DMA_Init+0x94>
  {
    Error_Handler( );
 c000c50:	f000 f9d2 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel1, DMA_CHANNEL_SEC) != HAL_OK)
 c000c54:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 c000c58:	4846      	ldr	r0, [pc, #280]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c5a:	f002 f829 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000c5e:	4603      	mov	r3, r0
 c000c60:	2b00      	cmp	r3, #0
 c000c62:	d001      	beq.n	c000c68 <MX_DMA_Init+0xa8>
  {
    Error_Handler( );
 c000c64:	f000 f9c8 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel1, DMA_CHANNEL_SRC_NSEC) != HAL_OK)
 c000c68:	2104      	movs	r1, #4
 c000c6a:	4842      	ldr	r0, [pc, #264]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c6c:	f002 f820 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000c70:	4603      	mov	r3, r0
 c000c72:	2b00      	cmp	r3, #0
 c000c74:	d001      	beq.n	c000c7a <MX_DMA_Init+0xba>
  {
    Error_Handler( );
 c000c76:	f000 f9bf 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel1, DMA_CHANNEL_DEST_SEC) != HAL_OK)
 c000c7a:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 c000c7e:	483d      	ldr	r0, [pc, #244]	; (c000d74 <MX_DMA_Init+0x1b4>)
 c000c80:	f002 f816 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000c84:	4603      	mov	r3, r0
 c000c86:	2b00      	cmp	r3, #0
 c000c88:	d001      	beq.n	c000c8e <MX_DMA_Init+0xce>
  {
    Error_Handler( );
 c000c8a:	f000 f9b5 	bl	c000ff8 <Error_Handler>
  }

  /* Configure DMA request hdma_memtomem_dma1_channel4 on DMA1_Channel4 */
  hdma_memtomem_dma1_channel4.Instance = DMA1_Channel4;
 c000c8e:	4b3b      	ldr	r3, [pc, #236]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000c90:	4a3b      	ldr	r2, [pc, #236]	; (c000d80 <MX_DMA_Init+0x1c0>)
 c000c92:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel4.Init.Request = DMA_REQUEST_MEM2MEM;
 c000c94:	4b39      	ldr	r3, [pc, #228]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000c96:	2200      	movs	r2, #0
 c000c98:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel4.Init.Direction = DMA_MEMORY_TO_MEMORY;
 c000c9a:	4b38      	ldr	r3, [pc, #224]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000c9c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 c000ca0:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel4.Init.PeriphInc = DMA_PINC_ENABLE;
 c000ca2:	4b36      	ldr	r3, [pc, #216]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000ca4:	2240      	movs	r2, #64	; 0x40
 c000ca6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel4.Init.MemInc = DMA_MINC_ENABLE;
 c000ca8:	4b34      	ldr	r3, [pc, #208]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000caa:	2280      	movs	r2, #128	; 0x80
 c000cac:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 c000cae:	4b33      	ldr	r3, [pc, #204]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 c000cb4:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 c000cb6:	4b31      	ldr	r3, [pc, #196]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c000cbc:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel4.Init.Mode = DMA_NORMAL;
 c000cbe:	4b2f      	ldr	r3, [pc, #188]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cc0:	2200      	movs	r2, #0
 c000cc2:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel4.Init.Priority = DMA_PRIORITY_LOW;
 c000cc4:	4b2d      	ldr	r3, [pc, #180]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cc6:	2200      	movs	r2, #0
 c000cc8:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel4) != HAL_OK)
 c000cca:	482c      	ldr	r0, [pc, #176]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000ccc:	f001 fd78 	bl	c0027c0 <HAL_DMA_Init>
 c000cd0:	4603      	mov	r3, r0
 c000cd2:	2b00      	cmp	r3, #0
 c000cd4:	d001      	beq.n	c000cda <MX_DMA_Init+0x11a>
  {
    Error_Handler( );
 c000cd6:	f000 f98f 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel4, DMA_CHANNEL_NPRIV) != HAL_OK)
 c000cda:	2110      	movs	r1, #16
 c000cdc:	4827      	ldr	r0, [pc, #156]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cde:	f001 ffe7 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000ce2:	4603      	mov	r3, r0
 c000ce4:	2b00      	cmp	r3, #0
 c000ce6:	d001      	beq.n	c000cec <MX_DMA_Init+0x12c>
  {
    Error_Handler( );
 c000ce8:	f000 f986 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel4, DMA_CHANNEL_SEC) != HAL_OK)
 c000cec:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 c000cf0:	4822      	ldr	r0, [pc, #136]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000cf2:	f001 ffdd 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000cf6:	4603      	mov	r3, r0
 c000cf8:	2b00      	cmp	r3, #0
 c000cfa:	d001      	beq.n	c000d00 <MX_DMA_Init+0x140>
  {
    Error_Handler( );
 c000cfc:	f000 f97c 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel4, DMA_CHANNEL_SRC_SEC) != HAL_OK)
 c000d00:	f04f 1104 	mov.w	r1, #262148	; 0x40004
 c000d04:	481d      	ldr	r0, [pc, #116]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000d06:	f001 ffd3 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000d0a:	4603      	mov	r3, r0
 c000d0c:	2b00      	cmp	r3, #0
 c000d0e:	d001      	beq.n	c000d14 <MX_DMA_Init+0x154>
  {
    Error_Handler( );
 c000d10:	f000 f972 	bl	c000ff8 <Error_Handler>
  }

  /*  */
  if (HAL_DMA_ConfigChannelAttributes(&hdma_memtomem_dma1_channel4, DMA_CHANNEL_DEST_SEC) != HAL_OK)
 c000d14:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 c000d18:	4818      	ldr	r0, [pc, #96]	; (c000d7c <MX_DMA_Init+0x1bc>)
 c000d1a:	f001 ffc9 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c000d1e:	4603      	mov	r3, r0
 c000d20:	2b00      	cmp	r3, #0
 c000d22:	d001      	beq.n	c000d28 <MX_DMA_Init+0x168>
  {
    Error_Handler( );
 c000d24:	f000 f968 	bl	c000ff8 <Error_Handler>
  }

  /* DMA interrupt init */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 c000d28:	2200      	movs	r2, #0
 c000d2a:	2100      	movs	r1, #0
 c000d2c:	201d      	movs	r0, #29
 c000d2e:	f001 fd12 	bl	c002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 c000d32:	201d      	movs	r0, #29
 c000d34:	f001 fd29 	bl	c00278a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 c000d38:	2200      	movs	r2, #0
 c000d3a:	2100      	movs	r1, #0
 c000d3c:	201e      	movs	r0, #30
 c000d3e:	f001 fd0a 	bl	c002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 c000d42:	201e      	movs	r0, #30
 c000d44:	f001 fd21 	bl	c00278a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 c000d48:	2200      	movs	r2, #0
 c000d4a:	2100      	movs	r1, #0
 c000d4c:	201f      	movs	r0, #31
 c000d4e:	f001 fd02 	bl	c002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 c000d52:	201f      	movs	r0, #31
 c000d54:	f001 fd19 	bl	c00278a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 c000d58:	2200      	movs	r2, #0
 c000d5a:	2100      	movs	r1, #0
 c000d5c:	2020      	movs	r0, #32
 c000d5e:	f001 fcfa 	bl	c002756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 c000d62:	2020      	movs	r0, #32
 c000d64:	f001 fd11 	bl	c00278a <HAL_NVIC_EnableIRQ>

}
 c000d68:	bf00      	nop
 c000d6a:	3708      	adds	r7, #8
 c000d6c:	46bd      	mov	sp, r7
 c000d6e:	bd80      	pop	{r7, pc}
 c000d70:	50021000 	.word	0x50021000
 c000d74:	30000390 	.word	0x30000390
 c000d78:	50020008 	.word	0x50020008
 c000d7c:	300003f8 	.word	0x300003f8
 c000d80:	50020044 	.word	0x50020044

0c000d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 c000d84:	b580      	push	{r7, lr}
 c000d86:	b08a      	sub	sp, #40	; 0x28
 c000d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c000d8a:	f107 0314 	add.w	r3, r7, #20
 c000d8e:	2200      	movs	r2, #0
 c000d90:	601a      	str	r2, [r3, #0]
 c000d92:	605a      	str	r2, [r3, #4]
 c000d94:	609a      	str	r2, [r3, #8]
 c000d96:	60da      	str	r2, [r3, #12]
 c000d98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c000d9a:	4b31      	ldr	r3, [pc, #196]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000d9e:	4a30      	ldr	r2, [pc, #192]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000da0:	f043 0308 	orr.w	r3, r3, #8
 c000da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000da6:	4b2e      	ldr	r3, [pc, #184]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000daa:	f003 0308 	and.w	r3, r3, #8
 c000dae:	613b      	str	r3, [r7, #16]
 c000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c000db2:	4b2b      	ldr	r3, [pc, #172]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000db6:	4a2a      	ldr	r2, [pc, #168]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000db8:	f043 0304 	orr.w	r3, r3, #4
 c000dbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000dbe:	4b28      	ldr	r3, [pc, #160]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000dc2:	f003 0304 	and.w	r3, r3, #4
 c000dc6:	60fb      	str	r3, [r7, #12]
 c000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c000dca:	4b25      	ldr	r3, [pc, #148]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000dce:	4a24      	ldr	r2, [pc, #144]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000dd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c000dd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000dd6:	4b22      	ldr	r3, [pc, #136]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c000dde:	60bb      	str	r3, [r7, #8]
 c000de0:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 c000de2:	f002 ffbb 	bl	c003d5c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c000de6:	4b1e      	ldr	r3, [pc, #120]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000dea:	4a1d      	ldr	r2, [pc, #116]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000dec:	f043 0302 	orr.w	r3, r3, #2
 c000df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000df2:	4b1b      	ldr	r3, [pc, #108]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000df6:	f003 0302 	and.w	r3, r3, #2
 c000dfa:	607b      	str	r3, [r7, #4]
 c000dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c000dfe:	4b18      	ldr	r3, [pc, #96]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000e02:	4a17      	ldr	r2, [pc, #92]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000e04:	f043 0301 	orr.w	r3, r3, #1
 c000e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000e0a:	4b15      	ldr	r3, [pc, #84]	; (c000e60 <MX_GPIO_Init+0xdc>)
 c000e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000e0e:	f003 0301 	and.w	r3, r3, #1
 c000e12:	603b      	str	r3, [r7, #0]
 c000e14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 c000e16:	2201      	movs	r2, #1
 c000e18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 c000e1c:	4811      	ldr	r0, [pc, #68]	; (c000e64 <MX_GPIO_Init+0xe0>)
 c000e1e:	f002 f9ef 	bl	c003200 <HAL_GPIO_WritePin>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOC, GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15
 c000e22:	2200      	movs	r2, #0
 c000e24:	f64c 4140 	movw	r1, #52288	; 0xcc40
 c000e28:	480f      	ldr	r0, [pc, #60]	; (c000e68 <MX_GPIO_Init+0xe4>)
 c000e2a:	f002 fa01 	bl	c003230 <HAL_GPIO_ConfigPinAttributes>
                          |WHITE_LED_Pin, GPIO_PIN_NSEC);

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(IR_SENSOR_PIN_GPIO_Port, IR_SENSOR_PIN_Pin, GPIO_PIN_NSEC);
 c000e2e:	2200      	movs	r2, #0
 c000e30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 c000e34:	480d      	ldr	r0, [pc, #52]	; (c000e6c <MX_GPIO_Init+0xe8>)
 c000e36:	f002 f9fb 	bl	c003230 <HAL_GPIO_ConfigPinAttributes>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 c000e3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 c000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 c000e40:	2301      	movs	r3, #1
 c000e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 c000e44:	2301      	movs	r3, #1
 c000e46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c000e48:	2300      	movs	r3, #0
 c000e4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 c000e4c:	f107 0314 	add.w	r3, r7, #20
 c000e50:	4619      	mov	r1, r3
 c000e52:	4804      	ldr	r0, [pc, #16]	; (c000e64 <MX_GPIO_Init+0xe0>)
 c000e54:	f002 f854 	bl	c002f00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 c000e58:	bf00      	nop
 c000e5a:	3728      	adds	r7, #40	; 0x28
 c000e5c:	46bd      	mov	sp, r7
 c000e5e:	bd80      	pop	{r7, pc}
 c000e60:	50021000 	.word	0x50021000
 c000e64:	52020400 	.word	0x52020400
 c000e68:	52020800 	.word	0x52020800
 c000e6c:	52020c00 	.word	0x52020c00

0c000e70 <HAL_SPI_TxRxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA TxRx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 c000e70:	b480      	push	{r7}
 c000e72:	b083      	sub	sp, #12
 c000e74:	af00      	add	r7, sp, #0
 c000e76:	6078      	str	r0, [r7, #4]
//  printf("SPI Transfer complete.\n\r");
  wTransferState = TRANSFER_COMPLETE;
 c000e78:	4b04      	ldr	r3, [pc, #16]	; (c000e8c <HAL_SPI_TxRxCpltCallback+0x1c>)
 c000e7a:	2201      	movs	r2, #1
 c000e7c:	601a      	str	r2, [r3, #0]
}
 c000e7e:	bf00      	nop
 c000e80:	370c      	adds	r7, #12
 c000e82:	46bd      	mov	sp, r7
 c000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000e88:	4770      	bx	lr
 c000e8a:	bf00      	nop
 c000e8c:	30000460 	.word	0x30000460

0c000e90 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 c000e90:	b480      	push	{r7}
 c000e92:	b083      	sub	sp, #12
 c000e94:	af00      	add	r7, sp, #0
 c000e96:	6078      	str	r0, [r7, #4]
//  printf("SPI transmission complete.\n\r");
  wTransferState = TRANSFER_COMPLETE;
 c000e98:	4b04      	ldr	r3, [pc, #16]	; (c000eac <HAL_SPI_TxCpltCallback+0x1c>)
 c000e9a:	2201      	movs	r2, #1
 c000e9c:	601a      	str	r2, [r3, #0]
}
 c000e9e:	bf00      	nop
 c000ea0:	370c      	adds	r7, #12
 c000ea2:	46bd      	mov	sp, r7
 c000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ea8:	4770      	bx	lr
 c000eaa:	bf00      	nop
 c000eac:	30000460 	.word	0x30000460

0c000eb0 <HAL_SPI_RxCpltCallback>:


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 c000eb0:	b480      	push	{r7}
 c000eb2:	b083      	sub	sp, #12
 c000eb4:	af00      	add	r7, sp, #0
 c000eb6:	6078      	str	r0, [r7, #4]
//  printf("SPI Reception complete.\n\r");
  wTransferState = TRANSFER_COMPLETE;
 c000eb8:	4b04      	ldr	r3, [pc, #16]	; (c000ecc <HAL_SPI_RxCpltCallback+0x1c>)
 c000eba:	2201      	movs	r2, #1
 c000ebc:	601a      	str	r2, [r3, #0]
}
 c000ebe:	bf00      	nop
 c000ec0:	370c      	adds	r7, #12
 c000ec2:	46bd      	mov	sp, r7
 c000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ec8:	4770      	bx	lr
 c000eca:	bf00      	nop
 c000ecc:	30000460 	.word	0x30000460

0c000ed0 <__io_putchar>:


//redirects printf output to USART1 for displaying logs in a serial console
PUTCHAR_PROTOTYPE
{
 c000ed0:	b580      	push	{r7, lr}
 c000ed2:	b082      	sub	sp, #8
 c000ed4:	af00      	add	r7, sp, #0
 c000ed6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 c000ed8:	1d39      	adds	r1, r7, #4
 c000eda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 c000ede:	2201      	movs	r2, #1
 c000ee0:	4803      	ldr	r0, [pc, #12]	; (c000ef0 <__io_putchar+0x20>)
 c000ee2:	f005 fc05 	bl	c0066f0 <HAL_UART_Transmit>

  return ch;
 c000ee6:	687b      	ldr	r3, [r7, #4]
}
 c000ee8:	4618      	mov	r0, r3
 c000eea:	3708      	adds	r7, #8
 c000eec:	46bd      	mov	sp, r7
 c000eee:	bd80      	pop	{r7, pc}
 c000ef0:	300002fc 	.word	0x300002fc

0c000ef4 <SearchForSig>:



//Returns position if s1 is substring of s2; -1 otherwise
int SearchForSig(uint8_t* signal, int sizeOfSig, uint8_t* data, int dataSize)
{
 c000ef4:	b480      	push	{r7}
 c000ef6:	b08b      	sub	sp, #44	; 0x2c
 c000ef8:	af00      	add	r7, sp, #0
 c000efa:	60f8      	str	r0, [r7, #12]
 c000efc:	60b9      	str	r1, [r7, #8]
 c000efe:	607a      	str	r2, [r7, #4]
 c000f00:	603b      	str	r3, [r7, #0]
    int M = sizeOfSig;
 c000f02:	68bb      	ldr	r3, [r7, #8]
 c000f04:	61bb      	str	r3, [r7, #24]
    int N = dataSize;
 c000f06:	683b      	ldr	r3, [r7, #0]
 c000f08:	617b      	str	r3, [r7, #20]
    int retval = -1;
 c000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 c000f0e:	627b      	str	r3, [r7, #36]	; 0x24


    /* A loop to slide signal one by one while comparing */
    for (int i = 0; i <= N - M; i++) {
 c000f10:	2300      	movs	r3, #0
 c000f12:	623b      	str	r3, [r7, #32]
 c000f14:	e022      	b.n	c000f5c <SearchForSig+0x68>
      int j;

        //for current index i, check for signal match
      for (j = 0; j < M; j++){
 c000f16:	2300      	movs	r3, #0
 c000f18:	61fb      	str	r3, [r7, #28]
 c000f1a:	e00f      	b.n	c000f3c <SearchForSig+0x48>
        if (data[i + j] != signal[j]){
 c000f1c:	6a3a      	ldr	r2, [r7, #32]
 c000f1e:	69fb      	ldr	r3, [r7, #28]
 c000f20:	4413      	add	r3, r2
 c000f22:	461a      	mov	r2, r3
 c000f24:	687b      	ldr	r3, [r7, #4]
 c000f26:	4413      	add	r3, r2
 c000f28:	781a      	ldrb	r2, [r3, #0]
 c000f2a:	69fb      	ldr	r3, [r7, #28]
 c000f2c:	68f9      	ldr	r1, [r7, #12]
 c000f2e:	440b      	add	r3, r1
 c000f30:	781b      	ldrb	r3, [r3, #0]
 c000f32:	429a      	cmp	r2, r3
 c000f34:	d107      	bne.n	c000f46 <SearchForSig+0x52>
      for (j = 0; j < M; j++){
 c000f36:	69fb      	ldr	r3, [r7, #28]
 c000f38:	3301      	adds	r3, #1
 c000f3a:	61fb      	str	r3, [r7, #28]
 c000f3c:	69fa      	ldr	r2, [r7, #28]
 c000f3e:	69bb      	ldr	r3, [r7, #24]
 c000f40:	429a      	cmp	r2, r3
 c000f42:	dbeb      	blt.n	c000f1c <SearchForSig+0x28>
 c000f44:	e000      	b.n	c000f48 <SearchForSig+0x54>
          break;
 c000f46:	bf00      	nop
        }
      }
      if (j == M){
 c000f48:	69fa      	ldr	r2, [r7, #28]
 c000f4a:	69bb      	ldr	r3, [r7, #24]
 c000f4c:	429a      	cmp	r2, r3
 c000f4e:	d102      	bne.n	c000f56 <SearchForSig+0x62>
          retval = i;
 c000f50:	6a3b      	ldr	r3, [r7, #32]
 c000f52:	627b      	str	r3, [r7, #36]	; 0x24
          break;
 c000f54:	e008      	b.n	c000f68 <SearchForSig+0x74>
    for (int i = 0; i <= N - M; i++) {
 c000f56:	6a3b      	ldr	r3, [r7, #32]
 c000f58:	3301      	adds	r3, #1
 c000f5a:	623b      	str	r3, [r7, #32]
 c000f5c:	697a      	ldr	r2, [r7, #20]
 c000f5e:	69bb      	ldr	r3, [r7, #24]
 c000f60:	1ad3      	subs	r3, r2, r3
 c000f62:	6a3a      	ldr	r2, [r7, #32]
 c000f64:	429a      	cmp	r2, r3
 c000f66:	ddd6      	ble.n	c000f16 <SearchForSig+0x22>
      }
    }

    return retval;
 c000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 c000f6a:	4618      	mov	r0, r3
 c000f6c:	372c      	adds	r7, #44	; 0x2c
 c000f6e:	46bd      	mov	sp, r7
 c000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000f74:	4770      	bx	lr
	...

0c000f78 <NonsecureToSecureTransferComplete>:
}


//callback functions for nonsecure --> secure mem transfer
static void NonsecureToSecureTransferComplete(DMA_HandleTypeDef *hdma_memtomem_dma1_channel1)
{
 c000f78:	b480      	push	{r7}
 c000f7a:	b083      	sub	sp, #12
 c000f7c:	af00      	add	r7, sp, #0
 c000f7e:	6078      	str	r0, [r7, #4]
//	printf("nonsecure to secure transf complete executed.\n\r");
  NonsecureToSecureTransferCompleteDetected = 1;
 c000f80:	4b04      	ldr	r3, [pc, #16]	; (c000f94 <NonsecureToSecureTransferComplete+0x1c>)
 c000f82:	2201      	movs	r2, #1
 c000f84:	601a      	str	r2, [r3, #0]
}
 c000f86:	bf00      	nop
 c000f88:	370c      	adds	r7, #12
 c000f8a:	46bd      	mov	sp, r7
 c000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000f90:	4770      	bx	lr
 c000f92:	bf00      	nop
 c000f94:	30000464 	.word	0x30000464

0c000f98 <NonsecureToSecureTransferError>:
  * @note   This function is executed when the transfer error interrupt
  *         is generated during DMA transfer
  * @retval None
  */
static void NonsecureToSecureTransferError(DMA_HandleTypeDef *hdma_memtomem_dma1_channel1)
{
 c000f98:	b480      	push	{r7}
 c000f9a:	b083      	sub	sp, #12
 c000f9c:	af00      	add	r7, sp, #0
 c000f9e:	6078      	str	r0, [r7, #4]
  NonsecureToSecureTransferErrorDetected = 1;
 c000fa0:	4b04      	ldr	r3, [pc, #16]	; (c000fb4 <NonsecureToSecureTransferError+0x1c>)
 c000fa2:	2201      	movs	r2, #1
 c000fa4:	601a      	str	r2, [r3, #0]
}
 c000fa6:	bf00      	nop
 c000fa8:	370c      	adds	r7, #12
 c000faa:	46bd      	mov	sp, r7
 c000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000fb0:	4770      	bx	lr
 c000fb2:	bf00      	nop
 c000fb4:	30000468 	.word	0x30000468

0c000fb8 <SecureToSecureTransferComplete>:
  * @note   This function is executed when the transfer complete interrupt
  *         is generated
  * @retval None
  */
static void SecureToSecureTransferComplete(DMA_HandleTypeDef *hdma_memtomem_dma1_channel4)
{
 c000fb8:	b480      	push	{r7}
 c000fba:	b083      	sub	sp, #12
 c000fbc:	af00      	add	r7, sp, #0
 c000fbe:	6078      	str	r0, [r7, #4]
  SecureToSecureTransferCompleteDetected = 1;
 c000fc0:	4b04      	ldr	r3, [pc, #16]	; (c000fd4 <SecureToSecureTransferComplete+0x1c>)
 c000fc2:	2201      	movs	r2, #1
 c000fc4:	601a      	str	r2, [r3, #0]
}
 c000fc6:	bf00      	nop
 c000fc8:	370c      	adds	r7, #12
 c000fca:	46bd      	mov	sp, r7
 c000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000fd0:	4770      	bx	lr
 c000fd2:	bf00      	nop
 c000fd4:	30000470 	.word	0x30000470

0c000fd8 <SecureToSecureTransferError>:
  * @note   This function is executed when the transfer error interrupt
  *         is generated during DMA transfer
  * @retval None
  */
static void SecureToSecureTransferError(DMA_HandleTypeDef *hdma_memtomem_dma1_channel4)
{
 c000fd8:	b480      	push	{r7}
 c000fda:	b083      	sub	sp, #12
 c000fdc:	af00      	add	r7, sp, #0
 c000fde:	6078      	str	r0, [r7, #4]
  SecureToSecureTransferErrorDetected = 1;
 c000fe0:	4b04      	ldr	r3, [pc, #16]	; (c000ff4 <SecureToSecureTransferError+0x1c>)
 c000fe2:	2201      	movs	r2, #1
 c000fe4:	601a      	str	r2, [r3, #0]
}
 c000fe6:	bf00      	nop
 c000fe8:	370c      	adds	r7, #12
 c000fea:	46bd      	mov	sp, r7
 c000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ff0:	4770      	bx	lr
 c000ff2:	bf00      	nop
 c000ff4:	3000046c 	.word	0x3000046c

0c000ff8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c000ff8:	b480      	push	{r7}
 c000ffa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 c000ffc:	b672      	cpsid	i
}
 c000ffe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c001000:	e7fe      	b.n	c001000 <Error_Handler+0x8>

0c001002 <__acle_se_SECURE_print_Log>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/


//secure service for logging messages
CMSE_NS_ENTRY void SECURE_print_Log(char* string){
 c001002:	b580      	push	{r7, lr}
 c001004:	b082      	sub	sp, #8
 c001006:	af00      	add	r7, sp, #0
 c001008:	6078      	str	r0, [r7, #4]
	printf(string);
 c00100a:	6878      	ldr	r0, [r7, #4]
 c00100c:	f006 fa5a 	bl	c0074c4 <iprintf>
}
 c001010:	bf00      	nop
 c001012:	3708      	adds	r7, #8
 c001014:	46bd      	mov	sp, r7
 c001016:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c00101a:	4670      	mov	r0, lr
 c00101c:	4671      	mov	r1, lr
 c00101e:	4672      	mov	r2, lr
 c001020:	4673      	mov	r3, lr
 c001022:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001026:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00102a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00102e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001032:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001036:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c00103a:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00103e:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001042:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001046:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c00104a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00104e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001052:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001056:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c00105a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00105e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001062:	f38e 8c00 	msr	CPSR_fs, lr
 c001066:	b410      	push	{r4}
 c001068:	eef1 ca10 	vmrs	ip, fpscr
 c00106c:	f64f 7460 	movw	r4, #65376	; 0xff60
 c001070:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001074:	ea0c 0c04 	and.w	ip, ip, r4
 c001078:	eee1 ca10 	vmsr	fpscr, ip
 c00107c:	bc10      	pop	{r4}
 c00107e:	46f4      	mov	ip, lr
 c001080:	4774      	bxns	lr
	...

0c001084 <__acle_se_SECURE_print_Num>:


//secure service for logging messages containing integer data
CMSE_NS_ENTRY void SECURE_print_Num(char* string, int num){
 c001084:	b580      	push	{r7, lr}
 c001086:	b082      	sub	sp, #8
 c001088:	af00      	add	r7, sp, #0
 c00108a:	6078      	str	r0, [r7, #4]
 c00108c:	6039      	str	r1, [r7, #0]
	printf("%s %d\n\r", string, num);
 c00108e:	683a      	ldr	r2, [r7, #0]
 c001090:	6879      	ldr	r1, [r7, #4]
 c001092:	481e      	ldr	r0, [pc, #120]	; (c00110c <__acle_se_SECURE_print_Num+0x88>)
 c001094:	f006 fa16 	bl	c0074c4 <iprintf>
}
 c001098:	bf00      	nop
 c00109a:	3708      	adds	r7, #8
 c00109c:	46bd      	mov	sp, r7
 c00109e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0010a2:	4670      	mov	r0, lr
 c0010a4:	4671      	mov	r1, lr
 c0010a6:	4672      	mov	r2, lr
 c0010a8:	4673      	mov	r3, lr
 c0010aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0010ae:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0010b2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0010b6:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0010ba:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0010be:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0010c2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0010c6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0010ca:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0010ce:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0010d2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0010d6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0010da:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0010de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0010e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0010e6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0010ea:	f38e 8c00 	msr	CPSR_fs, lr
 c0010ee:	b410      	push	{r4}
 c0010f0:	eef1 ca10 	vmrs	ip, fpscr
 c0010f4:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0010f8:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0010fc:	ea0c 0c04 	and.w	ip, ip, r4
 c001100:	eee1 ca10 	vmsr	fpscr, ip
 c001104:	bc10      	pop	{r4}
 c001106:	46f4      	mov	ip, lr
 c001108:	4774      	bxns	lr
 c00110a:	bf00      	nop
 c00110c:	0c008878 	.word	0x0c008878

0c001110 <__acle_se_SECURE_Send_Mem>:
//	    SECURE_print_Num(numBytesSent);
//}


//sends a full memory dump
CMSE_NS_ENTRY void SECURE_Send_Mem(){
 c001110:	b580      	push	{r7, lr}
 c001112:	b086      	sub	sp, #24
 c001114:	af00      	add	r7, sp, #0

	int blocksToSend = 256;
 c001116:	f44f 7380 	mov.w	r3, #256	; 0x100
 c00111a:	60bb      	str	r3, [r7, #8]
	uint32_t* current_addr = (uint32_t*) NSEC_MEM_START;
 c00111c:	4b4c      	ldr	r3, [pc, #304]	; (c001250 <__acle_se_SECURE_Send_Mem+0x140>)
 c00111e:	617b      	str	r3, [r7, #20]
	uint8_t blocks_to_send_bytes[2];
	blocks_to_send_bytes[0] = blocksToSend >> 8;
 c001120:	68bb      	ldr	r3, [r7, #8]
 c001122:	121b      	asrs	r3, r3, #8
 c001124:	b2db      	uxtb	r3, r3
 c001126:	713b      	strb	r3, [r7, #4]
	blocks_to_send_bytes[1] = blocksToSend & 255;
 c001128:	68bb      	ldr	r3, [r7, #8]
 c00112a:	b2db      	uxtb	r3, r3
 c00112c:	717b      	strb	r3, [r7, #5]

	/********************************************* SEND NUM BLOCKS *******************************************************************************/

	//toggle spi communication; CS --> LOW (needed for library used on ESP32)
	SECURE_SPI_Toggle_Comm(0);
 c00112e:	2000      	movs	r0, #0
 c001130:	f000 fc38 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	//send the start size signal through SPI
	SECURE_SPI_Send_Signal(START_SIZE_SIG, START_SIZE_SIG_SIZE);
 c001134:	4b47      	ldr	r3, [pc, #284]	; (c001254 <__acle_se_SECURE_Send_Mem+0x144>)
 c001136:	681b      	ldr	r3, [r3, #0]
 c001138:	4619      	mov	r1, r3
 c00113a:	4847      	ldr	r0, [pc, #284]	; (c001258 <__acle_se_SECURE_Send_Mem+0x148>)
 c00113c:	f000 fb14 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(800);
 c001140:	f44f 7048 	mov.w	r0, #800	; 0x320
 c001144:	f001 fa08 	bl	c002558 <HAL_Delay>
	//send the number of modified blocks encoded as an unsigned byte. Range of values are 0-255 but we need 1-256, so needs to be adjusted at ESP32 side.
	SECURE_SPI_Send_Data_Buf((uint8_t*) blocks_to_send_bytes, 2);
 c001148:	1d3b      	adds	r3, r7, #4
 c00114a:	2102      	movs	r1, #2
 c00114c:	4618      	mov	r0, r3
 c00114e:	f000 fb45 	bl	c0017dc <SECURE_SPI_Send_Data_Buf>
	HAL_Delay(800);
 c001152:	f44f 7048 	mov.w	r0, #800	; 0x320
 c001156:	f001 f9ff 	bl	c002558 <HAL_Delay>
	//end the end size signal
	SECURE_SPI_Send_Signal(END_SIZE_SIG, END_SIZE_SIG_SIZE);
 c00115a:	4b40      	ldr	r3, [pc, #256]	; (c00125c <__acle_se_SECURE_Send_Mem+0x14c>)
 c00115c:	681b      	ldr	r3, [r3, #0]
 c00115e:	4619      	mov	r1, r3
 c001160:	483f      	ldr	r0, [pc, #252]	; (c001260 <__acle_se_SECURE_Send_Mem+0x150>)
 c001162:	f000 fb01 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(800);
 c001166:	f44f 7048 	mov.w	r0, #800	; 0x320
 c00116a:	f001 f9f5 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Toggle_Comm(1);
 c00116e:	2001      	movs	r0, #1
 c001170:	f000 fc18 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>

	/******************************************** SEND MEMORY BLOCKS THROUGH SPI STREAM ***********************************************************/
	for(int i = 0; i < 32; i++){
 c001174:	2300      	movs	r3, #0
 c001176:	613b      	str	r3, [r7, #16]
 c001178:	e02c      	b.n	c0011d4 <__acle_se_SECURE_Send_Mem+0xc4>
		//send an 8KB chunk
		SECURE_SPI_Toggle_Comm(0);
 c00117a:	2000      	movs	r0, #0
 c00117c:	f000 fc12 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
		SECURE_SPI_Send_Signal(START_TRANSMISSION_SIG, START_TRANS_SIZE);
 c001180:	4b38      	ldr	r3, [pc, #224]	; (c001264 <__acle_se_SECURE_Send_Mem+0x154>)
 c001182:	681b      	ldr	r3, [r3, #0]
 c001184:	4619      	mov	r1, r3
 c001186:	4838      	ldr	r0, [pc, #224]	; (c001268 <__acle_se_SECURE_Send_Mem+0x158>)
 c001188:	f000 faee 	bl	c001768 <SECURE_SPI_Send_Signal>
		for(int i = 0; i < 8; i++){
 c00118c:	2300      	movs	r3, #0
 c00118e:	60fb      	str	r3, [r7, #12]
 c001190:	e00d      	b.n	c0011ae <__acle_se_SECURE_Send_Mem+0x9e>
			//send through SPI
			printf("sending data at address %p\n\r", current_addr);
 c001192:	6979      	ldr	r1, [r7, #20]
 c001194:	4835      	ldr	r0, [pc, #212]	; (c00126c <__acle_se_SECURE_Send_Mem+0x15c>)
 c001196:	f006 f995 	bl	c0074c4 <iprintf>
			SECURE_SPI_Send_Data_Block(current_addr);
 c00119a:	6978      	ldr	r0, [r7, #20]
 c00119c:	f000 fb56 	bl	c00184c <SECURE_SPI_Send_Data_Block>
			//calculate the address of the next block to send
			current_addr += BUFFER_SIZE/4;
 c0011a0:	697b      	ldr	r3, [r7, #20]
 c0011a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 c0011a6:	617b      	str	r3, [r7, #20]
		for(int i = 0; i < 8; i++){
 c0011a8:	68fb      	ldr	r3, [r7, #12]
 c0011aa:	3301      	adds	r3, #1
 c0011ac:	60fb      	str	r3, [r7, #12]
 c0011ae:	68fb      	ldr	r3, [r7, #12]
 c0011b0:	2b07      	cmp	r3, #7
 c0011b2:	ddee      	ble.n	c001192 <__acle_se_SECURE_Send_Mem+0x82>
		}
		//send the end signal
		SECURE_SPI_Send_Signal(END_TRANSMISSION_SIG, END_TRANS_SIZE);
 c0011b4:	4b2e      	ldr	r3, [pc, #184]	; (c001270 <__acle_se_SECURE_Send_Mem+0x160>)
 c0011b6:	681b      	ldr	r3, [r3, #0]
 c0011b8:	4619      	mov	r1, r3
 c0011ba:	482e      	ldr	r0, [pc, #184]	; (c001274 <__acle_se_SECURE_Send_Mem+0x164>)
 c0011bc:	f000 fad4 	bl	c001768 <SECURE_SPI_Send_Signal>
		//toggle spi communication
		SECURE_SPI_Toggle_Comm(1);
 c0011c0:	2001      	movs	r0, #1
 c0011c2:	f000 fbef 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
		//decrement num modified blocks
		HAL_Delay(8000);
 c0011c6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 c0011ca:	f001 f9c5 	bl	c002558 <HAL_Delay>
	for(int i = 0; i < 32; i++){
 c0011ce:	693b      	ldr	r3, [r7, #16]
 c0011d0:	3301      	adds	r3, #1
 c0011d2:	613b      	str	r3, [r7, #16]
 c0011d4:	693b      	ldr	r3, [r7, #16]
 c0011d6:	2b1f      	cmp	r3, #31
 c0011d8:	ddcf      	ble.n	c00117a <__acle_se_SECURE_Send_Mem+0x6a>
	}

}
 c0011da:	bf00      	nop
 c0011dc:	bf00      	nop
 c0011de:	3718      	adds	r7, #24
 c0011e0:	46bd      	mov	sp, r7
 c0011e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0011e6:	4670      	mov	r0, lr
 c0011e8:	4671      	mov	r1, lr
 c0011ea:	4672      	mov	r2, lr
 c0011ec:	4673      	mov	r3, lr
 c0011ee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0011f2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0011f6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0011fa:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0011fe:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001202:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001206:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00120a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c00120e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001212:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001216:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00121a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00121e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001222:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001226:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00122a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00122e:	f38e 8c00 	msr	CPSR_fs, lr
 c001232:	b410      	push	{r4}
 c001234:	eef1 ca10 	vmrs	ip, fpscr
 c001238:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00123c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001240:	ea0c 0c04 	and.w	ip, ip, r4
 c001244:	eee1 ca10 	vmsr	fpscr, ip
 c001248:	bc10      	pop	{r4}
 c00124a:	46f4      	mov	ip, lr
 c00124c:	4774      	bxns	lr
 c00124e:	bf00      	nop
 c001250:	08040000 	.word	0x08040000
 c001254:	300000d8 	.word	0x300000d8
 c001258:	3000005c 	.word	0x3000005c
 c00125c:	300000dc 	.word	0x300000dc
 c001260:	3000006c 	.word	0x3000006c
 c001264:	300000e0 	.word	0x300000e0
 c001268:	30000044 	.word	0x30000044
 c00126c:	0c008880 	.word	0x0c008880
 c001270:	300000e4 	.word	0x300000e4
 c001274:	30000030 	.word	0x30000030

0c001278 <__acle_se_SECURE_Send_Modified_Mem>:



//sends only the modified memory
CMSE_NS_ENTRY void SECURE_Send_Modified_Mem(){
 c001278:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c00127c:	f2ad 4d4c 	subw	sp, sp, #1100	; 0x44c
 c001280:	af02      	add	r7, sp, #8

	int modifiedBlockNums[256];
	//reset watchdog
	//HAL_IWDG_Refresh(&hiwdg);
	uint16_t numModified = 0;
 c001282:	2300      	movs	r3, #0
 c001284:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436
	blockNum = 0;
 c001288:	4bcd      	ldr	r3, [pc, #820]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c00128a:	2200      	movs	r2, #0
 c00128c:	601a      	str	r2, [r3, #0]
	int max_blocks_modified = 256;
 c00128e:	f44f 7380 	mov.w	r3, #256	; 0x100
 c001292:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
	int max_block_list_size = 3 * max_blocks_modified + max_blocks_modified;
 c001296:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 c00129a:	009b      	lsls	r3, r3, #2
 c00129c:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
	uint8_t num_modified_bytes[2];

	/******************************************* ACQUIRE INFO ABOUT CHANGED BLOCKS *********************************************************/

	//loop through the blocks and compute hashes
	uint32_t* current_address = (uint32_t*) NSEC_MEM_START;
 c0012a0:	4bc8      	ldr	r3, [pc, #800]	; (c0015c4 <__acle_se_SECURE_Send_Modified_Mem+0x34c>)
 c0012a2:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
	while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 c0012a6:	e053      	b.n	c001350 <__acle_se_SECURE_Send_Modified_Mem+0xd8>
		  //get the current block
		  if(HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel1, (uint32_t)current_address, (uint32_t)&SEC_Mem_Buffer, BUFFER_SIZE/4) != HAL_OK){
 c0012a8:	f8d7 1438 	ldr.w	r1, [r7, #1080]	; 0x438
 c0012ac:	4ac6      	ldr	r2, [pc, #792]	; (c0015c8 <__acle_se_SECURE_Send_Modified_Mem+0x350>)
 c0012ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 c0012b2:	48c6      	ldr	r0, [pc, #792]	; (c0015cc <__acle_se_SECURE_Send_Modified_Mem+0x354>)
 c0012b4:	f001 fb2c 	bl	c002910 <HAL_DMA_Start_IT>
 c0012b8:	4603      	mov	r3, r0
 c0012ba:	2b00      	cmp	r3, #0
 c0012bc:	d002      	beq.n	c0012c4 <__acle_se_SECURE_Send_Modified_Mem+0x4c>
			  printf("could not start the secure to secure memory transfer.\n\r");
 c0012be:	48c4      	ldr	r0, [pc, #784]	; (c0015d0 <__acle_se_SECURE_Send_Modified_Mem+0x358>)
 c0012c0:	f006 f900 	bl	c0074c4 <iprintf>
		   }
		  //wait for completion
		  while ((NonsecureToSecureTransferCompleteDetected == 0) &&
 c0012c4:	bf00      	nop
 c0012c6:	4bc3      	ldr	r3, [pc, #780]	; (c0015d4 <__acle_se_SECURE_Send_Modified_Mem+0x35c>)
 c0012c8:	681b      	ldr	r3, [r3, #0]
 c0012ca:	2b00      	cmp	r3, #0
 c0012cc:	d103      	bne.n	c0012d6 <__acle_se_SECURE_Send_Modified_Mem+0x5e>
				 (NonsecureToSecureTransferErrorDetected == 0));
 c0012ce:	4bc2      	ldr	r3, [pc, #776]	; (c0015d8 <__acle_se_SECURE_Send_Modified_Mem+0x360>)
 c0012d0:	681b      	ldr	r3, [r3, #0]
		  while ((NonsecureToSecureTransferCompleteDetected == 0) &&
 c0012d2:	2b00      	cmp	r3, #0
 c0012d4:	d0f7      	beq.n	c0012c6 <__acle_se_SECURE_Send_Modified_Mem+0x4e>

		  //compute the hash
		  if(HAL_HASH_MD5_Start(&hhash, (uint8_t*)SEC_Mem_Buffer, BUFFER_SIZE, SEC_Mem_Digest, 0xff) != HAL_OK){
 c0012d6:	23ff      	movs	r3, #255	; 0xff
 c0012d8:	9300      	str	r3, [sp, #0]
 c0012da:	4bc0      	ldr	r3, [pc, #768]	; (c0015dc <__acle_se_SECURE_Send_Modified_Mem+0x364>)
 c0012dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c0012e0:	49b9      	ldr	r1, [pc, #740]	; (c0015c8 <__acle_se_SECURE_Send_Modified_Mem+0x350>)
 c0012e2:	48bf      	ldr	r0, [pc, #764]	; (c0015e0 <__acle_se_SECURE_Send_Modified_Mem+0x368>)
 c0012e4:	f002 f98c 	bl	c003600 <HAL_HASH_MD5_Start>
 c0012e8:	4603      	mov	r3, r0
 c0012ea:	2b00      	cmp	r3, #0
 c0012ec:	d002      	beq.n	c0012f4 <__acle_se_SECURE_Send_Modified_Mem+0x7c>
			  printf("There's an issue with the hash operation\n\r");
 c0012ee:	48bd      	ldr	r0, [pc, #756]	; (c0015e4 <__acle_se_SECURE_Send_Modified_Mem+0x36c>)
 c0012f0:	f006 f8e8 	bl	c0074c4 <iprintf>
		  }

		  //compare to hash in the table
		  if(memcmp(SEC_Mem_Digest, SEC_Mem_Hashes[blockNum], 16) != 0){
 c0012f4:	4bb2      	ldr	r3, [pc, #712]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c0012f6:	681b      	ldr	r3, [r3, #0]
 c0012f8:	011b      	lsls	r3, r3, #4
 c0012fa:	4abb      	ldr	r2, [pc, #748]	; (c0015e8 <__acle_se_SECURE_Send_Modified_Mem+0x370>)
 c0012fc:	4413      	add	r3, r2
 c0012fe:	2210      	movs	r2, #16
 c001300:	4619      	mov	r1, r3
 c001302:	48b6      	ldr	r0, [pc, #728]	; (c0015dc <__acle_se_SECURE_Send_Modified_Mem+0x364>)
 c001304:	f006 f8c6 	bl	c007494 <memcmp>
 c001308:	4603      	mov	r3, r0
 c00130a:	2b00      	cmp	r3, #0
 c00130c:	d015      	beq.n	c00133a <__acle_se_SECURE_Send_Modified_Mem+0xc2>
			  printf("The hash has changed for block %d.\n\r", blockNum);
 c00130e:	4bac      	ldr	r3, [pc, #688]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c001310:	681b      	ldr	r3, [r3, #0]
 c001312:	4619      	mov	r1, r3
 c001314:	48b5      	ldr	r0, [pc, #724]	; (c0015ec <__acle_se_SECURE_Send_Modified_Mem+0x374>)
 c001316:	f006 f8d5 	bl	c0074c4 <iprintf>
			  //the hash has changed
			  modifiedBlockNums[numModified] = blockNum;
 c00131a:	4ba9      	ldr	r3, [pc, #676]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c00131c:	681b      	ldr	r3, [r3, #0]
 c00131e:	f8b7 2436 	ldrh.w	r2, [r7, #1078]	; 0x436
 c001322:	4619      	mov	r1, r3
 c001324:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c001328:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 c00132c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			  numModified ++;
 c001330:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001334:	3301      	adds	r3, #1
 c001336:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436
		  }
		  //increment variables
		  blockNum ++;
 c00133a:	4ba1      	ldr	r3, [pc, #644]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c00133c:	681b      	ldr	r3, [r3, #0]
 c00133e:	3301      	adds	r3, #1
 c001340:	4a9f      	ldr	r2, [pc, #636]	; (c0015c0 <__acle_se_SECURE_Send_Modified_Mem+0x348>)
 c001342:	6013      	str	r3, [r2, #0]
		  current_address += BUFFER_SIZE/4;
 c001344:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 c001348:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 c00134c:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
	while((uint32_t) current_address <= NSEC_MEM_END && (NSEC_MEM_END - (uint32_t)current_address) +1 >= BUFFER_SIZE){
 c001350:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 c001354:	4aa6      	ldr	r2, [pc, #664]	; (c0015f0 <__acle_se_SECURE_Send_Modified_Mem+0x378>)
 c001356:	4293      	cmp	r3, r2
 c001358:	d808      	bhi.n	c00136c <__acle_se_SECURE_Send_Modified_Mem+0xf4>
 c00135a:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 c00135e:	f1c3 6300 	rsb	r3, r3, #134217728	; 0x8000000
 c001362:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 c001366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c00136a:	d29d      	bcs.n	c0012a8 <__acle_se_SECURE_Send_Modified_Mem+0x30>
	  }
	/******************************************* DATA MANIPULATION *********************************************************/
	printf("%d blocks have changed\n\r", numModified);
 c00136c:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001370:	4619      	mov	r1, r3
 c001372:	48a0      	ldr	r0, [pc, #640]	; (c0015f4 <__acle_se_SECURE_Send_Modified_Mem+0x37c>)
 c001374:	f006 f8a6 	bl	c0074c4 <iprintf>
	//build list of modified block numbers separated by commas. Encoded as a string
	char formattedBlockNums[max_block_list_size];
 c001378:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 c00137c:	466b      	mov	r3, sp
 c00137e:	461e      	mov	r6, r3
 c001380:	1e4b      	subs	r3, r1, #1
 c001382:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 c001386:	460a      	mov	r2, r1
 c001388:	2300      	movs	r3, #0
 c00138a:	4690      	mov	r8, r2
 c00138c:	4699      	mov	r9, r3
 c00138e:	f04f 0200 	mov.w	r2, #0
 c001392:	f04f 0300 	mov.w	r3, #0
 c001396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 c00139a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 c00139e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 c0013a2:	460a      	mov	r2, r1
 c0013a4:	2300      	movs	r3, #0
 c0013a6:	4614      	mov	r4, r2
 c0013a8:	461d      	mov	r5, r3
 c0013aa:	f04f 0200 	mov.w	r2, #0
 c0013ae:	f04f 0300 	mov.w	r3, #0
 c0013b2:	00eb      	lsls	r3, r5, #3
 c0013b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 c0013b8:	00e2      	lsls	r2, r4, #3
 c0013ba:	460b      	mov	r3, r1
 c0013bc:	3307      	adds	r3, #7
 c0013be:	08db      	lsrs	r3, r3, #3
 c0013c0:	00db      	lsls	r3, r3, #3
 c0013c2:	ebad 0d03 	sub.w	sp, sp, r3
 c0013c6:	ab02      	add	r3, sp, #8
 c0013c8:	3300      	adds	r3, #0
 c0013ca:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
	int inc = 0;
 c0013ce:	2300      	movs	r3, #0
 c0013d0:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
	uint16_t pos = 0;
 c0013d4:	2300      	movs	r3, #0
 c0013d6:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
	inc = snprintf(&formattedBlockNums[pos], max_block_list_size, "%d", modifiedBlockNums[0]);
 c0013da:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c0013de:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 c0013e2:	18d0      	adds	r0, r2, r3
 c0013e4:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 c0013e8:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c0013ec:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 c0013f0:	681b      	ldr	r3, [r3, #0]
 c0013f2:	4a81      	ldr	r2, [pc, #516]	; (c0015f8 <__acle_se_SECURE_Send_Modified_Mem+0x380>)
 c0013f4:	f006 f87e 	bl	c0074f4 <sniprintf>
 c0013f8:	f8c7 0414 	str.w	r0, [r7, #1044]	; 0x414
	pos += inc;
 c0013fc:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 c001400:	b29a      	uxth	r2, r3
 c001402:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001406:	4413      	add	r3, r2
 c001408:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
	//send the block list out through spi as a comma separated list
	for(int i = 1; i < numModified; i++){
 c00140c:	2301      	movs	r3, #1
 c00140e:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 c001412:	e025      	b.n	c001460 <__acle_se_SECURE_Send_Modified_Mem+0x1e8>
		inc = snprintf(&formattedBlockNums[pos], max_block_list_size-pos+1, ",%d",modifiedBlockNums[i]);
 c001414:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001418:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 c00141c:	18d0      	adds	r0, r2, r3
 c00141e:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001422:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 c001426:	1ad3      	subs	r3, r2, r3
 c001428:	3301      	adds	r3, #1
 c00142a:	4619      	mov	r1, r3
 c00142c:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c001430:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 c001434:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 c001438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c00143c:	4a6f      	ldr	r2, [pc, #444]	; (c0015fc <__acle_se_SECURE_Send_Modified_Mem+0x384>)
 c00143e:	f006 f859 	bl	c0074f4 <sniprintf>
 c001442:	f8c7 0414 	str.w	r0, [r7, #1044]	; 0x414
		pos+= inc;
 c001446:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 c00144a:	b29a      	uxth	r2, r3
 c00144c:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001450:	4413      	add	r3, r2
 c001452:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
	for(int i = 1; i < numModified; i++){
 c001456:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 c00145a:	3301      	adds	r3, #1
 c00145c:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 c001460:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001464:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 c001468:	429a      	cmp	r2, r3
 c00146a:	dbd3      	blt.n	c001414 <__acle_se_SECURE_Send_Modified_Mem+0x19c>
	}
	//encode block list size as a stream of bytes so it can be sent via SPI
	block_list_size_bytes[0] = pos >> 8; //most significant byte
 c00146c:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001470:	0a1b      	lsrs	r3, r3, #8
 c001472:	b29b      	uxth	r3, r3
 c001474:	b2da      	uxtb	r2, r3
 c001476:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c00147a:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 c00147e:	701a      	strb	r2, [r3, #0]
	block_list_size_bytes[1] = pos & 255; //least significant byte
 c001480:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001484:	b2da      	uxtb	r2, r3
 c001486:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c00148a:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 c00148e:	705a      	strb	r2, [r3, #1]
	//do the same for the count of modified blocks
	num_modified_bytes[0] = numModified >> 8;
 c001490:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001494:	0a1b      	lsrs	r3, r3, #8
 c001496:	b29b      	uxth	r3, r3
 c001498:	b2da      	uxtb	r2, r3
 c00149a:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c00149e:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 c0014a2:	701a      	strb	r2, [r3, #0]
	num_modified_bytes[1] = numModified & 255;
 c0014a4:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c0014a8:	b2da      	uxtb	r2, r3
 c0014aa:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c0014ae:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 c0014b2:	705a      	strb	r2, [r3, #1]

	/******************************************* BUILDING THE SPI DATA STREAM (METADATA) *********************************************************/

	//toggle spi communication; CS --> LOW (needed for library used on ESP32)
	SECURE_SPI_Toggle_Comm(0);
 c0014b4:	2000      	movs	r0, #0
 c0014b6:	f000 fa75 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	//send the start size signal through SPI
	SECURE_SPI_Send_Signal(START_SIZE_SIG, START_SIZE_SIG_SIZE);
 c0014ba:	4b51      	ldr	r3, [pc, #324]	; (c001600 <__acle_se_SECURE_Send_Modified_Mem+0x388>)
 c0014bc:	681b      	ldr	r3, [r3, #0]
 c0014be:	4619      	mov	r1, r3
 c0014c0:	4850      	ldr	r0, [pc, #320]	; (c001604 <__acle_se_SECURE_Send_Modified_Mem+0x38c>)
 c0014c2:	f000 f951 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c0014c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c0014ca:	f001 f845 	bl	c002558 <HAL_Delay>
	//send the number of modified blocks encoded as an unsigned byte. Range of values are 0-255 but we need 1-256, so needs to be adjusted at ESP32 side.
	SECURE_SPI_Send_Data_Buf((uint8_t*) num_modified_bytes, 2);
 c0014ce:	1d3b      	adds	r3, r7, #4
 c0014d0:	2102      	movs	r1, #2
 c0014d2:	4618      	mov	r0, r3
 c0014d4:	f000 f982 	bl	c0017dc <SECURE_SPI_Send_Data_Buf>
	HAL_Delay(500);
 c0014d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c0014dc:	f001 f83c 	bl	c002558 <HAL_Delay>
	//end the end size signal
	SECURE_SPI_Send_Signal(END_SIZE_SIG, END_SIZE_SIG_SIZE);
 c0014e0:	4b49      	ldr	r3, [pc, #292]	; (c001608 <__acle_se_SECURE_Send_Modified_Mem+0x390>)
 c0014e2:	681b      	ldr	r3, [r3, #0]
 c0014e4:	4619      	mov	r1, r3
 c0014e6:	4849      	ldr	r0, [pc, #292]	; (c00160c <__acle_se_SECURE_Send_Modified_Mem+0x394>)
 c0014e8:	f000 f93e 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c0014ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c0014f0:	f001 f832 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Toggle_Comm(1);
 c0014f4:	2001      	movs	r0, #1
 c0014f6:	f000 fa55 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	HAL_Delay(500);
 c0014fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c0014fe:	f001 f82b 	bl	c002558 <HAL_Delay>
	//send size of modified block list. This can potentially be a large number so we need to send it encoded as an unsigned short (two unsigned bytes)
	SECURE_SPI_Toggle_Comm(0);
 c001502:	2000      	movs	r0, #0
 c001504:	f000 fa4e 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	//send the start size signal through SPI
	SECURE_SPI_Send_Signal(START_BLOCK_LIST_SIZE_SIG, START_BLOCK_LIST_SIZE);
 c001508:	4b41      	ldr	r3, [pc, #260]	; (c001610 <__acle_se_SECURE_Send_Modified_Mem+0x398>)
 c00150a:	681b      	ldr	r3, [r3, #0]
 c00150c:	4619      	mov	r1, r3
 c00150e:	4841      	ldr	r0, [pc, #260]	; (c001614 <__acle_se_SECURE_Send_Modified_Mem+0x39c>)
 c001510:	f000 f92a 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c001514:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c001518:	f001 f81e 	bl	c002558 <HAL_Delay>
	//send the number of modified blocks
	SECURE_SPI_Send_Data_Buf((uint8_t*) block_list_size_bytes, 2);
 c00151c:	f107 0308 	add.w	r3, r7, #8
 c001520:	2102      	movs	r1, #2
 c001522:	4618      	mov	r0, r3
 c001524:	f000 f95a 	bl	c0017dc <SECURE_SPI_Send_Data_Buf>
	HAL_Delay(500);
 c001528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c00152c:	f001 f814 	bl	c002558 <HAL_Delay>
	//end the end size signal
	SECURE_SPI_Send_Signal(END_BLOCK_LIST_SIZE_SIG, END_BLOCK_LIST_SIZE);
 c001530:	4b39      	ldr	r3, [pc, #228]	; (c001618 <__acle_se_SECURE_Send_Modified_Mem+0x3a0>)
 c001532:	681b      	ldr	r3, [r3, #0]
 c001534:	4619      	mov	r1, r3
 c001536:	4839      	ldr	r0, [pc, #228]	; (c00161c <__acle_se_SECURE_Send_Modified_Mem+0x3a4>)
 c001538:	f000 f916 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c00153c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c001540:	f001 f80a 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Toggle_Comm(1);
 c001544:	2001      	movs	r0, #1
 c001546:	f000 fa2d 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	//send the modified block list
	SECURE_SPI_Toggle_Comm(0);
 c00154a:	2000      	movs	r0, #0
 c00154c:	f000 fa2a 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	SECURE_SPI_Send_Signal(START_BLOCK_NUMS_SIG, START_BLOCK_NUMS_SIZE);
 c001550:	4b33      	ldr	r3, [pc, #204]	; (c001620 <__acle_se_SECURE_Send_Modified_Mem+0x3a8>)
 c001552:	681b      	ldr	r3, [r3, #0]
 c001554:	4619      	mov	r1, r3
 c001556:	4833      	ldr	r0, [pc, #204]	; (c001624 <__acle_se_SECURE_Send_Modified_Mem+0x3ac>)
 c001558:	f000 f906 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c00155c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c001560:	f000 fffa 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Send_Block_List(formattedBlockNums, pos);
 c001564:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 c001568:	4619      	mov	r1, r3
 c00156a:	f8d7 0418 	ldr.w	r0, [r7, #1048]	; 0x418
 c00156e:	f000 f9e1 	bl	c001934 <SECURE_SPI_Send_Block_List>
	HAL_Delay(500);
 c001572:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c001576:	f000 ffef 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Send_Signal(END_BLOCK_NUMS_SIG, END_BLOCK_NUMS_SIZE);
 c00157a:	4b2b      	ldr	r3, [pc, #172]	; (c001628 <__acle_se_SECURE_Send_Modified_Mem+0x3b0>)
 c00157c:	681b      	ldr	r3, [r3, #0]
 c00157e:	4619      	mov	r1, r3
 c001580:	482a      	ldr	r0, [pc, #168]	; (c00162c <__acle_se_SECURE_Send_Modified_Mem+0x3b4>)
 c001582:	f000 f8f1 	bl	c001768 <SECURE_SPI_Send_Signal>
	HAL_Delay(500);
 c001586:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c00158a:	f000 ffe5 	bl	c002558 <HAL_Delay>
	SECURE_SPI_Toggle_Comm(1);
 c00158e:	2001      	movs	r0, #1
 c001590:	f000 fa08 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
	HAL_Delay(500);
 c001594:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 c001598:	f000 ffde 	bl	c002558 <HAL_Delay>

	/******************************************** SEND MEMORY BLOCKS THROUGH SPI STREAM ***********************************************************/
	while(numModified > 0){
 c00159c:	e090      	b.n	c0016c0 <__acle_se_SECURE_Send_Modified_Mem+0x448>
		//send an 8KB chunk
		SECURE_SPI_Toggle_Comm(0);
 c00159e:	2000      	movs	r0, #0
 c0015a0:	f000 fa00 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
		SECURE_SPI_Send_Signal(START_TRANSMISSION_SIG, START_TRANS_SIZE);
 c0015a4:	4b22      	ldr	r3, [pc, #136]	; (c001630 <__acle_se_SECURE_Send_Modified_Mem+0x3b8>)
 c0015a6:	681b      	ldr	r3, [r3, #0]
 c0015a8:	4619      	mov	r1, r3
 c0015aa:	4822      	ldr	r0, [pc, #136]	; (c001634 <__acle_se_SECURE_Send_Modified_Mem+0x3bc>)
 c0015ac:	f000 f8dc 	bl	c001768 <SECURE_SPI_Send_Signal>
		int blockInd = 0;
 c0015b0:	2300      	movs	r3, #0
 c0015b2:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		for(int i = 0; i < (numModified >= 8 ? 8 : numModified); i++){
 c0015b6:	2300      	movs	r3, #0
 c0015b8:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
 c0015bc:	e059      	b.n	c001672 <__acle_se_SECURE_Send_Modified_Mem+0x3fa>
 c0015be:	bf00      	nop
 c0015c0:	30001c84 	.word	0x30001c84
 c0015c4:	08040000 	.word	0x08040000
 c0015c8:	30000474 	.word	0x30000474
 c0015cc:	30000390 	.word	0x30000390
 c0015d0:	0c0088a0 	.word	0x0c0088a0
 c0015d4:	30000464 	.word	0x30000464
 c0015d8:	30000468 	.word	0x30000468
 c0015dc:	30000874 	.word	0x30000874
 c0015e0:	30000184 	.word	0x30000184
 c0015e4:	0c0088d8 	.word	0x0c0088d8
 c0015e8:	30000884 	.word	0x30000884
 c0015ec:	0c008904 	.word	0x0c008904
 c0015f0:	0807ffff 	.word	0x0807ffff
 c0015f4:	0c00892c 	.word	0x0c00892c
 c0015f8:	0c008948 	.word	0x0c008948
 c0015fc:	0c00894c 	.word	0x0c00894c
 c001600:	300000d8 	.word	0x300000d8
 c001604:	3000005c 	.word	0x3000005c
 c001608:	300000dc 	.word	0x300000dc
 c00160c:	3000006c 	.word	0x3000006c
 c001610:	300000f0 	.word	0x300000f0
 c001614:	300000a0 	.word	0x300000a0
 c001618:	300000f4 	.word	0x300000f4
 c00161c:	300000b8 	.word	0x300000b8
 c001620:	300000e8 	.word	0x300000e8
 c001624:	30000078 	.word	0x30000078
 c001628:	300000ec 	.word	0x300000ec
 c00162c:	3000008c 	.word	0x3000008c
 c001630:	300000e0 	.word	0x300000e0
 c001634:	30000044 	.word	0x30000044
			//calculate the address of the next block to send
			uint32_t* addrOfNextBlock = (uint32_t*) NSEC_MEM_START + modifiedBlockNums[blockInd]*BUFFER_SIZE/4;
 c001638:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 c00163c:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 c001640:	f8d7 242c 	ldr.w	r2, [r7, #1068]	; 0x42c
 c001644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c001648:	029b      	lsls	r3, r3, #10
 c00164a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 c00164e:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 c001652:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
			//send through SPI
			SECURE_SPI_Send_Data_Block(addrOfNextBlock);
 c001656:	f8d7 0410 	ldr.w	r0, [r7, #1040]	; 0x410
 c00165a:	f000 f8f7 	bl	c00184c <SECURE_SPI_Send_Data_Block>
			blockInd++;
 c00165e:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 c001662:	3301      	adds	r3, #1
 c001664:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
		for(int i = 0; i < (numModified >= 8 ? 8 : numModified); i++){
 c001668:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 c00166c:	3301      	adds	r3, #1
 c00166e:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
 c001672:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001676:	2b08      	cmp	r3, #8
 c001678:	bf28      	it	cs
 c00167a:	2308      	movcs	r3, #8
 c00167c:	b29b      	uxth	r3, r3
 c00167e:	461a      	mov	r2, r3
 c001680:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 c001684:	4293      	cmp	r3, r2
 c001686:	dbd7      	blt.n	c001638 <__acle_se_SECURE_Send_Modified_Mem+0x3c0>
		}
		//send the end signal
		SECURE_SPI_Send_Signal(END_TRANSMISSION_SIG, END_TRANS_SIZE);
 c001688:	4b35      	ldr	r3, [pc, #212]	; (c001760 <__acle_se_SECURE_Send_Modified_Mem+0x4e8>)
 c00168a:	681b      	ldr	r3, [r3, #0]
 c00168c:	4619      	mov	r1, r3
 c00168e:	4835      	ldr	r0, [pc, #212]	; (c001764 <__acle_se_SECURE_Send_Modified_Mem+0x4ec>)
 c001690:	f000 f86a 	bl	c001768 <SECURE_SPI_Send_Signal>
		//decrement num modified blocks; be careful not to underflow
		numModified -= (numModified >= 8 ? 8 : numModified);
 c001694:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c001698:	2b08      	cmp	r3, #8
 c00169a:	bf28      	it	cs
 c00169c:	2308      	movcs	r3, #8
 c00169e:	b29b      	uxth	r3, r3
 c0016a0:	f8b7 2436 	ldrh.w	r2, [r7, #1078]	; 0x436
 c0016a4:	1ad3      	subs	r3, r2, r3
 c0016a6:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436
		//if all blocks sent, immediately exit. If not, need to delay before sending next one.
		if(numModified <= 0){
 c0016aa:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c0016ae:	2b00      	cmp	r3, #0
 c0016b0:	d00c      	beq.n	c0016cc <__acle_se_SECURE_Send_Modified_Mem+0x454>
			break;
		}else{
			SECURE_SPI_Toggle_Comm(1);
 c0016b2:	2001      	movs	r0, #1
 c0016b4:	f000 f976 	bl	c0019a4 <SECURE_SPI_Toggle_Comm>
			HAL_Delay(8000);
 c0016b8:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 c0016bc:	f000 ff4c 	bl	c002558 <HAL_Delay>
	while(numModified > 0){
 c0016c0:	f8b7 3436 	ldrh.w	r3, [r7, #1078]	; 0x436
 c0016c4:	2b00      	cmp	r3, #0
 c0016c6:	f47f af6a 	bne.w	c00159e <__acle_se_SECURE_Send_Modified_Mem+0x326>
 c0016ca:	e000      	b.n	c0016ce <__acle_se_SECURE_Send_Modified_Mem+0x456>
			break;
 c0016cc:	bf00      	nop
		}
	}
	int res = SECURE_SPI_Receive_Classification();
 c0016ce:	f000 f983 	bl	c0019d8 <SECURE_SPI_Receive_Classification>
 c0016d2:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
	while(!res){
 c0016d6:	e004      	b.n	c0016e2 <__acle_se_SECURE_Send_Modified_Mem+0x46a>
		SECURE_SPI_Receive_Classification();
 c0016d8:	f000 f97e 	bl	c0019d8 <SECURE_SPI_Receive_Classification>
		HAL_Delay(100);
 c0016dc:	2064      	movs	r0, #100	; 0x64
 c0016de:	f000 ff3b 	bl	c002558 <HAL_Delay>
	while(!res){
 c0016e2:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 c0016e6:	2b00      	cmp	r3, #0
 c0016e8:	d0f6      	beq.n	c0016d8 <__acle_se_SECURE_Send_Modified_Mem+0x460>
 c0016ea:	46b5      	mov	sp, r6
	}


}
 c0016ec:	bf00      	nop
 c0016ee:	f207 4744 	addw	r7, r7, #1092	; 0x444
 c0016f2:	46bd      	mov	sp, r7
 c0016f4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c0016f8:	4670      	mov	r0, lr
 c0016fa:	4671      	mov	r1, lr
 c0016fc:	4672      	mov	r2, lr
 c0016fe:	4673      	mov	r3, lr
 c001700:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001704:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001708:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00170c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001710:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001714:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001718:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00171c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001720:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001724:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001728:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00172c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001730:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001734:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001738:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00173c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001740:	f38e 8c00 	msr	CPSR_fs, lr
 c001744:	b410      	push	{r4}
 c001746:	eef1 ca10 	vmrs	ip, fpscr
 c00174a:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00174e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001752:	ea0c 0c04 	and.w	ip, ip, r4
 c001756:	eee1 ca10 	vmsr	fpscr, ip
 c00175a:	bc10      	pop	{r4}
 c00175c:	46f4      	mov	ip, lr
 c00175e:	4774      	bxns	lr
 c001760:	300000e4 	.word	0x300000e4
 c001764:	30000030 	.word	0x30000030

0c001768 <SECURE_SPI_Send_Signal>:


//sends the start transmission signal out through the SPI Stream
//this allows the esp32 to know that the data it is receiving is the number of modifed memory blocks
void SECURE_SPI_Send_Signal(uint8_t* signal, int size){
 c001768:	b580      	push	{r7, lr}
 c00176a:	b082      	sub	sp, #8
 c00176c:	af00      	add	r7, sp, #0
 c00176e:	6078      	str	r0, [r7, #4]
 c001770:	6039      	str	r1, [r7, #0]
	wTransferState = TRANSFER_WAIT;
 c001772:	4b15      	ldr	r3, [pc, #84]	; (c0017c8 <SECURE_SPI_Send_Signal+0x60>)
 c001774:	2200      	movs	r2, #0
 c001776:	601a      	str	r2, [r3, #0]

	printf("Sending the %s signal...\n\r", (char*)signal);
 c001778:	6879      	ldr	r1, [r7, #4]
 c00177a:	4814      	ldr	r0, [pc, #80]	; (c0017cc <SECURE_SPI_Send_Signal+0x64>)
 c00177c:	f005 fea2 	bl	c0074c4 <iprintf>
	if (HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *)signal, size) != HAL_OK)
 c001780:	683b      	ldr	r3, [r7, #0]
 c001782:	b29b      	uxth	r3, r3
 c001784:	461a      	mov	r2, r3
 c001786:	6879      	ldr	r1, [r7, #4]
 c001788:	4811      	ldr	r0, [pc, #68]	; (c0017d0 <SECURE_SPI_Send_Signal+0x68>)
 c00178a:	f004 f89f 	bl	c0058cc <HAL_SPI_Transmit_DMA>
 c00178e:	4603      	mov	r3, r0
 c001790:	2b00      	cmp	r3, #0
 c001792:	d004      	beq.n	c00179e <SECURE_SPI_Send_Signal+0x36>
	 {
		 /* Transfer error in transmission process */
		 printf("There was an error in starting up tx.\n\r");
 c001794:	480f      	ldr	r0, [pc, #60]	; (c0017d4 <SECURE_SPI_Send_Signal+0x6c>)
 c001796:	f005 fe95 	bl	c0074c4 <iprintf>
		 Error_Handler();
 c00179a:	f7ff fc2d 	bl	c000ff8 <Error_Handler>
	 }

	 /*##-2- Wait for the end of the transfer ###################################*/
	 while (wTransferState == TRANSFER_WAIT)
 c00179e:	bf00      	nop
 c0017a0:	4b09      	ldr	r3, [pc, #36]	; (c0017c8 <SECURE_SPI_Send_Signal+0x60>)
 c0017a2:	681b      	ldr	r3, [r3, #0]
 c0017a4:	2b00      	cmp	r3, #0
 c0017a6:	d0fb      	beq.n	c0017a0 <SECURE_SPI_Send_Signal+0x38>
	 {
	 }

	//check SpI transfer state
	 switch (wTransferState)
 c0017a8:	4b07      	ldr	r3, [pc, #28]	; (c0017c8 <SECURE_SPI_Send_Signal+0x60>)
 c0017aa:	681b      	ldr	r3, [r3, #0]
 c0017ac:	2b01      	cmp	r3, #1
 c0017ae:	d104      	bne.n	c0017ba <SECURE_SPI_Send_Signal+0x52>
	 {
		 case TRANSFER_COMPLETE:
		   printf("The %s signal was successfully transmitted\n\r", (char*)signal);
 c0017b0:	6879      	ldr	r1, [r7, #4]
 c0017b2:	4809      	ldr	r0, [pc, #36]	; (c0017d8 <SECURE_SPI_Send_Signal+0x70>)
 c0017b4:	f005 fe86 	bl	c0074c4 <iprintf>
		   break;
 c0017b8:	e002      	b.n	c0017c0 <SECURE_SPI_Send_Signal+0x58>
		 default :
		   Error_Handler();
 c0017ba:	f7ff fc1d 	bl	c000ff8 <Error_Handler>
		   break;
 c0017be:	bf00      	nop
	 }
}
 c0017c0:	bf00      	nop
 c0017c2:	3708      	adds	r7, #8
 c0017c4:	46bd      	mov	sp, r7
 c0017c6:	bd80      	pop	{r7, pc}
 c0017c8:	30000460 	.word	0x30000460
 c0017cc:	0c008950 	.word	0x0c008950
 c0017d0:	300001c8 	.word	0x300001c8
 c0017d4:	0c00896c 	.word	0x0c00896c
 c0017d8:	0c008994 	.word	0x0c008994

0c0017dc <SECURE_SPI_Send_Data_Buf>:


//sends the number of modifed memory blocks out through the SPI Stream
//this allows the esp32 to know how many memory blocks it needs to receive
void SECURE_SPI_Send_Data_Buf(uint8_t* data, int size){
 c0017dc:	b580      	push	{r7, lr}
 c0017de:	b082      	sub	sp, #8
 c0017e0:	af00      	add	r7, sp, #0
 c0017e2:	6078      	str	r0, [r7, #4]
 c0017e4:	6039      	str	r1, [r7, #0]
	wTransferState = TRANSFER_WAIT;
 c0017e6:	4b14      	ldr	r3, [pc, #80]	; (c001838 <SECURE_SPI_Send_Data_Buf+0x5c>)
 c0017e8:	2200      	movs	r2, #0
 c0017ea:	601a      	str	r2, [r3, #0]

	printf("Sending the start size signal...\n\r");
 c0017ec:	4813      	ldr	r0, [pc, #76]	; (c00183c <SECURE_SPI_Send_Data_Buf+0x60>)
 c0017ee:	f005 fe69 	bl	c0074c4 <iprintf>
	if (HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *) data, size) != HAL_OK)
 c0017f2:	683b      	ldr	r3, [r7, #0]
 c0017f4:	b29b      	uxth	r3, r3
 c0017f6:	461a      	mov	r2, r3
 c0017f8:	6879      	ldr	r1, [r7, #4]
 c0017fa:	4811      	ldr	r0, [pc, #68]	; (c001840 <SECURE_SPI_Send_Data_Buf+0x64>)
 c0017fc:	f004 f866 	bl	c0058cc <HAL_SPI_Transmit_DMA>
 c001800:	4603      	mov	r3, r0
 c001802:	2b00      	cmp	r3, #0
 c001804:	d004      	beq.n	c001810 <SECURE_SPI_Send_Data_Buf+0x34>
	 {
		 /* Transfer error in transmission process */
		 printf("There was an error in starting up tx.\n\r");
 c001806:	480f      	ldr	r0, [pc, #60]	; (c001844 <SECURE_SPI_Send_Data_Buf+0x68>)
 c001808:	f005 fe5c 	bl	c0074c4 <iprintf>
		 Error_Handler();
 c00180c:	f7ff fbf4 	bl	c000ff8 <Error_Handler>
	 }

	 /*##-2- Wait for the end of the transfer ###################################*/
	 while (wTransferState == TRANSFER_WAIT)
 c001810:	bf00      	nop
 c001812:	4b09      	ldr	r3, [pc, #36]	; (c001838 <SECURE_SPI_Send_Data_Buf+0x5c>)
 c001814:	681b      	ldr	r3, [r3, #0]
 c001816:	2b00      	cmp	r3, #0
 c001818:	d0fb      	beq.n	c001812 <SECURE_SPI_Send_Data_Buf+0x36>
	 {
	 }

	//check SpI transfer state
	 switch (wTransferState)
 c00181a:	4b07      	ldr	r3, [pc, #28]	; (c001838 <SECURE_SPI_Send_Data_Buf+0x5c>)
 c00181c:	681b      	ldr	r3, [r3, #0]
 c00181e:	2b01      	cmp	r3, #1
 c001820:	d103      	bne.n	c00182a <SECURE_SPI_Send_Data_Buf+0x4e>
	 {
		 case TRANSFER_COMPLETE:
		   printf("The number of modified blocks was successfully transmitted\n\r");
 c001822:	4809      	ldr	r0, [pc, #36]	; (c001848 <SECURE_SPI_Send_Data_Buf+0x6c>)
 c001824:	f005 fe4e 	bl	c0074c4 <iprintf>
		   break;
 c001828:	e002      	b.n	c001830 <SECURE_SPI_Send_Data_Buf+0x54>
		 default :
		   Error_Handler();
 c00182a:	f7ff fbe5 	bl	c000ff8 <Error_Handler>
		   break;
 c00182e:	bf00      	nop
	 }
}
 c001830:	bf00      	nop
 c001832:	3708      	adds	r7, #8
 c001834:	46bd      	mov	sp, r7
 c001836:	bd80      	pop	{r7, pc}
 c001838:	30000460 	.word	0x30000460
 c00183c:	0c0089c4 	.word	0x0c0089c4
 c001840:	300001c8 	.word	0x300001c8
 c001844:	0c00896c 	.word	0x0c00896c
 c001848:	0c0089e8 	.word	0x0c0089e8

0c00184c <SECURE_SPI_Send_Data_Block>:



void SECURE_SPI_Send_Data_Block(uint32_t* addr){
 c00184c:	b580      	push	{r7, lr}
 c00184e:	b082      	sub	sp, #8
 c001850:	af00      	add	r7, sp, #0
 c001852:	6078      	str	r0, [r7, #4]

	//fetch the memory
	SECURE_DMA_Fetch_NonSecure_Mem((uint32_t*)addr, BUFFER_SIZE/4);
 c001854:	f44f 7180 	mov.w	r1, #256	; 0x100
 c001858:	6878      	ldr	r0, [r7, #4]
 c00185a:	f000 f835 	bl	c0018c8 <SECURE_DMA_Fetch_NonSecure_Mem>

	wTransferState = TRANSFER_WAIT;
 c00185e:	4b14      	ldr	r3, [pc, #80]	; (c0018b0 <SECURE_SPI_Send_Data_Block+0x64>)
 c001860:	2200      	movs	r2, #0
 c001862:	601a      	str	r2, [r3, #0]
	/*** send the current memory block from the non-secure flash bank to SPI ***/
	if (HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *) SEC_Mem_Buffer, BUFFER_SIZE) != HAL_OK)
 c001864:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c001868:	4912      	ldr	r1, [pc, #72]	; (c0018b4 <SECURE_SPI_Send_Data_Block+0x68>)
 c00186a:	4813      	ldr	r0, [pc, #76]	; (c0018b8 <SECURE_SPI_Send_Data_Block+0x6c>)
 c00186c:	f004 f82e 	bl	c0058cc <HAL_SPI_Transmit_DMA>
 c001870:	4603      	mov	r3, r0
 c001872:	2b00      	cmp	r3, #0
 c001874:	d004      	beq.n	c001880 <SECURE_SPI_Send_Data_Block+0x34>
	 {
		 /* Transfer error in transmission process */
		 printf("There was an error in starting up tx.\n\r");
 c001876:	4811      	ldr	r0, [pc, #68]	; (c0018bc <SECURE_SPI_Send_Data_Block+0x70>)
 c001878:	f005 fe24 	bl	c0074c4 <iprintf>
		 Error_Handler();
 c00187c:	f7ff fbbc 	bl	c000ff8 <Error_Handler>
	 }

	 /*##-2- Wait for the end of the transfer ###################################*/
	 while (wTransferState == TRANSFER_WAIT)
 c001880:	bf00      	nop
 c001882:	4b0b      	ldr	r3, [pc, #44]	; (c0018b0 <SECURE_SPI_Send_Data_Block+0x64>)
 c001884:	681b      	ldr	r3, [r3, #0]
 c001886:	2b00      	cmp	r3, #0
 c001888:	d0fb      	beq.n	c001882 <SECURE_SPI_Send_Data_Block+0x36>
	 {
	 }

	//check SpI transfer state
	 switch (wTransferState)
 c00188a:	4b09      	ldr	r3, [pc, #36]	; (c0018b0 <SECURE_SPI_Send_Data_Block+0x64>)
 c00188c:	681b      	ldr	r3, [r3, #0]
 c00188e:	2b01      	cmp	r3, #1
 c001890:	d103      	bne.n	c00189a <SECURE_SPI_Send_Data_Block+0x4e>
	 {
		 case TRANSFER_COMPLETE:
		   printf("The memory block was transferred successfully.\n\r");
 c001892:	480b      	ldr	r0, [pc, #44]	; (c0018c0 <SECURE_SPI_Send_Data_Block+0x74>)
 c001894:	f005 fe16 	bl	c0074c4 <iprintf>
		   break;
 c001898:	e005      	b.n	c0018a6 <SECURE_SPI_Send_Data_Block+0x5a>
		 default :
		   printf("There was an error in transferring the memory dump.\n\r");
 c00189a:	480a      	ldr	r0, [pc, #40]	; (c0018c4 <SECURE_SPI_Send_Data_Block+0x78>)
 c00189c:	f005 fe12 	bl	c0074c4 <iprintf>
		   Error_Handler();
 c0018a0:	f7ff fbaa 	bl	c000ff8 <Error_Handler>
		   break;
 c0018a4:	bf00      	nop
	 }

}
 c0018a6:	bf00      	nop
 c0018a8:	3708      	adds	r7, #8
 c0018aa:	46bd      	mov	sp, r7
 c0018ac:	bd80      	pop	{r7, pc}
 c0018ae:	bf00      	nop
 c0018b0:	30000460 	.word	0x30000460
 c0018b4:	30000474 	.word	0x30000474
 c0018b8:	300001c8 	.word	0x300001c8
 c0018bc:	0c00896c 	.word	0x0c00896c
 c0018c0:	0c008a28 	.word	0x0c008a28
 c0018c4:	0c008a5c 	.word	0x0c008a5c

0c0018c8 <SECURE_DMA_Fetch_NonSecure_Mem>:
  * @param  Size        		requested size of data (256 words)
  * @param  func   				pointer to non-secure callback function on transfer end
  * @retval SUCCESS or ERROR
  */
void SECURE_DMA_Fetch_NonSecure_Mem(uint32_t *nsc_mem_buffer, uint32_t Size)
{
 c0018c8:	b580      	push	{r7, lr}
 c0018ca:	b082      	sub	sp, #8
 c0018cc:	af00      	add	r7, sp, #0
 c0018ce:	6078      	str	r0, [r7, #4]
 c0018d0:	6039      	str	r1, [r7, #0]

  /* Check that the address range in non-secure */
   if (cmse_check_address_range(nsc_mem_buffer, Size * sizeof(uint32_t), CMSE_NONSECURE))
 c0018d2:	683b      	ldr	r3, [r7, #0]
 c0018d4:	009b      	lsls	r3, r3, #2
 c0018d6:	2212      	movs	r2, #18
 c0018d8:	4619      	mov	r1, r3
 c0018da:	6878      	ldr	r0, [r7, #4]
 c0018dc:	f7fe fcaa 	bl	c000234 <cmse_check_address_range>
 c0018e0:	4603      	mov	r3, r0
 c0018e2:	2b00      	cmp	r3, #0
 c0018e4:	d013      	beq.n	c00190e <SECURE_DMA_Fetch_NonSecure_Mem+0x46>
   {
	   printf("memory dump found to be in range.\n\r");
 c0018e6:	480d      	ldr	r0, [pc, #52]	; (c00191c <SECURE_DMA_Fetch_NonSecure_Mem+0x54>)
 c0018e8:	f005 fdec 	bl	c0074c4 <iprintf>
	    if (HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel1,
 c0018ec:	6879      	ldr	r1, [r7, #4]
 c0018ee:	4a0c      	ldr	r2, [pc, #48]	; (c001920 <SECURE_DMA_Fetch_NonSecure_Mem+0x58>)
 c0018f0:	683b      	ldr	r3, [r7, #0]
 c0018f2:	480c      	ldr	r0, [pc, #48]	; (c001924 <SECURE_DMA_Fetch_NonSecure_Mem+0x5c>)
 c0018f4:	f001 f80c 	bl	c002910 <HAL_DMA_Start_IT>
 c0018f8:	4603      	mov	r3, r0
 c0018fa:	2b00      	cmp	r3, #0
 c0018fc:	d103      	bne.n	c001906 <SECURE_DMA_Fetch_NonSecure_Mem+0x3e>
	                             (uint32_t)nsc_mem_buffer,
	                             (uint32_t)&SEC_Mem_Buffer,
	                             Size) == HAL_OK)
		{
		  /* Transfer started */
	    	printf("Transfer has started\n\r");
 c0018fe:	480a      	ldr	r0, [pc, #40]	; (c001928 <SECURE_DMA_Fetch_NonSecure_Mem+0x60>)
 c001900:	f005 fde0 	bl	c0074c4 <iprintf>
		}
   }else{
	   printf("Address out of range...\n\r");
   }

}
 c001904:	e006      	b.n	c001914 <SECURE_DMA_Fetch_NonSecure_Mem+0x4c>
			printf("transfer was not able to start.\n\r");
 c001906:	4809      	ldr	r0, [pc, #36]	; (c00192c <SECURE_DMA_Fetch_NonSecure_Mem+0x64>)
 c001908:	f005 fddc 	bl	c0074c4 <iprintf>
}
 c00190c:	e002      	b.n	c001914 <SECURE_DMA_Fetch_NonSecure_Mem+0x4c>
	   printf("Address out of range...\n\r");
 c00190e:	4808      	ldr	r0, [pc, #32]	; (c001930 <SECURE_DMA_Fetch_NonSecure_Mem+0x68>)
 c001910:	f005 fdd8 	bl	c0074c4 <iprintf>
}
 c001914:	bf00      	nop
 c001916:	3708      	adds	r7, #8
 c001918:	46bd      	mov	sp, r7
 c00191a:	bd80      	pop	{r7, pc}
 c00191c:	0c008a94 	.word	0x0c008a94
 c001920:	30000474 	.word	0x30000474
 c001924:	30000390 	.word	0x30000390
 c001928:	0c008ab8 	.word	0x0c008ab8
 c00192c:	0c008ad0 	.word	0x0c008ad0
 c001930:	0c008af4 	.word	0x0c008af4

0c001934 <SECURE_SPI_Send_Block_List>:



void SECURE_SPI_Send_Block_List(char* blockList, int size){
 c001934:	b580      	push	{r7, lr}
 c001936:	b082      	sub	sp, #8
 c001938:	af00      	add	r7, sp, #0
 c00193a:	6078      	str	r0, [r7, #4]
 c00193c:	6039      	str	r1, [r7, #0]
	wTransferState = TRANSFER_WAIT;
 c00193e:	4b14      	ldr	r3, [pc, #80]	; (c001990 <SECURE_SPI_Send_Block_List+0x5c>)
 c001940:	2200      	movs	r2, #0
 c001942:	601a      	str	r2, [r3, #0]

	//transmit via SPI
	if (HAL_SPI_Transmit_DMA(&hspi3, (uint8_t *) blockList, size) != HAL_OK)
 c001944:	683b      	ldr	r3, [r7, #0]
 c001946:	b29b      	uxth	r3, r3
 c001948:	461a      	mov	r2, r3
 c00194a:	6879      	ldr	r1, [r7, #4]
 c00194c:	4811      	ldr	r0, [pc, #68]	; (c001994 <SECURE_SPI_Send_Block_List+0x60>)
 c00194e:	f003 ffbd 	bl	c0058cc <HAL_SPI_Transmit_DMA>
 c001952:	4603      	mov	r3, r0
 c001954:	2b00      	cmp	r3, #0
 c001956:	d004      	beq.n	c001962 <SECURE_SPI_Send_Block_List+0x2e>
	 {
		 /* Transfer error in transmission process */
		 printf("There was an error in starting up tx.\n\r");
 c001958:	480f      	ldr	r0, [pc, #60]	; (c001998 <SECURE_SPI_Send_Block_List+0x64>)
 c00195a:	f005 fdb3 	bl	c0074c4 <iprintf>
		 Error_Handler();
 c00195e:	f7ff fb4b 	bl	c000ff8 <Error_Handler>
	 }

	 /*##-2- Wait for the end of the transfer ###################################*/
	 while (wTransferState == TRANSFER_WAIT)
 c001962:	bf00      	nop
 c001964:	4b0a      	ldr	r3, [pc, #40]	; (c001990 <SECURE_SPI_Send_Block_List+0x5c>)
 c001966:	681b      	ldr	r3, [r3, #0]
 c001968:	2b00      	cmp	r3, #0
 c00196a:	d0fb      	beq.n	c001964 <SECURE_SPI_Send_Block_List+0x30>
	 {
	 }

	//check SpI transfer state
	 switch (wTransferState)
 c00196c:	4b08      	ldr	r3, [pc, #32]	; (c001990 <SECURE_SPI_Send_Block_List+0x5c>)
 c00196e:	681b      	ldr	r3, [r3, #0]
 c001970:	2b01      	cmp	r3, #1
 c001972:	d103      	bne.n	c00197c <SECURE_SPI_Send_Block_List+0x48>
	 {
		 case TRANSFER_COMPLETE:
		   printf("The data was transferred successfully.");
 c001974:	4809      	ldr	r0, [pc, #36]	; (c00199c <SECURE_SPI_Send_Block_List+0x68>)
 c001976:	f005 fda5 	bl	c0074c4 <iprintf>
		   break;
 c00197a:	e005      	b.n	c001988 <SECURE_SPI_Send_Block_List+0x54>
		 default :
		   printf("There was an error in transferring the data.\n\r");
 c00197c:	4808      	ldr	r0, [pc, #32]	; (c0019a0 <SECURE_SPI_Send_Block_List+0x6c>)
 c00197e:	f005 fda1 	bl	c0074c4 <iprintf>
		   Error_Handler();
 c001982:	f7ff fb39 	bl	c000ff8 <Error_Handler>
		   break;
 c001986:	bf00      	nop
	 }
}
 c001988:	bf00      	nop
 c00198a:	3708      	adds	r7, #8
 c00198c:	46bd      	mov	sp, r7
 c00198e:	bd80      	pop	{r7, pc}
 c001990:	30000460 	.word	0x30000460
 c001994:	300001c8 	.word	0x300001c8
 c001998:	0c00896c 	.word	0x0c00896c
 c00199c:	0c008b10 	.word	0x0c008b10
 c0019a0:	0c008b38 	.word	0x0c008b38

0c0019a4 <SECURE_SPI_Toggle_Comm>:
/**
  * @brief  Secure service to toggle SPI communication on or off. Must be called @ beginning and end of SPI transmission
  * @param state	SPI ON: 0 and SPI OFF: 1
  * @retval SUCCESS or ERROR
  */
void SECURE_SPI_Toggle_Comm(int state){
 c0019a4:	b580      	push	{r7, lr}
 c0019a6:	b082      	sub	sp, #8
 c0019a8:	af00      	add	r7, sp, #0
 c0019aa:	6078      	str	r0, [r7, #4]
	if(state > 0){
 c0019ac:	687b      	ldr	r3, [r7, #4]
 c0019ae:	2b00      	cmp	r3, #0
 c0019b0:	dd06      	ble.n	c0019c0 <SECURE_SPI_Toggle_Comm+0x1c>
		//off state
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 c0019b2:	2201      	movs	r2, #1
 c0019b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 c0019b8:	4806      	ldr	r0, [pc, #24]	; (c0019d4 <SECURE_SPI_Toggle_Comm+0x30>)
 c0019ba:	f001 fc21 	bl	c003200 <HAL_GPIO_WritePin>

	}else{
		//on state
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
	}
}
 c0019be:	e005      	b.n	c0019cc <SECURE_SPI_Toggle_Comm+0x28>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 c0019c0:	2200      	movs	r2, #0
 c0019c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 c0019c6:	4803      	ldr	r0, [pc, #12]	; (c0019d4 <SECURE_SPI_Toggle_Comm+0x30>)
 c0019c8:	f001 fc1a 	bl	c003200 <HAL_GPIO_WritePin>
}
 c0019cc:	bf00      	nop
 c0019ce:	3708      	adds	r7, #8
 c0019d0:	46bd      	mov	sp, r7
 c0019d2:	bd80      	pop	{r7, pc}
 c0019d4:	52020400 	.word	0x52020400

0c0019d8 <SECURE_SPI_Receive_Classification>:



//this function checks for & receives a classification from a stream of SPI data coming in through MISO
//It must be called in memory forensics after sending a full memory dump to the server
int SECURE_SPI_Receive_Classification(){
 c0019d8:	b580      	push	{r7, lr}
 c0019da:	b086      	sub	sp, #24
 c0019dc:	af00      	add	r7, sp, #0

	int containsStartClassification;
	int containsEndClassification;
	int retval = 0;
 c0019de:	2300      	movs	r3, #0
 c0019e0:	617b      	str	r3, [r7, #20]
	//perform a new rx operation
	wTransferState = TRANSFER_WAIT;
 c0019e2:	4b38      	ldr	r3, [pc, #224]	; (c001ac4 <SECURE_SPI_Receive_Classification+0xec>)
 c0019e4:	2200      	movs	r2, #0
 c0019e6:	601a      	str	r2, [r3, #0]
	if (HAL_SPI_Receive_DMA(&hspi3, (uint8_t *)aRxBuffer, BUFFER_SIZE) != HAL_OK)
 c0019e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 c0019ec:	4936      	ldr	r1, [pc, #216]	; (c001ac8 <SECURE_SPI_Receive_Classification+0xf0>)
 c0019ee:	4837      	ldr	r0, [pc, #220]	; (c001acc <SECURE_SPI_Receive_Classification+0xf4>)
 c0019f0:	f004 f860 	bl	c005ab4 <HAL_SPI_Receive_DMA>
 c0019f4:	4603      	mov	r3, r0
 c0019f6:	2b00      	cmp	r3, #0
 c0019f8:	d004      	beq.n	c001a04 <SECURE_SPI_Receive_Classification+0x2c>
	 {
		 /* Transfer error in transmission process */
		 printf("There was an error in starting up RX.\n\r");
 c0019fa:	4835      	ldr	r0, [pc, #212]	; (c001ad0 <SECURE_SPI_Receive_Classification+0xf8>)
 c0019fc:	f005 fd62 	bl	c0074c4 <iprintf>
		 Error_Handler();
 c001a00:	f7ff fafa 	bl	c000ff8 <Error_Handler>
	 }

	 /*##-2- Wait for the end of the transfer ###################################*/
	 while (wTransferState == TRANSFER_WAIT)
 c001a04:	bf00      	nop
 c001a06:	4b2f      	ldr	r3, [pc, #188]	; (c001ac4 <SECURE_SPI_Receive_Classification+0xec>)
 c001a08:	681b      	ldr	r3, [r3, #0]
 c001a0a:	2b00      	cmp	r3, #0
 c001a0c:	d0fb      	beq.n	c001a06 <SECURE_SPI_Receive_Classification+0x2e>
	 {
	 }

	//check SPI transfer state
	if(wTransferState == TRANSFER_COMPLETE){
 c001a0e:	4b2d      	ldr	r3, [pc, #180]	; (c001ac4 <SECURE_SPI_Receive_Classification+0xec>)
 c001a10:	681b      	ldr	r3, [r3, #0]
 c001a12:	2b01      	cmp	r3, #1
 c001a14:	d14e      	bne.n	c001ab4 <SECURE_SPI_Receive_Classification+0xdc>
//			printf("%d\t", aRxBuffer[i]);
//		}
//		printf("\n\r");

		//if the transfer completed, look for the start and end signals in the SPI rx buffer
		containsStartClassification = SearchForSig(START_CLASSIFICATION_SIG, START_CLASSIFICATION_SIZE, aRxBuffer, BUFFER_SIZE);
 c001a16:	4b2f      	ldr	r3, [pc, #188]	; (c001ad4 <SECURE_SPI_Receive_Classification+0xfc>)
 c001a18:	6819      	ldr	r1, [r3, #0]
 c001a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 c001a1e:	4a2a      	ldr	r2, [pc, #168]	; (c001ac8 <SECURE_SPI_Receive_Classification+0xf0>)
 c001a20:	482d      	ldr	r0, [pc, #180]	; (c001ad8 <SECURE_SPI_Receive_Classification+0x100>)
 c001a22:	f7ff fa67 	bl	c000ef4 <SearchForSig>
 c001a26:	6138      	str	r0, [r7, #16]
		containsEndClassification = SearchForSig(END_CLASSIFICATION_SIG, END_CLASSIFICATION_SIZE, aRxBuffer, BUFFER_SIZE);
 c001a28:	4b2c      	ldr	r3, [pc, #176]	; (c001adc <SECURE_SPI_Receive_Classification+0x104>)
 c001a2a:	6819      	ldr	r1, [r3, #0]
 c001a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 c001a30:	4a25      	ldr	r2, [pc, #148]	; (c001ac8 <SECURE_SPI_Receive_Classification+0xf0>)
 c001a32:	482b      	ldr	r0, [pc, #172]	; (c001ae0 <SECURE_SPI_Receive_Classification+0x108>)
 c001a34:	f7ff fa5e 	bl	c000ef4 <SearchForSig>
 c001a38:	60f8      	str	r0, [r7, #12]
		if(containsStartClassification >= 0 && containsEndClassification >= 0){
 c001a3a:	693b      	ldr	r3, [r7, #16]
 c001a3c:	2b00      	cmp	r3, #0
 c001a3e:	db3b      	blt.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
 c001a40:	68fb      	ldr	r3, [r7, #12]
 c001a42:	2b00      	cmp	r3, #0
 c001a44:	db38      	blt.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
			//The start and end signals were found; make sure there's only one element between them
			if(containsStartClassification == containsEndClassification - START_CLASSIFICATION_SIZE - 1){
 c001a46:	4b23      	ldr	r3, [pc, #140]	; (c001ad4 <SECURE_SPI_Receive_Classification+0xfc>)
 c001a48:	681b      	ldr	r3, [r3, #0]
 c001a4a:	68fa      	ldr	r2, [r7, #12]
 c001a4c:	1ad3      	subs	r3, r2, r3
 c001a4e:	3b01      	subs	r3, #1
 c001a50:	693a      	ldr	r2, [r7, #16]
 c001a52:	429a      	cmp	r2, r3
 c001a54:	d125      	bne.n	c001aa2 <SECURE_SPI_Receive_Classification+0xca>
				retval = 1;
 c001a56:	2301      	movs	r3, #1
 c001a58:	617b      	str	r3, [r7, #20]
				//try to extract the classification
				printf("Classification found. Extracting...\n\r");
 c001a5a:	4822      	ldr	r0, [pc, #136]	; (c001ae4 <SECURE_SPI_Receive_Classification+0x10c>)
 c001a5c:	f005 fd32 	bl	c0074c4 <iprintf>
				int classificationInd = containsEndClassification - 1;
 c001a60:	68fb      	ldr	r3, [r7, #12]
 c001a62:	3b01      	subs	r3, #1
 c001a64:	60bb      	str	r3, [r7, #8]
				uint8_t classification = aRxBuffer[classificationInd];
 c001a66:	4a18      	ldr	r2, [pc, #96]	; (c001ac8 <SECURE_SPI_Receive_Classification+0xf0>)
 c001a68:	68bb      	ldr	r3, [r7, #8]
 c001a6a:	4413      	add	r3, r2
 c001a6c:	781b      	ldrb	r3, [r3, #0]
 c001a6e:	71fb      	strb	r3, [r7, #7]
				printf("Classification: %c\n\r", classification);
 c001a70:	79fb      	ldrb	r3, [r7, #7]
 c001a72:	4619      	mov	r1, r3
 c001a74:	481c      	ldr	r0, [pc, #112]	; (c001ae8 <SECURE_SPI_Receive_Classification+0x110>)
 c001a76:	f005 fd25 	bl	c0074c4 <iprintf>
				if(classification == '1'){
 c001a7a:	79fb      	ldrb	r3, [r7, #7]
 c001a7c:	2b31      	cmp	r3, #49	; 0x31
 c001a7e:	d103      	bne.n	c001a88 <SECURE_SPI_Receive_Classification+0xb0>
					printf("Memory was found to be benign.\n\r");
 c001a80:	481a      	ldr	r0, [pc, #104]	; (c001aec <SECURE_SPI_Receive_Classification+0x114>)
 c001a82:	f005 fd1f 	bl	c0074c4 <iprintf>
 c001a86:	e017      	b.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
				}else if(classification == '0'){
 c001a88:	79fb      	ldrb	r3, [r7, #7]
 c001a8a:	2b30      	cmp	r3, #48	; 0x30
 c001a8c:	d103      	bne.n	c001a96 <SECURE_SPI_Receive_Classification+0xbe>
					printf("Memory was found to be malicious.\n\r");
 c001a8e:	4818      	ldr	r0, [pc, #96]	; (c001af0 <SECURE_SPI_Receive_Classification+0x118>)
 c001a90:	f005 fd18 	bl	c0074c4 <iprintf>
 c001a94:	e010      	b.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
				}else{
					printf("Error in receiving classification from server. Bad value: %d\n\r", classification);
 c001a96:	79fb      	ldrb	r3, [r7, #7]
 c001a98:	4619      	mov	r1, r3
 c001a9a:	4816      	ldr	r0, [pc, #88]	; (c001af4 <SECURE_SPI_Receive_Classification+0x11c>)
 c001a9c:	f005 fd12 	bl	c0074c4 <iprintf>
 c001aa0:	e00a      	b.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
				}
			}else{
				printf("Error: the SPI classification stream is incorrectly formatted.\n\r");
 c001aa2:	4815      	ldr	r0, [pc, #84]	; (c001af8 <SECURE_SPI_Receive_Classification+0x120>)
 c001aa4:	f005 fd0e 	bl	c0074c4 <iprintf>
				printf("Start classification: %d, End classification: %d\n\r", containsStartClassification, containsEndClassification);
 c001aa8:	68fa      	ldr	r2, [r7, #12]
 c001aaa:	6939      	ldr	r1, [r7, #16]
 c001aac:	4813      	ldr	r0, [pc, #76]	; (c001afc <SECURE_SPI_Receive_Classification+0x124>)
 c001aae:	f005 fd09 	bl	c0074c4 <iprintf>
 c001ab2:	e001      	b.n	c001ab8 <SECURE_SPI_Receive_Classification+0xe0>
			}
		}
	}else{
		//if transfer didn't complete
		Error_Handler();
 c001ab4:	f7ff faa0 	bl	c000ff8 <Error_Handler>
	}
	return retval;
 c001ab8:	697b      	ldr	r3, [r7, #20]

}
 c001aba:	4618      	mov	r0, r3
 c001abc:	3718      	adds	r7, #24
 c001abe:	46bd      	mov	sp, r7
 c001ac0:	bd80      	pop	{r7, pc}
 c001ac2:	bf00      	nop
 c001ac4:	30000460 	.word	0x30000460
 c001ac8:	30001884 	.word	0x30001884
 c001acc:	300001c8 	.word	0x300001c8
 c001ad0:	0c008b68 	.word	0x0c008b68
 c001ad4:	300000d4 	.word	0x300000d4
 c001ad8:	30000000 	.word	0x30000000
 c001adc:	300000d0 	.word	0x300000d0
 c001ae0:	30000018 	.word	0x30000018
 c001ae4:	0c008b90 	.word	0x0c008b90
 c001ae8:	0c008bb8 	.word	0x0c008bb8
 c001aec:	0c008bd0 	.word	0x0c008bd0
 c001af0:	0c008bf4 	.word	0x0c008bf4
 c001af4:	0c008c18 	.word	0x0c008c18
 c001af8:	0c008c58 	.word	0x0c008c58
 c001afc:	0c008c9c 	.word	0x0c008c9c

0c001b00 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c001b00:	b480      	push	{r7}
 c001b02:	b083      	sub	sp, #12
 c001b04:	af00      	add	r7, sp, #0
 c001b06:	4603      	mov	r3, r0
 c001b08:	6039      	str	r1, [r7, #0]
 c001b0a:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c001b0c:	683b      	ldr	r3, [r7, #0]
 c001b0e:	2b00      	cmp	r3, #0
 c001b10:	d00d      	beq.n	c001b2e <__acle_se_SECURE_RegisterCallback+0x2e>
  {
    switch(CallbackId)
 c001b12:	79fb      	ldrb	r3, [r7, #7]
 c001b14:	2b00      	cmp	r3, #0
 c001b16:	d002      	beq.n	c001b1e <__acle_se_SECURE_RegisterCallback+0x1e>
 c001b18:	2b01      	cmp	r3, #1
 c001b1a:	d004      	beq.n	c001b26 <__acle_se_SECURE_RegisterCallback+0x26>
      case GTZC_ERROR_CB_ID:             /* GTZC Interrupt occurred */
        pSecureErrorCallback = func;
        break;
      default:
        /* unknown */
        break;
 c001b1c:	e008      	b.n	c001b30 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureFaultCallback = func;
 c001b1e:	4a21      	ldr	r2, [pc, #132]	; (c001ba4 <__acle_se_SECURE_RegisterCallback+0xa4>)
 c001b20:	683b      	ldr	r3, [r7, #0]
 c001b22:	6013      	str	r3, [r2, #0]
        break;
 c001b24:	e004      	b.n	c001b30 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureErrorCallback = func;
 c001b26:	4a20      	ldr	r2, [pc, #128]	; (c001ba8 <__acle_se_SECURE_RegisterCallback+0xa8>)
 c001b28:	683b      	ldr	r3, [r7, #0]
 c001b2a:	6013      	str	r3, [r2, #0]
        break;
 c001b2c:	e000      	b.n	c001b30 <__acle_se_SECURE_RegisterCallback+0x30>
    }
  }
 c001b2e:	bf00      	nop
}
 c001b30:	bf00      	nop
 c001b32:	370c      	adds	r7, #12
 c001b34:	46bd      	mov	sp, r7
 c001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001b3a:	4670      	mov	r0, lr
 c001b3c:	4671      	mov	r1, lr
 c001b3e:	4672      	mov	r2, lr
 c001b40:	4673      	mov	r3, lr
 c001b42:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001b46:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001b4a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c001b4e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001b52:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001b56:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001b5a:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c001b5e:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001b62:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001b66:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001b6a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c001b6e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001b72:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001b7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c001b7e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001b82:	f38e 8c00 	msr	CPSR_fs, lr
 c001b86:	b410      	push	{r4}
 c001b88:	eef1 ca10 	vmrs	ip, fpscr
 c001b8c:	f64f 7460 	movw	r4, #65376	; 0xff60
 c001b90:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001b94:	ea0c 0c04 	and.w	ip, ip, r4
 c001b98:	eee1 ca10 	vmsr	fpscr, ip
 c001b9c:	bc10      	pop	{r4}
 c001b9e:	46f4      	mov	ip, lr
 c001ba0:	4774      	bxns	lr
 c001ba2:	bf00      	nop
 c001ba4:	30001c88 	.word	0x30001c88
 c001ba8:	30001c8c 	.word	0x30001c8c

0c001bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c001bac:	b580      	push	{r7, lr}
 c001bae:	b084      	sub	sp, #16
 c001bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001bb2:	4b15      	ldr	r3, [pc, #84]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c001bb6:	4a14      	ldr	r2, [pc, #80]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bb8:	f043 0301 	orr.w	r3, r3, #1
 c001bbc:	6613      	str	r3, [r2, #96]	; 0x60
 c001bbe:	4b12      	ldr	r3, [pc, #72]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c001bc2:	f003 0301 	and.w	r3, r3, #1
 c001bc6:	60fb      	str	r3, [r7, #12]
 c001bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c001bca:	4b0f      	ldr	r3, [pc, #60]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c001bce:	4a0e      	ldr	r2, [pc, #56]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c001bd4:	6593      	str	r3, [r2, #88]	; 0x58
 c001bd6:	4b0c      	ldr	r3, [pc, #48]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c001bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c001bde:	60bb      	str	r3, [r7, #8]
 c001be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001be2:	4b09      	ldr	r3, [pc, #36]	; (c001c08 <HAL_MspInit+0x5c>)
 c001be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001be6:	4a08      	ldr	r2, [pc, #32]	; (c001c08 <HAL_MspInit+0x5c>)
 c001be8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 c001bec:	6493      	str	r3, [r2, #72]	; 0x48
 c001bee:	4b06      	ldr	r3, [pc, #24]	; (c001c08 <HAL_MspInit+0x5c>)
 c001bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c001bf6:	607b      	str	r3, [r7, #4]
 c001bf8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c001bfa:	f002 f8bf 	bl	c003d7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c001bfe:	bf00      	nop
 c001c00:	3710      	adds	r7, #16
 c001c02:	46bd      	mov	sp, r7
 c001c04:	bd80      	pop	{r7, pc}
 c001c06:	bf00      	nop
 c001c08:	50021000 	.word	0x50021000

0c001c0c <HAL_HASH_MspInit>:
* This function configures the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 c001c0c:	b480      	push	{r7}
 c001c0e:	b085      	sub	sp, #20
 c001c10:	af00      	add	r7, sp, #0
 c001c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 c001c14:	4b08      	ldr	r3, [pc, #32]	; (c001c38 <HAL_HASH_MspInit+0x2c>)
 c001c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c18:	4a07      	ldr	r2, [pc, #28]	; (c001c38 <HAL_HASH_MspInit+0x2c>)
 c001c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c001c1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001c20:	4b05      	ldr	r3, [pc, #20]	; (c001c38 <HAL_HASH_MspInit+0x2c>)
 c001c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001c28:	60fb      	str	r3, [r7, #12]
 c001c2a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */

}
 c001c2c:	bf00      	nop
 c001c2e:	3714      	adds	r7, #20
 c001c30:	46bd      	mov	sp, r7
 c001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001c36:	4770      	bx	lr
 c001c38:	50021000 	.word	0x50021000

0c001c3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 c001c3c:	b580      	push	{r7, lr}
 c001c3e:	b08a      	sub	sp, #40	; 0x28
 c001c40:	af00      	add	r7, sp, #0
 c001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c001c44:	f107 0314 	add.w	r3, r7, #20
 c001c48:	2200      	movs	r2, #0
 c001c4a:	601a      	str	r2, [r3, #0]
 c001c4c:	605a      	str	r2, [r3, #4]
 c001c4e:	609a      	str	r2, [r3, #8]
 c001c50:	60da      	str	r2, [r3, #12]
 c001c52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 c001c54:	687b      	ldr	r3, [r7, #4]
 c001c56:	681b      	ldr	r3, [r3, #0]
 c001c58:	4a77      	ldr	r2, [pc, #476]	; (c001e38 <HAL_SPI_MspInit+0x1fc>)
 c001c5a:	4293      	cmp	r3, r2
 c001c5c:	f040 80e7 	bne.w	c001e2e <HAL_SPI_MspInit+0x1f2>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 c001c60:	4b76      	ldr	r3, [pc, #472]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c001c64:	4a75      	ldr	r2, [pc, #468]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 c001c6a:	6593      	str	r3, [r2, #88]	; 0x58
 c001c6c:	4b73      	ldr	r3, [pc, #460]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c001c70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c001c74:	613b      	str	r3, [r7, #16]
 c001c76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 c001c78:	4b70      	ldr	r3, [pc, #448]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c7c:	4a6f      	ldr	r2, [pc, #444]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c7e:	f043 0308 	orr.w	r3, r3, #8
 c001c82:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001c84:	4b6d      	ldr	r3, [pc, #436]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c88:	f003 0308 	and.w	r3, r3, #8
 c001c8c:	60fb      	str	r3, [r7, #12]
 c001c8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 c001c90:	4b6a      	ldr	r3, [pc, #424]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c94:	4a69      	ldr	r2, [pc, #420]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c001c9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001c9c:	4b67      	ldr	r3, [pc, #412]	; (c001e3c <HAL_SPI_MspInit+0x200>)
 c001c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c001ca4:	60bb      	str	r3, [r7, #8]
 c001ca6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 c001ca8:	f002 f858 	bl	c003d5c <HAL_PWREx_EnableVddIO2>
    /**SPI3 GPIO Configuration
    PD6     ------> SPI3_MOSI
    PG9     ------> SPI3_SCK
    PG10     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 c001cac:	2340      	movs	r3, #64	; 0x40
 c001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c001cb0:	2302      	movs	r3, #2
 c001cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c001cb4:	2300      	movs	r3, #0
 c001cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c001cb8:	2300      	movs	r3, #0
 c001cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 c001cbc:	2305      	movs	r3, #5
 c001cbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 c001cc0:	f107 0314 	add.w	r3, r7, #20
 c001cc4:	4619      	mov	r1, r3
 c001cc6:	485e      	ldr	r0, [pc, #376]	; (c001e40 <HAL_SPI_MspInit+0x204>)
 c001cc8:	f001 f91a 	bl	c002f00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 c001ccc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 c001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c001cd2:	2302      	movs	r3, #2
 c001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c001cd6:	2300      	movs	r3, #0
 c001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c001cda:	2300      	movs	r3, #0
 c001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 c001cde:	2306      	movs	r3, #6
 c001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 c001ce2:	f107 0314 	add.w	r3, r7, #20
 c001ce6:	4619      	mov	r1, r3
 c001ce8:	4856      	ldr	r0, [pc, #344]	; (c001e44 <HAL_SPI_MspInit+0x208>)
 c001cea:	f001 f909 	bl	c002f00 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Channel2;
 c001cee:	4b56      	ldr	r3, [pc, #344]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001cf0:	4a56      	ldr	r2, [pc, #344]	; (c001e4c <HAL_SPI_MspInit+0x210>)
 c001cf2:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 c001cf4:	4b54      	ldr	r3, [pc, #336]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001cf6:	220f      	movs	r2, #15
 c001cf8:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 c001cfa:	4b53      	ldr	r3, [pc, #332]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001cfc:	2200      	movs	r2, #0
 c001cfe:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 c001d00:	4b51      	ldr	r3, [pc, #324]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d02:	2200      	movs	r2, #0
 c001d04:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 c001d06:	4b50      	ldr	r3, [pc, #320]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d08:	2280      	movs	r2, #128	; 0x80
 c001d0a:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 c001d0c:	4b4e      	ldr	r3, [pc, #312]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d0e:	2200      	movs	r2, #0
 c001d10:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 c001d12:	4b4d      	ldr	r3, [pc, #308]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d14:	2200      	movs	r2, #0
 c001d16:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 c001d18:	4b4b      	ldr	r3, [pc, #300]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d1a:	2200      	movs	r2, #0
 c001d1c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 c001d1e:	4b4a      	ldr	r3, [pc, #296]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d20:	2200      	movs	r2, #0
 c001d22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 c001d24:	4848      	ldr	r0, [pc, #288]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d26:	f000 fd4b 	bl	c0027c0 <HAL_DMA_Init>
 c001d2a:	4603      	mov	r3, r0
 c001d2c:	2b00      	cmp	r3, #0
 c001d2e:	d001      	beq.n	c001d34 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 c001d30:	f7ff f962 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 c001d34:	2110      	movs	r1, #16
 c001d36:	4844      	ldr	r0, [pc, #272]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d38:	f000 ffba 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001d3c:	4603      	mov	r3, r0
 c001d3e:	2b00      	cmp	r3, #0
 c001d40:	d001      	beq.n	c001d46 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 c001d42:	f7ff f959 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_rx, DMA_CHANNEL_SEC) != HAL_OK)
 c001d46:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 c001d4a:	483f      	ldr	r0, [pc, #252]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d4c:	f000 ffb0 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001d50:	4603      	mov	r3, r0
 c001d52:	2b00      	cmp	r3, #0
 c001d54:	d001      	beq.n	c001d5a <HAL_SPI_MspInit+0x11e>
    {
      Error_Handler();
 c001d56:	f7ff f94f 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_rx, DMA_CHANNEL_SRC_SEC) != HAL_OK)
 c001d5a:	f04f 1104 	mov.w	r1, #262148	; 0x40004
 c001d5e:	483a      	ldr	r0, [pc, #232]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d60:	f000 ffa6 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001d64:	4603      	mov	r3, r0
 c001d66:	2b00      	cmp	r3, #0
 c001d68:	d001      	beq.n	c001d6e <HAL_SPI_MspInit+0x132>
    {
      Error_Handler();
 c001d6a:	f7ff f945 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_rx, DMA_CHANNEL_DEST_SEC) != HAL_OK)
 c001d6e:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 c001d72:	4835      	ldr	r0, [pc, #212]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d74:	f000 ff9c 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001d78:	4603      	mov	r3, r0
 c001d7a:	2b00      	cmp	r3, #0
 c001d7c:	d001      	beq.n	c001d82 <HAL_SPI_MspInit+0x146>
    {
      Error_Handler();
 c001d7e:	f7ff f93b 	bl	c000ff8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 c001d82:	687b      	ldr	r3, [r7, #4]
 c001d84:	4a30      	ldr	r2, [pc, #192]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d86:	659a      	str	r2, [r3, #88]	; 0x58
 c001d88:	4a2f      	ldr	r2, [pc, #188]	; (c001e48 <HAL_SPI_MspInit+0x20c>)
 c001d8a:	687b      	ldr	r3, [r7, #4]
 c001d8c:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Channel3;
 c001d8e:	4b30      	ldr	r3, [pc, #192]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001d90:	4a30      	ldr	r2, [pc, #192]	; (c001e54 <HAL_SPI_MspInit+0x218>)
 c001d92:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 c001d94:	4b2e      	ldr	r3, [pc, #184]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001d96:	2210      	movs	r2, #16
 c001d98:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 c001d9a:	4b2d      	ldr	r3, [pc, #180]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001d9c:	2210      	movs	r2, #16
 c001d9e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 c001da0:	4b2b      	ldr	r3, [pc, #172]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001da2:	2200      	movs	r2, #0
 c001da4:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 c001da6:	4b2a      	ldr	r3, [pc, #168]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001da8:	2280      	movs	r2, #128	; 0x80
 c001daa:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 c001dac:	4b28      	ldr	r3, [pc, #160]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dae:	2200      	movs	r2, #0
 c001db0:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 c001db2:	4b27      	ldr	r3, [pc, #156]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001db4:	2200      	movs	r2, #0
 c001db6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 c001db8:	4b25      	ldr	r3, [pc, #148]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dba:	2200      	movs	r2, #0
 c001dbc:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 c001dbe:	4b24      	ldr	r3, [pc, #144]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dc0:	2200      	movs	r2, #0
 c001dc2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 c001dc4:	4822      	ldr	r0, [pc, #136]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dc6:	f000 fcfb 	bl	c0027c0 <HAL_DMA_Init>
 c001dca:	4603      	mov	r3, r0
 c001dcc:	2b00      	cmp	r3, #0
 c001dce:	d001      	beq.n	c001dd4 <HAL_SPI_MspInit+0x198>
    {
      Error_Handler();
 c001dd0:	f7ff f912 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 c001dd4:	2110      	movs	r1, #16
 c001dd6:	481e      	ldr	r0, [pc, #120]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dd8:	f000 ff6a 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001ddc:	4603      	mov	r3, r0
 c001dde:	2b00      	cmp	r3, #0
 c001de0:	d001      	beq.n	c001de6 <HAL_SPI_MspInit+0x1aa>
    {
      Error_Handler();
 c001de2:	f7ff f909 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_tx, DMA_CHANNEL_SEC) != HAL_OK)
 c001de6:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 c001dea:	4819      	ldr	r0, [pc, #100]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001dec:	f000 ff60 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001df0:	4603      	mov	r3, r0
 c001df2:	2b00      	cmp	r3, #0
 c001df4:	d001      	beq.n	c001dfa <HAL_SPI_MspInit+0x1be>
    {
      Error_Handler();
 c001df6:	f7ff f8ff 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_tx, DMA_CHANNEL_SRC_SEC) != HAL_OK)
 c001dfa:	f04f 1104 	mov.w	r1, #262148	; 0x40004
 c001dfe:	4814      	ldr	r0, [pc, #80]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001e00:	f000 ff56 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001e04:	4603      	mov	r3, r0
 c001e06:	2b00      	cmp	r3, #0
 c001e08:	d001      	beq.n	c001e0e <HAL_SPI_MspInit+0x1d2>
    {
      Error_Handler();
 c001e0a:	f7ff f8f5 	bl	c000ff8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_spi3_tx, DMA_CHANNEL_DEST_SEC) != HAL_OK)
 c001e0e:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 c001e12:	480f      	ldr	r0, [pc, #60]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001e14:	f000 ff4c 	bl	c002cb0 <HAL_DMA_ConfigChannelAttributes>
 c001e18:	4603      	mov	r3, r0
 c001e1a:	2b00      	cmp	r3, #0
 c001e1c:	d001      	beq.n	c001e22 <HAL_SPI_MspInit+0x1e6>
    {
      Error_Handler();
 c001e1e:	f7ff f8eb 	bl	c000ff8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 c001e22:	687b      	ldr	r3, [r7, #4]
 c001e24:	4a0a      	ldr	r2, [pc, #40]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001e26:	655a      	str	r2, [r3, #84]	; 0x54
 c001e28:	4a09      	ldr	r2, [pc, #36]	; (c001e50 <HAL_SPI_MspInit+0x214>)
 c001e2a:	687b      	ldr	r3, [r7, #4]
 c001e2c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 c001e2e:	bf00      	nop
 c001e30:	3728      	adds	r7, #40	; 0x28
 c001e32:	46bd      	mov	sp, r7
 c001e34:	bd80      	pop	{r7, pc}
 c001e36:	bf00      	nop
 c001e38:	50003c00 	.word	0x50003c00
 c001e3c:	50021000 	.word	0x50021000
 c001e40:	52020c00 	.word	0x52020c00
 c001e44:	52021800 	.word	0x52021800
 c001e48:	3000022c 	.word	0x3000022c
 c001e4c:	5002001c 	.word	0x5002001c
 c001e50:	30000294 	.word	0x30000294
 c001e54:	50020030 	.word	0x50020030

0c001e58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 c001e58:	b580      	push	{r7, lr}
 c001e5a:	b0ae      	sub	sp, #184	; 0xb8
 c001e5c:	af00      	add	r7, sp, #0
 c001e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c001e60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c001e64:	2200      	movs	r2, #0
 c001e66:	601a      	str	r2, [r3, #0]
 c001e68:	605a      	str	r2, [r3, #4]
 c001e6a:	609a      	str	r2, [r3, #8]
 c001e6c:	60da      	str	r2, [r3, #12]
 c001e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c001e70:	f107 0310 	add.w	r3, r7, #16
 c001e74:	2294      	movs	r2, #148	; 0x94
 c001e76:	2100      	movs	r1, #0
 c001e78:	4618      	mov	r0, r3
 c001e7a:	f005 fb1b 	bl	c0074b4 <memset>
  if(huart->Instance==USART1)
 c001e7e:	687b      	ldr	r3, [r7, #4]
 c001e80:	681b      	ldr	r3, [r3, #0]
 c001e82:	4a21      	ldr	r2, [pc, #132]	; (c001f08 <HAL_UART_MspInit+0xb0>)
 c001e84:	4293      	cmp	r3, r2
 c001e86:	d13b      	bne.n	c001f00 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 c001e88:	2301      	movs	r3, #1
 c001e8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 c001e8c:	2300      	movs	r3, #0
 c001e8e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c001e90:	f107 0310 	add.w	r3, r7, #16
 c001e94:	4618      	mov	r0, r3
 c001e96:	f002 ff5f 	bl	c004d58 <HAL_RCCEx_PeriphCLKConfig>
 c001e9a:	4603      	mov	r3, r0
 c001e9c:	2b00      	cmp	r3, #0
 c001e9e:	d001      	beq.n	c001ea4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 c001ea0:	f7ff f8aa 	bl	c000ff8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 c001ea4:	4b19      	ldr	r3, [pc, #100]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c001ea8:	4a18      	ldr	r2, [pc, #96]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001eaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c001eae:	6613      	str	r3, [r2, #96]	; 0x60
 c001eb0:	4b16      	ldr	r3, [pc, #88]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c001eb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c001eb8:	60fb      	str	r3, [r7, #12]
 c001eba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 c001ebc:	4b13      	ldr	r3, [pc, #76]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001ebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001ec0:	4a12      	ldr	r2, [pc, #72]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001ec2:	f043 0301 	orr.w	r3, r3, #1
 c001ec6:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001ec8:	4b10      	ldr	r3, [pc, #64]	; (c001f0c <HAL_UART_MspInit+0xb4>)
 c001eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001ecc:	f003 0301 	and.w	r3, r3, #1
 c001ed0:	60bb      	str	r3, [r7, #8]
 c001ed2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 c001ed4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 c001ed8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c001edc:	2302      	movs	r3, #2
 c001ede:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c001ee2:	2300      	movs	r3, #0
 c001ee4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c001ee8:	2300      	movs	r3, #0
 c001eea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 c001eee:	2307      	movs	r3, #7
 c001ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c001ef4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c001ef8:	4619      	mov	r1, r3
 c001efa:	4805      	ldr	r0, [pc, #20]	; (c001f10 <HAL_UART_MspInit+0xb8>)
 c001efc:	f001 f800 	bl	c002f00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 c001f00:	bf00      	nop
 c001f02:	37b8      	adds	r7, #184	; 0xb8
 c001f04:	46bd      	mov	sp, r7
 c001f06:	bd80      	pop	{r7, pc}
 c001f08:	50013800 	.word	0x50013800
 c001f0c:	50021000 	.word	0x50021000
 c001f10:	52020000 	.word	0x52020000

0c001f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c001f14:	b480      	push	{r7}
 c001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c001f18:	e7fe      	b.n	c001f18 <NMI_Handler+0x4>

0c001f1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c001f1a:	b480      	push	{r7}
 c001f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c001f1e:	e7fe      	b.n	c001f1e <HardFault_Handler+0x4>

0c001f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c001f20:	b480      	push	{r7}
 c001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c001f24:	e7fe      	b.n	c001f24 <MemManage_Handler+0x4>

0c001f26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c001f26:	b480      	push	{r7}
 c001f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c001f2a:	e7fe      	b.n	c001f2a <BusFault_Handler+0x4>

0c001f2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c001f2c:	b480      	push	{r7}
 c001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c001f30:	e7fe      	b.n	c001f30 <UsageFault_Handler+0x4>

0c001f32 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c001f32:	b480      	push	{r7}
 c001f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c001f36:	e7fe      	b.n	c001f36 <SecureFault_Handler+0x4>

0c001f38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c001f38:	b480      	push	{r7}
 c001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c001f3c:	bf00      	nop
 c001f3e:	46bd      	mov	sp, r7
 c001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001f44:	4770      	bx	lr

0c001f46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c001f46:	b480      	push	{r7}
 c001f48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c001f4a:	bf00      	nop
 c001f4c:	46bd      	mov	sp, r7
 c001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001f52:	4770      	bx	lr

0c001f54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c001f54:	b480      	push	{r7}
 c001f56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c001f58:	bf00      	nop
 c001f5a:	46bd      	mov	sp, r7
 c001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001f60:	4770      	bx	lr

0c001f62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c001f62:	b580      	push	{r7, lr}
 c001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c001f66:	f000 fad7 	bl	c002518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c001f6a:	bf00      	nop
 c001f6c:	bd80      	pop	{r7, pc}
	...

0c001f70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 c001f70:	b580      	push	{r7, lr}
 c001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 c001f74:	4802      	ldr	r0, [pc, #8]	; (c001f80 <DMA1_Channel2_IRQHandler+0x10>)
 c001f76:	f000 fd46 	bl	c002a06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 c001f7a:	bf00      	nop
 c001f7c:	bd80      	pop	{r7, pc}
 c001f7e:	bf00      	nop
 c001f80:	3000022c 	.word	0x3000022c

0c001f84 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 c001f84:	b580      	push	{r7, lr}
 c001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 c001f88:	4802      	ldr	r0, [pc, #8]	; (c001f94 <DMA1_Channel3_IRQHandler+0x10>)
 c001f8a:	f000 fd3c 	bl	c002a06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 c001f8e:	bf00      	nop
 c001f90:	bd80      	pop	{r7, pc}
 c001f92:	bf00      	nop
 c001f94:	30000294 	.word	0x30000294

0c001f98 <DMA1_Channel1_IRQHandler>:

/* USER CODE BEGIN 1 */
void DMA1_Channel1_IRQHandler(void)
{
 c001f98:	b580      	push	{r7, lr}
 c001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 c001f9c:	4802      	ldr	r0, [pc, #8]	; (c001fa8 <DMA1_Channel1_IRQHandler+0x10>)
 c001f9e:	f000 fd32 	bl	c002a06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 c001fa2:	bf00      	nop
 c001fa4:	bd80      	pop	{r7, pc}
 c001fa6:	bf00      	nop
 c001fa8:	30000390 	.word	0x30000390

0c001fac <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 c001fac:	b580      	push	{r7, lr}
 c001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel4);
 c001fb0:	4802      	ldr	r0, [pc, #8]	; (c001fbc <DMA1_Channel4_IRQHandler+0x10>)
 c001fb2:	f000 fd28 	bl	c002a06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 c001fb6:	bf00      	nop
 c001fb8:	bd80      	pop	{r7, pc}
 c001fba:	bf00      	nop
 c001fbc:	300003f8 	.word	0x300003f8

0c001fc0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 c001fc0:	b580      	push	{r7, lr}
 c001fc2:	b086      	sub	sp, #24
 c001fc4:	af00      	add	r7, sp, #0
 c001fc6:	60f8      	str	r0, [r7, #12]
 c001fc8:	60b9      	str	r1, [r7, #8]
 c001fca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001fcc:	2300      	movs	r3, #0
 c001fce:	617b      	str	r3, [r7, #20]
 c001fd0:	e00a      	b.n	c001fe8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 c001fd2:	e000      	b.n	c001fd6 <_read+0x16>
 c001fd4:	bf00      	nop
 c001fd6:	4601      	mov	r1, r0
 c001fd8:	68bb      	ldr	r3, [r7, #8]
 c001fda:	1c5a      	adds	r2, r3, #1
 c001fdc:	60ba      	str	r2, [r7, #8]
 c001fde:	b2ca      	uxtb	r2, r1
 c001fe0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001fe2:	697b      	ldr	r3, [r7, #20]
 c001fe4:	3301      	adds	r3, #1
 c001fe6:	617b      	str	r3, [r7, #20]
 c001fe8:	697a      	ldr	r2, [r7, #20]
 c001fea:	687b      	ldr	r3, [r7, #4]
 c001fec:	429a      	cmp	r2, r3
 c001fee:	dbf0      	blt.n	c001fd2 <_read+0x12>
  }

  return len;
 c001ff0:	687b      	ldr	r3, [r7, #4]
}
 c001ff2:	4618      	mov	r0, r3
 c001ff4:	3718      	adds	r7, #24
 c001ff6:	46bd      	mov	sp, r7
 c001ff8:	bd80      	pop	{r7, pc}

0c001ffa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 c001ffa:	b580      	push	{r7, lr}
 c001ffc:	b086      	sub	sp, #24
 c001ffe:	af00      	add	r7, sp, #0
 c002000:	60f8      	str	r0, [r7, #12]
 c002002:	60b9      	str	r1, [r7, #8]
 c002004:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c002006:	2300      	movs	r3, #0
 c002008:	617b      	str	r3, [r7, #20]
 c00200a:	e009      	b.n	c002020 <_write+0x26>
  {
    __io_putchar(*ptr++);
 c00200c:	68bb      	ldr	r3, [r7, #8]
 c00200e:	1c5a      	adds	r2, r3, #1
 c002010:	60ba      	str	r2, [r7, #8]
 c002012:	781b      	ldrb	r3, [r3, #0]
 c002014:	4618      	mov	r0, r3
 c002016:	f7fe ff5b 	bl	c000ed0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c00201a:	697b      	ldr	r3, [r7, #20]
 c00201c:	3301      	adds	r3, #1
 c00201e:	617b      	str	r3, [r7, #20]
 c002020:	697a      	ldr	r2, [r7, #20]
 c002022:	687b      	ldr	r3, [r7, #4]
 c002024:	429a      	cmp	r2, r3
 c002026:	dbf1      	blt.n	c00200c <_write+0x12>
  }
  return len;
 c002028:	687b      	ldr	r3, [r7, #4]
}
 c00202a:	4618      	mov	r0, r3
 c00202c:	3718      	adds	r7, #24
 c00202e:	46bd      	mov	sp, r7
 c002030:	bd80      	pop	{r7, pc}

0c002032 <_close>:

int _close(int file)
{
 c002032:	b480      	push	{r7}
 c002034:	b083      	sub	sp, #12
 c002036:	af00      	add	r7, sp, #0
 c002038:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 c00203a:	f04f 33ff 	mov.w	r3, #4294967295
}
 c00203e:	4618      	mov	r0, r3
 c002040:	370c      	adds	r7, #12
 c002042:	46bd      	mov	sp, r7
 c002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002048:	4770      	bx	lr

0c00204a <_fstat>:


int _fstat(int file, struct stat *st)
{
 c00204a:	b480      	push	{r7}
 c00204c:	b083      	sub	sp, #12
 c00204e:	af00      	add	r7, sp, #0
 c002050:	6078      	str	r0, [r7, #4]
 c002052:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 c002054:	683b      	ldr	r3, [r7, #0]
 c002056:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 c00205a:	605a      	str	r2, [r3, #4]
  return 0;
 c00205c:	2300      	movs	r3, #0
}
 c00205e:	4618      	mov	r0, r3
 c002060:	370c      	adds	r7, #12
 c002062:	46bd      	mov	sp, r7
 c002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002068:	4770      	bx	lr

0c00206a <_isatty>:

int _isatty(int file)
{
 c00206a:	b480      	push	{r7}
 c00206c:	b083      	sub	sp, #12
 c00206e:	af00      	add	r7, sp, #0
 c002070:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 c002072:	2301      	movs	r3, #1
}
 c002074:	4618      	mov	r0, r3
 c002076:	370c      	adds	r7, #12
 c002078:	46bd      	mov	sp, r7
 c00207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00207e:	4770      	bx	lr

0c002080 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 c002080:	b480      	push	{r7}
 c002082:	b085      	sub	sp, #20
 c002084:	af00      	add	r7, sp, #0
 c002086:	60f8      	str	r0, [r7, #12]
 c002088:	60b9      	str	r1, [r7, #8]
 c00208a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 c00208c:	2300      	movs	r3, #0
}
 c00208e:	4618      	mov	r0, r3
 c002090:	3714      	adds	r7, #20
 c002092:	46bd      	mov	sp, r7
 c002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002098:	4770      	bx	lr
	...

0c00209c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 c00209c:	b580      	push	{r7, lr}
 c00209e:	b086      	sub	sp, #24
 c0020a0:	af00      	add	r7, sp, #0
 c0020a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 c0020a4:	4a14      	ldr	r2, [pc, #80]	; (c0020f8 <_sbrk+0x5c>)
 c0020a6:	4b15      	ldr	r3, [pc, #84]	; (c0020fc <_sbrk+0x60>)
 c0020a8:	1ad3      	subs	r3, r2, r3
 c0020aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 c0020ac:	697b      	ldr	r3, [r7, #20]
 c0020ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 c0020b0:	4b13      	ldr	r3, [pc, #76]	; (c002100 <_sbrk+0x64>)
 c0020b2:	681b      	ldr	r3, [r3, #0]
 c0020b4:	2b00      	cmp	r3, #0
 c0020b6:	d102      	bne.n	c0020be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 c0020b8:	4b11      	ldr	r3, [pc, #68]	; (c002100 <_sbrk+0x64>)
 c0020ba:	4a12      	ldr	r2, [pc, #72]	; (c002104 <_sbrk+0x68>)
 c0020bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 c0020be:	4b10      	ldr	r3, [pc, #64]	; (c002100 <_sbrk+0x64>)
 c0020c0:	681a      	ldr	r2, [r3, #0]
 c0020c2:	687b      	ldr	r3, [r7, #4]
 c0020c4:	4413      	add	r3, r2
 c0020c6:	693a      	ldr	r2, [r7, #16]
 c0020c8:	429a      	cmp	r2, r3
 c0020ca:	d207      	bcs.n	c0020dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 c0020cc:	f005 f9b8 	bl	c007440 <__errno>
 c0020d0:	4603      	mov	r3, r0
 c0020d2:	220c      	movs	r2, #12
 c0020d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 c0020d6:	f04f 33ff 	mov.w	r3, #4294967295
 c0020da:	e009      	b.n	c0020f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 c0020dc:	4b08      	ldr	r3, [pc, #32]	; (c002100 <_sbrk+0x64>)
 c0020de:	681b      	ldr	r3, [r3, #0]
 c0020e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 c0020e2:	4b07      	ldr	r3, [pc, #28]	; (c002100 <_sbrk+0x64>)
 c0020e4:	681a      	ldr	r2, [r3, #0]
 c0020e6:	687b      	ldr	r3, [r7, #4]
 c0020e8:	4413      	add	r3, r2
 c0020ea:	4a05      	ldr	r2, [pc, #20]	; (c002100 <_sbrk+0x64>)
 c0020ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 c0020ee:	68fb      	ldr	r3, [r7, #12]
}
 c0020f0:	4618      	mov	r0, r3
 c0020f2:	3718      	adds	r7, #24
 c0020f4:	46bd      	mov	sp, r7
 c0020f6:	bd80      	pop	{r7, pc}
 c0020f8:	30018000 	.word	0x30018000
 c0020fc:	00000400 	.word	0x00000400
 c002100:	30001c90 	.word	0x30001c90
 c002104:	30001ca8 	.word	0x30001ca8

0c002108 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c002108:	b480      	push	{r7}
 c00210a:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c00210c:	4b30      	ldr	r3, [pc, #192]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00210e:	2200      	movs	r2, #0
 c002110:	609a      	str	r2, [r3, #8]
 c002112:	4b2f      	ldr	r3, [pc, #188]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002114:	4a2f      	ldr	r2, [pc, #188]	; (c0021d4 <TZ_SAU_Setup+0xcc>)
 c002116:	60da      	str	r2, [r3, #12]
 c002118:	4b2d      	ldr	r3, [pc, #180]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00211a:	4a2f      	ldr	r2, [pc, #188]	; (c0021d8 <TZ_SAU_Setup+0xd0>)
 c00211c:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c00211e:	4b2c      	ldr	r3, [pc, #176]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002120:	2201      	movs	r2, #1
 c002122:	609a      	str	r2, [r3, #8]
 c002124:	4b2a      	ldr	r3, [pc, #168]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002126:	4a2d      	ldr	r2, [pc, #180]	; (c0021dc <TZ_SAU_Setup+0xd4>)
 c002128:	60da      	str	r2, [r3, #12]
 c00212a:	4b29      	ldr	r3, [pc, #164]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00212c:	4a2c      	ldr	r2, [pc, #176]	; (c0021e0 <TZ_SAU_Setup+0xd8>)
 c00212e:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c002130:	4b27      	ldr	r3, [pc, #156]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002132:	2202      	movs	r2, #2
 c002134:	609a      	str	r2, [r3, #8]
 c002136:	4b26      	ldr	r3, [pc, #152]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002138:	4a2a      	ldr	r2, [pc, #168]	; (c0021e4 <TZ_SAU_Setup+0xdc>)
 c00213a:	60da      	str	r2, [r3, #12]
 c00213c:	4b24      	ldr	r3, [pc, #144]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00213e:	4a2a      	ldr	r2, [pc, #168]	; (c0021e8 <TZ_SAU_Setup+0xe0>)
 c002140:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c002142:	4b23      	ldr	r3, [pc, #140]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002144:	2203      	movs	r2, #3
 c002146:	609a      	str	r2, [r3, #8]
 c002148:	4b21      	ldr	r3, [pc, #132]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00214a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c00214e:	60da      	str	r2, [r3, #12]
 c002150:	4b1f      	ldr	r3, [pc, #124]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002152:	4a26      	ldr	r2, [pc, #152]	; (c0021ec <TZ_SAU_Setup+0xe4>)
 c002154:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c002156:	4b1e      	ldr	r3, [pc, #120]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002158:	2204      	movs	r2, #4
 c00215a:	609a      	str	r2, [r3, #8]
 c00215c:	4b1c      	ldr	r3, [pc, #112]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00215e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c002162:	60da      	str	r2, [r3, #12]
 c002164:	4b1a      	ldr	r3, [pc, #104]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002166:	4a22      	ldr	r2, [pc, #136]	; (c0021f0 <TZ_SAU_Setup+0xe8>)
 c002168:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c00216a:	4b19      	ldr	r3, [pc, #100]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00216c:	2205      	movs	r2, #5
 c00216e:	609a      	str	r2, [r3, #8]
 c002170:	4b17      	ldr	r3, [pc, #92]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002172:	4a20      	ldr	r2, [pc, #128]	; (c0021f4 <TZ_SAU_Setup+0xec>)
 c002174:	60da      	str	r2, [r3, #12]
 c002176:	4b16      	ldr	r3, [pc, #88]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c002178:	4a1f      	ldr	r2, [pc, #124]	; (c0021f8 <TZ_SAU_Setup+0xf0>)
 c00217a:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c00217c:	4b14      	ldr	r3, [pc, #80]	; (c0021d0 <TZ_SAU_Setup+0xc8>)
 c00217e:	2201      	movs	r2, #1
 c002180:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002182:	4b1e      	ldr	r3, [pc, #120]	; (c0021fc <TZ_SAU_Setup+0xf4>)
 c002184:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c002188:	4a1c      	ldr	r2, [pc, #112]	; (c0021fc <TZ_SAU_Setup+0xf4>)
 c00218a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c00218e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002192:	4b1b      	ldr	r3, [pc, #108]	; (c002200 <TZ_SAU_Setup+0xf8>)
 c002194:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c002196:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00219a:	4a19      	ldr	r2, [pc, #100]	; (c002200 <TZ_SAU_Setup+0xf8>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c00219c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0021a0:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c0021a2:	4b18      	ldr	r3, [pc, #96]	; (c002204 <TZ_SAU_Setup+0xfc>)
 c0021a4:	2200      	movs	r2, #0
 c0021a6:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c0021aa:	4b16      	ldr	r3, [pc, #88]	; (c002204 <TZ_SAU_Setup+0xfc>)
 c0021ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 c0021b0:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c0021b4:	4b13      	ldr	r3, [pc, #76]	; (c002204 <TZ_SAU_Setup+0xfc>)
 c0021b6:	2200      	movs	r2, #0
 c0021b8:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c0021bc:	4b11      	ldr	r3, [pc, #68]	; (c002204 <TZ_SAU_Setup+0xfc>)
 c0021be:	2200      	movs	r2, #0
 c0021c0:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c0021c4:	bf00      	nop
 c0021c6:	46bd      	mov	sp, r7
 c0021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0021cc:	4770      	bx	lr
 c0021ce:	bf00      	nop
 c0021d0:	e000edd0 	.word	0xe000edd0
 c0021d4:	0c03e000 	.word	0x0c03e000
 c0021d8:	0c03ffe3 	.word	0x0c03ffe3
 c0021dc:	08040000 	.word	0x08040000
 c0021e0:	0807ffe1 	.word	0x0807ffe1
 c0021e4:	20018000 	.word	0x20018000
 c0021e8:	2003ffe1 	.word	0x2003ffe1
 c0021ec:	4fffffe1 	.word	0x4fffffe1
 c0021f0:	9fffffe1 	.word	0x9fffffe1
 c0021f4:	0bf90000 	.word	0x0bf90000
 c0021f8:	0bfa8fe1 	.word	0x0bfa8fe1
 c0021fc:	e000ed00 	.word	0xe000ed00
 c002200:	e000ef30 	.word	0xe000ef30
 c002204:	e000e100 	.word	0xe000e100

0c002208 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c002208:	b580      	push	{r7, lr}
 c00220a:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c00220c:	f7ff ff7c 	bl	c002108 <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002210:	4b08      	ldr	r3, [pc, #32]	; (c002234 <SystemInit+0x2c>)
 c002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002216:	4a07      	ldr	r2, [pc, #28]	; (c002234 <SystemInit+0x2c>)
 c002218:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c00221c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002220:	4b05      	ldr	r3, [pc, #20]	; (c002238 <SystemInit+0x30>)
 c002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002226:	4a04      	ldr	r2, [pc, #16]	; (c002238 <SystemInit+0x30>)
 c002228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c00222c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c002230:	bf00      	nop
 c002232:	bd80      	pop	{r7, pc}
 c002234:	e000ed00 	.word	0xe000ed00
 c002238:	e002ed00 	.word	0xe002ed00

0c00223c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c00223c:	b480      	push	{r7}
 c00223e:	b087      	sub	sp, #28
 c002240:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c002242:	4b4f      	ldr	r3, [pc, #316]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002244:	681b      	ldr	r3, [r3, #0]
 c002246:	f003 0308 	and.w	r3, r3, #8
 c00224a:	2b00      	cmp	r3, #0
 c00224c:	d107      	bne.n	c00225e <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c00224e:	4b4c      	ldr	r3, [pc, #304]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002250:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002254:	0a1b      	lsrs	r3, r3, #8
 c002256:	f003 030f 	and.w	r3, r3, #15
 c00225a:	617b      	str	r3, [r7, #20]
 c00225c:	e005      	b.n	c00226a <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c00225e:	4b48      	ldr	r3, [pc, #288]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002260:	681b      	ldr	r3, [r3, #0]
 c002262:	091b      	lsrs	r3, r3, #4
 c002264:	f003 030f 	and.w	r3, r3, #15
 c002268:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c00226a:	4a46      	ldr	r2, [pc, #280]	; (c002384 <SystemCoreClockUpdate+0x148>)
 c00226c:	697b      	ldr	r3, [r7, #20]
 c00226e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002272:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c002274:	4b42      	ldr	r3, [pc, #264]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002276:	689b      	ldr	r3, [r3, #8]
 c002278:	f003 030c 	and.w	r3, r3, #12
 c00227c:	2b0c      	cmp	r3, #12
 c00227e:	d866      	bhi.n	c00234e <SystemCoreClockUpdate+0x112>
 c002280:	a201      	add	r2, pc, #4	; (adr r2, c002288 <SystemCoreClockUpdate+0x4c>)
 c002282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c002286:	bf00      	nop
 c002288:	0c0022bd 	.word	0x0c0022bd
 c00228c:	0c00234f 	.word	0x0c00234f
 c002290:	0c00234f 	.word	0x0c00234f
 c002294:	0c00234f 	.word	0x0c00234f
 c002298:	0c0022c5 	.word	0x0c0022c5
 c00229c:	0c00234f 	.word	0x0c00234f
 c0022a0:	0c00234f 	.word	0x0c00234f
 c0022a4:	0c00234f 	.word	0x0c00234f
 c0022a8:	0c0022cd 	.word	0x0c0022cd
 c0022ac:	0c00234f 	.word	0x0c00234f
 c0022b0:	0c00234f 	.word	0x0c00234f
 c0022b4:	0c00234f 	.word	0x0c00234f
 c0022b8:	0c0022d5 	.word	0x0c0022d5
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c0022bc:	4a32      	ldr	r2, [pc, #200]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c0022be:	697b      	ldr	r3, [r7, #20]
 c0022c0:	6013      	str	r3, [r2, #0]
      break;
 c0022c2:	e048      	b.n	c002356 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c0022c4:	4b30      	ldr	r3, [pc, #192]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c0022c6:	4a31      	ldr	r2, [pc, #196]	; (c00238c <SystemCoreClockUpdate+0x150>)
 c0022c8:	601a      	str	r2, [r3, #0]
      break;
 c0022ca:	e044      	b.n	c002356 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c0022cc:	4b2e      	ldr	r3, [pc, #184]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c0022ce:	4a30      	ldr	r2, [pc, #192]	; (c002390 <SystemCoreClockUpdate+0x154>)
 c0022d0:	601a      	str	r2, [r3, #0]
      break;
 c0022d2:	e040      	b.n	c002356 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0022d4:	4b2a      	ldr	r3, [pc, #168]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c0022d6:	68db      	ldr	r3, [r3, #12]
 c0022d8:	f003 0303 	and.w	r3, r3, #3
 c0022dc:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c0022de:	4b28      	ldr	r3, [pc, #160]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c0022e0:	68db      	ldr	r3, [r3, #12]
 c0022e2:	091b      	lsrs	r3, r3, #4
 c0022e4:	f003 030f 	and.w	r3, r3, #15
 c0022e8:	3301      	adds	r3, #1
 c0022ea:	60bb      	str	r3, [r7, #8]
 c0022ec:	68fb      	ldr	r3, [r7, #12]
 c0022ee:	2b02      	cmp	r3, #2
 c0022f0:	d003      	beq.n	c0022fa <SystemCoreClockUpdate+0xbe>
 c0022f2:	68fb      	ldr	r3, [r7, #12]
 c0022f4:	2b03      	cmp	r3, #3
 c0022f6:	d006      	beq.n	c002306 <SystemCoreClockUpdate+0xca>
 c0022f8:	e00b      	b.n	c002312 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c0022fa:	4a24      	ldr	r2, [pc, #144]	; (c00238c <SystemCoreClockUpdate+0x150>)
 c0022fc:	68bb      	ldr	r3, [r7, #8]
 c0022fe:	fbb2 f3f3 	udiv	r3, r2, r3
 c002302:	613b      	str	r3, [r7, #16]
          break;
 c002304:	e00b      	b.n	c00231e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c002306:	4a22      	ldr	r2, [pc, #136]	; (c002390 <SystemCoreClockUpdate+0x154>)
 c002308:	68bb      	ldr	r3, [r7, #8]
 c00230a:	fbb2 f3f3 	udiv	r3, r2, r3
 c00230e:	613b      	str	r3, [r7, #16]
          break;
 c002310:	e005      	b.n	c00231e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c002312:	697a      	ldr	r2, [r7, #20]
 c002314:	68bb      	ldr	r3, [r7, #8]
 c002316:	fbb2 f3f3 	udiv	r3, r2, r3
 c00231a:	613b      	str	r3, [r7, #16]
          break;
 c00231c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c00231e:	4b18      	ldr	r3, [pc, #96]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002320:	68db      	ldr	r3, [r3, #12]
 c002322:	0a1b      	lsrs	r3, r3, #8
 c002324:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 c002328:	693b      	ldr	r3, [r7, #16]
 c00232a:	fb02 f303 	mul.w	r3, r2, r3
 c00232e:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002330:	4b13      	ldr	r3, [pc, #76]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002332:	68db      	ldr	r3, [r3, #12]
 c002334:	0e5b      	lsrs	r3, r3, #25
 c002336:	f003 0303 	and.w	r3, r3, #3
 c00233a:	3301      	adds	r3, #1
 c00233c:	005b      	lsls	r3, r3, #1
 c00233e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c002340:	693a      	ldr	r2, [r7, #16]
 c002342:	687b      	ldr	r3, [r7, #4]
 c002344:	fbb2 f3f3 	udiv	r3, r2, r3
 c002348:	4a0f      	ldr	r2, [pc, #60]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c00234a:	6013      	str	r3, [r2, #0]
      break;
 c00234c:	e003      	b.n	c002356 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c00234e:	4a0e      	ldr	r2, [pc, #56]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c002350:	697b      	ldr	r3, [r7, #20]
 c002352:	6013      	str	r3, [r2, #0]
      break;
 c002354:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c002356:	4b0a      	ldr	r3, [pc, #40]	; (c002380 <SystemCoreClockUpdate+0x144>)
 c002358:	689b      	ldr	r3, [r3, #8]
 c00235a:	091b      	lsrs	r3, r3, #4
 c00235c:	f003 030f 	and.w	r3, r3, #15
 c002360:	4a0c      	ldr	r2, [pc, #48]	; (c002394 <SystemCoreClockUpdate+0x158>)
 c002362:	5cd3      	ldrb	r3, [r2, r3]
 c002364:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c002366:	4b08      	ldr	r3, [pc, #32]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c002368:	681a      	ldr	r2, [r3, #0]
 c00236a:	683b      	ldr	r3, [r7, #0]
 c00236c:	fa22 f303 	lsr.w	r3, r2, r3
 c002370:	4a05      	ldr	r2, [pc, #20]	; (c002388 <SystemCoreClockUpdate+0x14c>)
 c002372:	6013      	str	r3, [r2, #0]
}
 c002374:	bf00      	nop
 c002376:	371c      	adds	r7, #28
 c002378:	46bd      	mov	sp, r7
 c00237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00237e:	4770      	bx	lr
 c002380:	50021000 	.word	0x50021000
 c002384:	0c008ce8 	.word	0x0c008ce8
 c002388:	300000f8 	.word	0x300000f8
 c00238c:	00f42400 	.word	0x00f42400
 c002390:	007a1200 	.word	0x007a1200
 c002394:	0c008cd0 	.word	0x0c008cd0

0c002398 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002398:	b580      	push	{r7, lr}
 c00239a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c00239c:	f7ff ff4e 	bl	c00223c <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c0023a0:	4b1c      	ldr	r3, [pc, #112]	; (c002414 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c0023a2:	681b      	ldr	r3, [r3, #0]
}
 c0023a4:	4618      	mov	r0, r3
 c0023a6:	46bd      	mov	sp, r7
 c0023a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0023ac:	4671      	mov	r1, lr
 c0023ae:	4672      	mov	r2, lr
 c0023b0:	4673      	mov	r3, lr
 c0023b2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0023b6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0023ba:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0023be:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0023c2:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0023c6:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0023ca:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0023ce:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0023d2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0023d6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0023da:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0023de:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0023e2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0023e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0023ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0023ee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0023f2:	f38e 8c00 	msr	CPSR_fs, lr
 c0023f6:	b410      	push	{r4}
 c0023f8:	eef1 ca10 	vmrs	ip, fpscr
 c0023fc:	f64f 7460 	movw	r4, #65376	; 0xff60
 c002400:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c002404:	ea0c 0c04 	and.w	ip, ip, r4
 c002408:	eee1 ca10 	vmsr	fpscr, ip
 c00240c:	bc10      	pop	{r4}
 c00240e:	46f4      	mov	ip, lr
 c002410:	4774      	bxns	lr
 c002412:	bf00      	nop
 c002414:	300000f8 	.word	0x300000f8

0c002418 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c002418:	f8df d034 	ldr.w	sp, [pc, #52]	; c002450 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c00241c:	f7ff fef4 	bl	c002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c002420:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c002422:	e003      	b.n	c00242c <LoopCopyDataInit>

0c002424 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c002424:	4b0b      	ldr	r3, [pc, #44]	; (c002454 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c002426:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c002428:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c00242a:	3104      	adds	r1, #4

0c00242c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c00242c:	480a      	ldr	r0, [pc, #40]	; (c002458 <LoopForever+0xa>)
	ldr	r3, =_edata
 c00242e:	4b0b      	ldr	r3, [pc, #44]	; (c00245c <LoopForever+0xe>)
	adds	r2, r0, r1
 c002430:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c002432:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c002434:	d3f6      	bcc.n	c002424 <CopyDataInit>
	ldr	r2, =_sbss
 c002436:	4a0a      	ldr	r2, [pc, #40]	; (c002460 <LoopForever+0x12>)
	b	LoopFillZerobss
 c002438:	e002      	b.n	c002440 <LoopFillZerobss>

0c00243a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c00243a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c00243c:	f842 3b04 	str.w	r3, [r2], #4

0c002440 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c002440:	4b08      	ldr	r3, [pc, #32]	; (c002464 <LoopForever+0x16>)
	cmp	r2, r3
 c002442:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c002444:	d3f9      	bcc.n	c00243a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c002446:	f005 f801 	bl	c00744c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c00244a:	f7fe f925 	bl	c000698 <main>

0c00244e <LoopForever>:

LoopForever:
    b LoopForever
 c00244e:	e7fe      	b.n	c00244e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c002450:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c002454:	0c008df8 	.word	0x0c008df8
	ldr	r0, =_sdata
 c002458:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c00245c:	30000168 	.word	0x30000168
	ldr	r2, =_sbss
 c002460:	30000168 	.word	0x30000168
	ldr	r3, = _ebss
 c002464:	30001ca8 	.word	0x30001ca8

0c002468 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c002468:	e7fe      	b.n	c002468 <ADC1_2_IRQHandler>

0c00246a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c00246a:	b580      	push	{r7, lr}
 c00246c:	b082      	sub	sp, #8
 c00246e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c002470:	2300      	movs	r3, #0
 c002472:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c002474:	2004      	movs	r0, #4
 c002476:	f000 f963 	bl	c002740 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c00247a:	f7ff fedf 	bl	c00223c <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c00247e:	2000      	movs	r0, #0
 c002480:	f000 f80e 	bl	c0024a0 <HAL_InitTick>
 c002484:	4603      	mov	r3, r0
 c002486:	2b00      	cmp	r3, #0
 c002488:	d002      	beq.n	c002490 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c00248a:	2301      	movs	r3, #1
 c00248c:	71fb      	strb	r3, [r7, #7]
 c00248e:	e001      	b.n	c002494 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c002490:	f7ff fb8c 	bl	c001bac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c002494:	79fb      	ldrb	r3, [r7, #7]
}
 c002496:	4618      	mov	r0, r3
 c002498:	3708      	adds	r7, #8
 c00249a:	46bd      	mov	sp, r7
 c00249c:	bd80      	pop	{r7, pc}
	...

0c0024a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c0024a0:	b580      	push	{r7, lr}
 c0024a2:	b084      	sub	sp, #16
 c0024a4:	af00      	add	r7, sp, #0
 c0024a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c0024a8:	2300      	movs	r3, #0
 c0024aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c0024ac:	4b17      	ldr	r3, [pc, #92]	; (c00250c <HAL_InitTick+0x6c>)
 c0024ae:	781b      	ldrb	r3, [r3, #0]
 c0024b0:	2b00      	cmp	r3, #0
 c0024b2:	d023      	beq.n	c0024fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c0024b4:	4b16      	ldr	r3, [pc, #88]	; (c002510 <HAL_InitTick+0x70>)
 c0024b6:	681a      	ldr	r2, [r3, #0]
 c0024b8:	4b14      	ldr	r3, [pc, #80]	; (c00250c <HAL_InitTick+0x6c>)
 c0024ba:	781b      	ldrb	r3, [r3, #0]
 c0024bc:	4619      	mov	r1, r3
 c0024be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c0024c2:	fbb3 f3f1 	udiv	r3, r3, r1
 c0024c6:	fbb2 f3f3 	udiv	r3, r2, r3
 c0024ca:	4618      	mov	r0, r3
 c0024cc:	f000 f96b 	bl	c0027a6 <HAL_SYSTICK_Config>
 c0024d0:	4603      	mov	r3, r0
 c0024d2:	2b00      	cmp	r3, #0
 c0024d4:	d10f      	bne.n	c0024f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c0024d6:	687b      	ldr	r3, [r7, #4]
 c0024d8:	2b07      	cmp	r3, #7
 c0024da:	d809      	bhi.n	c0024f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c0024dc:	2200      	movs	r2, #0
 c0024de:	6879      	ldr	r1, [r7, #4]
 c0024e0:	f04f 30ff 	mov.w	r0, #4294967295
 c0024e4:	f000 f937 	bl	c002756 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c0024e8:	4a0a      	ldr	r2, [pc, #40]	; (c002514 <HAL_InitTick+0x74>)
 c0024ea:	687b      	ldr	r3, [r7, #4]
 c0024ec:	6013      	str	r3, [r2, #0]
 c0024ee:	e007      	b.n	c002500 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c0024f0:	2301      	movs	r3, #1
 c0024f2:	73fb      	strb	r3, [r7, #15]
 c0024f4:	e004      	b.n	c002500 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c0024f6:	2301      	movs	r3, #1
 c0024f8:	73fb      	strb	r3, [r7, #15]
 c0024fa:	e001      	b.n	c002500 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c0024fc:	2301      	movs	r3, #1
 c0024fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c002500:	7bfb      	ldrb	r3, [r7, #15]
}
 c002502:	4618      	mov	r0, r3
 c002504:	3710      	adds	r7, #16
 c002506:	46bd      	mov	sp, r7
 c002508:	bd80      	pop	{r7, pc}
 c00250a:	bf00      	nop
 c00250c:	30000100 	.word	0x30000100
 c002510:	300000f8 	.word	0x300000f8
 c002514:	300000fc 	.word	0x300000fc

0c002518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c002518:	b480      	push	{r7}
 c00251a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c00251c:	4b06      	ldr	r3, [pc, #24]	; (c002538 <HAL_IncTick+0x20>)
 c00251e:	781b      	ldrb	r3, [r3, #0]
 c002520:	461a      	mov	r2, r3
 c002522:	4b06      	ldr	r3, [pc, #24]	; (c00253c <HAL_IncTick+0x24>)
 c002524:	681b      	ldr	r3, [r3, #0]
 c002526:	4413      	add	r3, r2
 c002528:	4a04      	ldr	r2, [pc, #16]	; (c00253c <HAL_IncTick+0x24>)
 c00252a:	6013      	str	r3, [r2, #0]
}
 c00252c:	bf00      	nop
 c00252e:	46bd      	mov	sp, r7
 c002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002534:	4770      	bx	lr
 c002536:	bf00      	nop
 c002538:	30000100 	.word	0x30000100
 c00253c:	30001c94 	.word	0x30001c94

0c002540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 c002540:	b480      	push	{r7}
 c002542:	af00      	add	r7, sp, #0
  return uwTick;
 c002544:	4b03      	ldr	r3, [pc, #12]	; (c002554 <HAL_GetTick+0x14>)
 c002546:	681b      	ldr	r3, [r3, #0]
}
 c002548:	4618      	mov	r0, r3
 c00254a:	46bd      	mov	sp, r7
 c00254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002550:	4770      	bx	lr
 c002552:	bf00      	nop
 c002554:	30001c94 	.word	0x30001c94

0c002558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 c002558:	b580      	push	{r7, lr}
 c00255a:	b084      	sub	sp, #16
 c00255c:	af00      	add	r7, sp, #0
 c00255e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 c002560:	f7ff ffee 	bl	c002540 <HAL_GetTick>
 c002564:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 c002566:	687b      	ldr	r3, [r7, #4]
 c002568:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 c00256a:	68fb      	ldr	r3, [r7, #12]
 c00256c:	f1b3 3fff 	cmp.w	r3, #4294967295
 c002570:	d005      	beq.n	c00257e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 c002572:	4b0a      	ldr	r3, [pc, #40]	; (c00259c <HAL_Delay+0x44>)
 c002574:	781b      	ldrb	r3, [r3, #0]
 c002576:	461a      	mov	r2, r3
 c002578:	68fb      	ldr	r3, [r7, #12]
 c00257a:	4413      	add	r3, r2
 c00257c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 c00257e:	bf00      	nop
 c002580:	f7ff ffde 	bl	c002540 <HAL_GetTick>
 c002584:	4602      	mov	r2, r0
 c002586:	68bb      	ldr	r3, [r7, #8]
 c002588:	1ad3      	subs	r3, r2, r3
 c00258a:	68fa      	ldr	r2, [r7, #12]
 c00258c:	429a      	cmp	r2, r3
 c00258e:	d8f7      	bhi.n	c002580 <HAL_Delay+0x28>
  {
  }
}
 c002590:	bf00      	nop
 c002592:	bf00      	nop
 c002594:	3710      	adds	r7, #16
 c002596:	46bd      	mov	sp, r7
 c002598:	bd80      	pop	{r7, pc}
 c00259a:	bf00      	nop
 c00259c:	30000100 	.word	0x30000100

0c0025a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c0025a0:	b480      	push	{r7}
 c0025a2:	b085      	sub	sp, #20
 c0025a4:	af00      	add	r7, sp, #0
 c0025a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c0025a8:	687b      	ldr	r3, [r7, #4]
 c0025aa:	f003 0307 	and.w	r3, r3, #7
 c0025ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c0025b0:	4b0c      	ldr	r3, [pc, #48]	; (c0025e4 <__NVIC_SetPriorityGrouping+0x44>)
 c0025b2:	68db      	ldr	r3, [r3, #12]
 c0025b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c0025b6:	68ba      	ldr	r2, [r7, #8]
 c0025b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c0025bc:	4013      	ands	r3, r2
 c0025be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c0025c0:	68fb      	ldr	r3, [r7, #12]
 c0025c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c0025c4:	68bb      	ldr	r3, [r7, #8]
 c0025c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c0025c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c0025cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c0025d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c0025d2:	4a04      	ldr	r2, [pc, #16]	; (c0025e4 <__NVIC_SetPriorityGrouping+0x44>)
 c0025d4:	68bb      	ldr	r3, [r7, #8]
 c0025d6:	60d3      	str	r3, [r2, #12]
}
 c0025d8:	bf00      	nop
 c0025da:	3714      	adds	r7, #20
 c0025dc:	46bd      	mov	sp, r7
 c0025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0025e2:	4770      	bx	lr
 c0025e4:	e000ed00 	.word	0xe000ed00

0c0025e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c0025e8:	b480      	push	{r7}
 c0025ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c0025ec:	4b04      	ldr	r3, [pc, #16]	; (c002600 <__NVIC_GetPriorityGrouping+0x18>)
 c0025ee:	68db      	ldr	r3, [r3, #12]
 c0025f0:	0a1b      	lsrs	r3, r3, #8
 c0025f2:	f003 0307 	and.w	r3, r3, #7
}
 c0025f6:	4618      	mov	r0, r3
 c0025f8:	46bd      	mov	sp, r7
 c0025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0025fe:	4770      	bx	lr
 c002600:	e000ed00 	.word	0xe000ed00

0c002604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c002604:	b480      	push	{r7}
 c002606:	b083      	sub	sp, #12
 c002608:	af00      	add	r7, sp, #0
 c00260a:	4603      	mov	r3, r0
 c00260c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c00260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002612:	2b00      	cmp	r3, #0
 c002614:	db0b      	blt.n	c00262e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002616:	79fb      	ldrb	r3, [r7, #7]
 c002618:	f003 021f 	and.w	r2, r3, #31
 c00261c:	4907      	ldr	r1, [pc, #28]	; (c00263c <__NVIC_EnableIRQ+0x38>)
 c00261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002622:	095b      	lsrs	r3, r3, #5
 c002624:	2001      	movs	r0, #1
 c002626:	fa00 f202 	lsl.w	r2, r0, r2
 c00262a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c00262e:	bf00      	nop
 c002630:	370c      	adds	r7, #12
 c002632:	46bd      	mov	sp, r7
 c002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002638:	4770      	bx	lr
 c00263a:	bf00      	nop
 c00263c:	e000e100 	.word	0xe000e100

0c002640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c002640:	b480      	push	{r7}
 c002642:	b083      	sub	sp, #12
 c002644:	af00      	add	r7, sp, #0
 c002646:	4603      	mov	r3, r0
 c002648:	6039      	str	r1, [r7, #0]
 c00264a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c00264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002650:	2b00      	cmp	r3, #0
 c002652:	db0a      	blt.n	c00266a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002654:	683b      	ldr	r3, [r7, #0]
 c002656:	b2da      	uxtb	r2, r3
 c002658:	490c      	ldr	r1, [pc, #48]	; (c00268c <__NVIC_SetPriority+0x4c>)
 c00265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00265e:	0152      	lsls	r2, r2, #5
 c002660:	b2d2      	uxtb	r2, r2
 c002662:	440b      	add	r3, r1
 c002664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c002668:	e00a      	b.n	c002680 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c00266a:	683b      	ldr	r3, [r7, #0]
 c00266c:	b2da      	uxtb	r2, r3
 c00266e:	4908      	ldr	r1, [pc, #32]	; (c002690 <__NVIC_SetPriority+0x50>)
 c002670:	79fb      	ldrb	r3, [r7, #7]
 c002672:	f003 030f 	and.w	r3, r3, #15
 c002676:	3b04      	subs	r3, #4
 c002678:	0152      	lsls	r2, r2, #5
 c00267a:	b2d2      	uxtb	r2, r2
 c00267c:	440b      	add	r3, r1
 c00267e:	761a      	strb	r2, [r3, #24]
}
 c002680:	bf00      	nop
 c002682:	370c      	adds	r7, #12
 c002684:	46bd      	mov	sp, r7
 c002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00268a:	4770      	bx	lr
 c00268c:	e000e100 	.word	0xe000e100
 c002690:	e000ed00 	.word	0xe000ed00

0c002694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c002694:	b480      	push	{r7}
 c002696:	b089      	sub	sp, #36	; 0x24
 c002698:	af00      	add	r7, sp, #0
 c00269a:	60f8      	str	r0, [r7, #12]
 c00269c:	60b9      	str	r1, [r7, #8]
 c00269e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c0026a0:	68fb      	ldr	r3, [r7, #12]
 c0026a2:	f003 0307 	and.w	r3, r3, #7
 c0026a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c0026a8:	69fb      	ldr	r3, [r7, #28]
 c0026aa:	f1c3 0307 	rsb	r3, r3, #7
 c0026ae:	2b03      	cmp	r3, #3
 c0026b0:	bf28      	it	cs
 c0026b2:	2303      	movcs	r3, #3
 c0026b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c0026b6:	69fb      	ldr	r3, [r7, #28]
 c0026b8:	3303      	adds	r3, #3
 c0026ba:	2b06      	cmp	r3, #6
 c0026bc:	d902      	bls.n	c0026c4 <NVIC_EncodePriority+0x30>
 c0026be:	69fb      	ldr	r3, [r7, #28]
 c0026c0:	3b04      	subs	r3, #4
 c0026c2:	e000      	b.n	c0026c6 <NVIC_EncodePriority+0x32>
 c0026c4:	2300      	movs	r3, #0
 c0026c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c0026c8:	f04f 32ff 	mov.w	r2, #4294967295
 c0026cc:	69bb      	ldr	r3, [r7, #24]
 c0026ce:	fa02 f303 	lsl.w	r3, r2, r3
 c0026d2:	43da      	mvns	r2, r3
 c0026d4:	68bb      	ldr	r3, [r7, #8]
 c0026d6:	401a      	ands	r2, r3
 c0026d8:	697b      	ldr	r3, [r7, #20]
 c0026da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c0026dc:	f04f 31ff 	mov.w	r1, #4294967295
 c0026e0:	697b      	ldr	r3, [r7, #20]
 c0026e2:	fa01 f303 	lsl.w	r3, r1, r3
 c0026e6:	43d9      	mvns	r1, r3
 c0026e8:	687b      	ldr	r3, [r7, #4]
 c0026ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c0026ec:	4313      	orrs	r3, r2
         );
}
 c0026ee:	4618      	mov	r0, r3
 c0026f0:	3724      	adds	r7, #36	; 0x24
 c0026f2:	46bd      	mov	sp, r7
 c0026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0026f8:	4770      	bx	lr
	...

0c0026fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c0026fc:	b580      	push	{r7, lr}
 c0026fe:	b082      	sub	sp, #8
 c002700:	af00      	add	r7, sp, #0
 c002702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c002704:	687b      	ldr	r3, [r7, #4]
 c002706:	3b01      	subs	r3, #1
 c002708:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c00270c:	d301      	bcc.n	c002712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c00270e:	2301      	movs	r3, #1
 c002710:	e00f      	b.n	c002732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002712:	4a0a      	ldr	r2, [pc, #40]	; (c00273c <SysTick_Config+0x40>)
 c002714:	687b      	ldr	r3, [r7, #4]
 c002716:	3b01      	subs	r3, #1
 c002718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c00271a:	2107      	movs	r1, #7
 c00271c:	f04f 30ff 	mov.w	r0, #4294967295
 c002720:	f7ff ff8e 	bl	c002640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002724:	4b05      	ldr	r3, [pc, #20]	; (c00273c <SysTick_Config+0x40>)
 c002726:	2200      	movs	r2, #0
 c002728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c00272a:	4b04      	ldr	r3, [pc, #16]	; (c00273c <SysTick_Config+0x40>)
 c00272c:	2207      	movs	r2, #7
 c00272e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c002730:	2300      	movs	r3, #0
}
 c002732:	4618      	mov	r0, r3
 c002734:	3708      	adds	r7, #8
 c002736:	46bd      	mov	sp, r7
 c002738:	bd80      	pop	{r7, pc}
 c00273a:	bf00      	nop
 c00273c:	e000e010 	.word	0xe000e010

0c002740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c002740:	b580      	push	{r7, lr}
 c002742:	b082      	sub	sp, #8
 c002744:	af00      	add	r7, sp, #0
 c002746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c002748:	6878      	ldr	r0, [r7, #4]
 c00274a:	f7ff ff29 	bl	c0025a0 <__NVIC_SetPriorityGrouping>
}
 c00274e:	bf00      	nop
 c002750:	3708      	adds	r7, #8
 c002752:	46bd      	mov	sp, r7
 c002754:	bd80      	pop	{r7, pc}

0c002756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c002756:	b580      	push	{r7, lr}
 c002758:	b086      	sub	sp, #24
 c00275a:	af00      	add	r7, sp, #0
 c00275c:	4603      	mov	r3, r0
 c00275e:	60b9      	str	r1, [r7, #8]
 c002760:	607a      	str	r2, [r7, #4]
 c002762:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c002764:	f7ff ff40 	bl	c0025e8 <__NVIC_GetPriorityGrouping>
 c002768:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c00276a:	687a      	ldr	r2, [r7, #4]
 c00276c:	68b9      	ldr	r1, [r7, #8]
 c00276e:	6978      	ldr	r0, [r7, #20]
 c002770:	f7ff ff90 	bl	c002694 <NVIC_EncodePriority>
 c002774:	4602      	mov	r2, r0
 c002776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c00277a:	4611      	mov	r1, r2
 c00277c:	4618      	mov	r0, r3
 c00277e:	f7ff ff5f 	bl	c002640 <__NVIC_SetPriority>
}
 c002782:	bf00      	nop
 c002784:	3718      	adds	r7, #24
 c002786:	46bd      	mov	sp, r7
 c002788:	bd80      	pop	{r7, pc}

0c00278a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c00278a:	b580      	push	{r7, lr}
 c00278c:	b082      	sub	sp, #8
 c00278e:	af00      	add	r7, sp, #0
 c002790:	4603      	mov	r3, r0
 c002792:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c002794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002798:	4618      	mov	r0, r3
 c00279a:	f7ff ff33 	bl	c002604 <__NVIC_EnableIRQ>
}
 c00279e:	bf00      	nop
 c0027a0:	3708      	adds	r7, #8
 c0027a2:	46bd      	mov	sp, r7
 c0027a4:	bd80      	pop	{r7, pc}

0c0027a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c0027a6:	b580      	push	{r7, lr}
 c0027a8:	b082      	sub	sp, #8
 c0027aa:	af00      	add	r7, sp, #0
 c0027ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c0027ae:	6878      	ldr	r0, [r7, #4]
 c0027b0:	f7ff ffa4 	bl	c0026fc <SysTick_Config>
 c0027b4:	4603      	mov	r3, r0
}
 c0027b6:	4618      	mov	r0, r3
 c0027b8:	3708      	adds	r7, #8
 c0027ba:	46bd      	mov	sp, r7
 c0027bc:	bd80      	pop	{r7, pc}
	...

0c0027c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 c0027c0:	b580      	push	{r7, lr}
 c0027c2:	b084      	sub	sp, #16
 c0027c4:	af00      	add	r7, sp, #0
 c0027c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 c0027c8:	687b      	ldr	r3, [r7, #4]
 c0027ca:	2b00      	cmp	r3, #0
 c0027cc:	d101      	bne.n	c0027d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 c0027ce:	2301      	movs	r3, #1
 c0027d0:	e08d      	b.n	c0028ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c0027d2:	687b      	ldr	r3, [r7, #4]
 c0027d4:	681b      	ldr	r3, [r3, #0]
 c0027d6:	461a      	mov	r2, r3
 c0027d8:	4b47      	ldr	r3, [pc, #284]	; (c0028f8 <HAL_DMA_Init+0x138>)
 c0027da:	429a      	cmp	r2, r3
 c0027dc:	d80f      	bhi.n	c0027fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c0027de:	687b      	ldr	r3, [r7, #4]
 c0027e0:	681b      	ldr	r3, [r3, #0]
 c0027e2:	461a      	mov	r2, r3
 c0027e4:	4b45      	ldr	r3, [pc, #276]	; (c0028fc <HAL_DMA_Init+0x13c>)
 c0027e6:	4413      	add	r3, r2
 c0027e8:	4a45      	ldr	r2, [pc, #276]	; (c002900 <HAL_DMA_Init+0x140>)
 c0027ea:	fba2 2303 	umull	r2, r3, r2, r3
 c0027ee:	091b      	lsrs	r3, r3, #4
 c0027f0:	009a      	lsls	r2, r3, #2
 c0027f2:	687b      	ldr	r3, [r7, #4]
 c0027f4:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA1;
 c0027f6:	687b      	ldr	r3, [r7, #4]
 c0027f8:	4a42      	ldr	r2, [pc, #264]	; (c002904 <HAL_DMA_Init+0x144>)
 c0027fa:	649a      	str	r2, [r3, #72]	; 0x48
 c0027fc:	e00e      	b.n	c00281c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c0027fe:	687b      	ldr	r3, [r7, #4]
 c002800:	681b      	ldr	r3, [r3, #0]
 c002802:	461a      	mov	r2, r3
 c002804:	4b40      	ldr	r3, [pc, #256]	; (c002908 <HAL_DMA_Init+0x148>)
 c002806:	4413      	add	r3, r2
 c002808:	4a3d      	ldr	r2, [pc, #244]	; (c002900 <HAL_DMA_Init+0x140>)
 c00280a:	fba2 2303 	umull	r2, r3, r2, r3
 c00280e:	091b      	lsrs	r3, r3, #4
 c002810:	009a      	lsls	r2, r3, #2
 c002812:	687b      	ldr	r3, [r7, #4]
 c002814:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA2;
 c002816:	687b      	ldr	r3, [r7, #4]
 c002818:	4a3c      	ldr	r2, [pc, #240]	; (c00290c <HAL_DMA_Init+0x14c>)
 c00281a:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 c00281c:	687b      	ldr	r3, [r7, #4]
 c00281e:	2202      	movs	r2, #2
 c002820:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 c002824:	687b      	ldr	r3, [r7, #4]
 c002826:	681b      	ldr	r3, [r3, #0]
 c002828:	681b      	ldr	r3, [r3, #0]
 c00282a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 c00282c:	68fb      	ldr	r3, [r7, #12]
 c00282e:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 c002832:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 c002836:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM | DMA_CCR_CT     |
                      DMA_CCR_DBM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 c002838:	687b      	ldr	r3, [r7, #4]
 c00283a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c00283c:	687b      	ldr	r3, [r7, #4]
 c00283e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 c002840:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002842:	687b      	ldr	r3, [r7, #4]
 c002844:	691b      	ldr	r3, [r3, #16]
 c002846:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002848:	687b      	ldr	r3, [r7, #4]
 c00284a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c00284c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c00284e:	687b      	ldr	r3, [r7, #4]
 c002850:	699b      	ldr	r3, [r3, #24]
 c002852:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 c002854:	687b      	ldr	r3, [r7, #4]
 c002856:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002858:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 c00285a:	687b      	ldr	r3, [r7, #4]
 c00285c:	6a1b      	ldr	r3, [r3, #32]
 c00285e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 c002860:	68fa      	ldr	r2, [r7, #12]
 c002862:	4313      	orrs	r3, r2
 c002864:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 c002866:	687b      	ldr	r3, [r7, #4]
 c002868:	681b      	ldr	r3, [r3, #0]
 c00286a:	68fa      	ldr	r2, [r7, #12]
 c00286c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c00286e:	6878      	ldr	r0, [r7, #4]
 c002870:	f000 fae4 	bl	c002e3c <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 c002874:	687b      	ldr	r3, [r7, #4]
 c002876:	689b      	ldr	r3, [r3, #8]
 c002878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c00287c:	d102      	bne.n	c002884 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 c00287e:	687b      	ldr	r3, [r7, #4]
 c002880:	2200      	movs	r2, #0
 c002882:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c002884:	687b      	ldr	r3, [r7, #4]
 c002886:	685a      	ldr	r2, [r3, #4]
 c002888:	687b      	ldr	r3, [r7, #4]
 c00288a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c00288c:	b2d2      	uxtb	r2, r2
 c00288e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002890:	687b      	ldr	r3, [r7, #4]
 c002892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c002894:	687a      	ldr	r2, [r7, #4]
 c002896:	6d92      	ldr	r2, [r2, #88]	; 0x58
 c002898:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c00289a:	687b      	ldr	r3, [r7, #4]
 c00289c:	685b      	ldr	r3, [r3, #4]
 c00289e:	2b00      	cmp	r3, #0
 c0028a0:	d010      	beq.n	c0028c4 <HAL_DMA_Init+0x104>
 c0028a2:	687b      	ldr	r3, [r7, #4]
 c0028a4:	685b      	ldr	r3, [r3, #4]
 c0028a6:	2b04      	cmp	r3, #4
 c0028a8:	d80c      	bhi.n	c0028c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 c0028aa:	6878      	ldr	r0, [r7, #4]
 c0028ac:	f000 fb04 	bl	c002eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c0028b0:	687b      	ldr	r3, [r7, #4]
 c0028b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0028b4:	2200      	movs	r2, #0
 c0028b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c0028b8:	687b      	ldr	r3, [r7, #4]
 c0028ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0028bc:	687a      	ldr	r2, [r7, #4]
 c0028be:	6e52      	ldr	r2, [r2, #100]	; 0x64
 c0028c0:	605a      	str	r2, [r3, #4]
 c0028c2:	e008      	b.n	c0028d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 c0028c4:	687b      	ldr	r3, [r7, #4]
 c0028c6:	2200      	movs	r2, #0
 c0028c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGenStatus = 0U;
 c0028ca:	687b      	ldr	r3, [r7, #4]
 c0028cc:	2200      	movs	r2, #0
 c0028ce:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxRequestGenStatusMask = 0U;
 c0028d0:	687b      	ldr	r3, [r7, #4]
 c0028d2:	2200      	movs	r2, #0
 c0028d4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c0028d6:	687b      	ldr	r3, [r7, #4]
 c0028d8:	2200      	movs	r2, #0
 c0028da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 c0028dc:	687b      	ldr	r3, [r7, #4]
 c0028de:	2201      	movs	r2, #1
 c0028e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 c0028e4:	687b      	ldr	r3, [r7, #4]
 c0028e6:	2200      	movs	r2, #0
 c0028e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 c0028ec:	2300      	movs	r3, #0
}
 c0028ee:	4618      	mov	r0, r3
 c0028f0:	3710      	adds	r7, #16
 c0028f2:	46bd      	mov	sp, r7
 c0028f4:	bd80      	pop	{r7, pc}
 c0028f6:	bf00      	nop
 c0028f8:	50020407 	.word	0x50020407
 c0028fc:	affdfff8 	.word	0xaffdfff8
 c002900:	cccccccd 	.word	0xcccccccd
 c002904:	50020000 	.word	0x50020000
 c002908:	affdfbf8 	.word	0xaffdfbf8
 c00290c:	50020400 	.word	0x50020400

0c002910 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 c002910:	b580      	push	{r7, lr}
 c002912:	b086      	sub	sp, #24
 c002914:	af00      	add	r7, sp, #0
 c002916:	60f8      	str	r0, [r7, #12]
 c002918:	60b9      	str	r1, [r7, #8]
 c00291a:	607a      	str	r2, [r7, #4]
 c00291c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c00291e:	2300      	movs	r3, #0
 c002920:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 c002922:	68fb      	ldr	r3, [r7, #12]
 c002924:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 c002928:	2b01      	cmp	r3, #1
 c00292a:	d101      	bne.n	c002930 <HAL_DMA_Start_IT+0x20>
 c00292c:	2302      	movs	r3, #2
 c00292e:	e066      	b.n	c0029fe <HAL_DMA_Start_IT+0xee>
 c002930:	68fb      	ldr	r3, [r7, #12]
 c002932:	2201      	movs	r2, #1
 c002934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 c002938:	68fb      	ldr	r3, [r7, #12]
 c00293a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 c00293e:	b2db      	uxtb	r3, r3
 c002940:	2b01      	cmp	r3, #1
 c002942:	d155      	bne.n	c0029f0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 c002944:	68fb      	ldr	r3, [r7, #12]
 c002946:	2202      	movs	r2, #2
 c002948:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c00294c:	68fb      	ldr	r3, [r7, #12]
 c00294e:	2200      	movs	r2, #0
 c002950:	645a      	str	r2, [r3, #68]	; 0x44

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 c002952:	68fb      	ldr	r3, [r7, #12]
 c002954:	681b      	ldr	r3, [r3, #0]
 c002956:	681a      	ldr	r2, [r3, #0]
 c002958:	68fb      	ldr	r3, [r7, #12]
 c00295a:	681b      	ldr	r3, [r3, #0]
 c00295c:	f022 0201 	bic.w	r2, r2, #1
 c002960:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 c002962:	683b      	ldr	r3, [r7, #0]
 c002964:	687a      	ldr	r2, [r7, #4]
 c002966:	68b9      	ldr	r1, [r7, #8]
 c002968:	68f8      	ldr	r0, [r7, #12]
 c00296a:	f000 fa29 	bl	c002dc0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 c00296e:	68fb      	ldr	r3, [r7, #12]
 c002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002972:	2b00      	cmp	r3, #0
 c002974:	d008      	beq.n	c002988 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c002976:	68fb      	ldr	r3, [r7, #12]
 c002978:	681b      	ldr	r3, [r3, #0]
 c00297a:	681a      	ldr	r2, [r3, #0]
 c00297c:	68fb      	ldr	r3, [r7, #12]
 c00297e:	681b      	ldr	r3, [r3, #0]
 c002980:	f042 020e 	orr.w	r2, r2, #14
 c002984:	601a      	str	r2, [r3, #0]
 c002986:	e00f      	b.n	c0029a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c002988:	68fb      	ldr	r3, [r7, #12]
 c00298a:	681b      	ldr	r3, [r3, #0]
 c00298c:	681a      	ldr	r2, [r3, #0]
 c00298e:	68fb      	ldr	r3, [r7, #12]
 c002990:	681b      	ldr	r3, [r3, #0]
 c002992:	f022 0204 	bic.w	r2, r2, #4
 c002996:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 c002998:	68fb      	ldr	r3, [r7, #12]
 c00299a:	681b      	ldr	r3, [r3, #0]
 c00299c:	681a      	ldr	r2, [r3, #0]
 c00299e:	68fb      	ldr	r3, [r7, #12]
 c0029a0:	681b      	ldr	r3, [r3, #0]
 c0029a2:	f042 020a 	orr.w	r2, r2, #10
 c0029a6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 c0029a8:	68fb      	ldr	r3, [r7, #12]
 c0029aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c0029ac:	681b      	ldr	r3, [r3, #0]
 c0029ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0029b2:	2b00      	cmp	r3, #0
 c0029b4:	d007      	beq.n	c0029c6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 c0029b6:	68fb      	ldr	r3, [r7, #12]
 c0029b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c0029ba:	681a      	ldr	r2, [r3, #0]
 c0029bc:	68fb      	ldr	r3, [r7, #12]
 c0029be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c0029c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 c0029c4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 c0029c6:	68fb      	ldr	r3, [r7, #12]
 c0029c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0029ca:	2b00      	cmp	r3, #0
 c0029cc:	d007      	beq.n	c0029de <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 c0029ce:	68fb      	ldr	r3, [r7, #12]
 c0029d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0029d2:	681a      	ldr	r2, [r3, #0]
 c0029d4:	68fb      	ldr	r3, [r7, #12]
 c0029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0029d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 c0029dc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 c0029de:	68fb      	ldr	r3, [r7, #12]
 c0029e0:	681b      	ldr	r3, [r3, #0]
 c0029e2:	681a      	ldr	r2, [r3, #0]
 c0029e4:	68fb      	ldr	r3, [r7, #12]
 c0029e6:	681b      	ldr	r3, [r3, #0]
 c0029e8:	f042 0201 	orr.w	r2, r2, #1
 c0029ec:	601a      	str	r2, [r3, #0]
 c0029ee:	e005      	b.n	c0029fc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 c0029f0:	68fb      	ldr	r3, [r7, #12]
 c0029f2:	2200      	movs	r2, #0
 c0029f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 c0029f8:	2302      	movs	r3, #2
 c0029fa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 c0029fc:	7dfb      	ldrb	r3, [r7, #23]
}
 c0029fe:	4618      	mov	r0, r3
 c002a00:	3718      	adds	r7, #24
 c002a02:	46bd      	mov	sp, r7
 c002a04:	bd80      	pop	{r7, pc}

0c002a06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 c002a06:	b580      	push	{r7, lr}
 c002a08:	b084      	sub	sp, #16
 c002a0a:	af00      	add	r7, sp, #0
 c002a0c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 c002a0e:	687b      	ldr	r3, [r7, #4]
 c002a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002a12:	681b      	ldr	r3, [r3, #0]
 c002a14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 c002a16:	687b      	ldr	r3, [r7, #4]
 c002a18:	681b      	ldr	r3, [r3, #0]
 c002a1a:	681b      	ldr	r3, [r3, #0]
 c002a1c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c002a1e:	687b      	ldr	r3, [r7, #4]
 c002a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002a22:	f003 031c 	and.w	r3, r3, #28
 c002a26:	2204      	movs	r2, #4
 c002a28:	409a      	lsls	r2, r3
 c002a2a:	68fb      	ldr	r3, [r7, #12]
 c002a2c:	4013      	ands	r3, r2
 c002a2e:	2b00      	cmp	r3, #0
 c002a30:	d053      	beq.n	c002ada <HAL_DMA_IRQHandler+0xd4>
 c002a32:	68bb      	ldr	r3, [r7, #8]
 c002a34:	f003 0304 	and.w	r3, r3, #4
 c002a38:	2b00      	cmp	r3, #0
 c002a3a:	d04e      	beq.n	c002ada <HAL_DMA_IRQHandler+0xd4>
  {
    /* Multi_Buffering mode enabled */
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002a3c:	687b      	ldr	r3, [r7, #4]
 c002a3e:	681b      	ldr	r3, [r3, #0]
 c002a40:	681b      	ldr	r3, [r3, #0]
 c002a42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c002a46:	2b00      	cmp	r3, #0
 c002a48:	d024      	beq.n	c002a94 <HAL_DMA_IRQHandler+0x8e>
    {
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c002a4a:	687b      	ldr	r3, [r7, #4]
 c002a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002a4e:	f003 021c 	and.w	r2, r3, #28
 c002a52:	687b      	ldr	r3, [r7, #4]
 c002a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002a56:	2104      	movs	r1, #4
 c002a58:	fa01 f202 	lsl.w	r2, r1, r2
 c002a5c:	605a      	str	r2, [r3, #4]

      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c002a5e:	687b      	ldr	r3, [r7, #4]
 c002a60:	681b      	ldr	r3, [r3, #0]
 c002a62:	681b      	ldr	r3, [r3, #0]
 c002a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c002a68:	2b00      	cmp	r3, #0
 c002a6a:	d109      	bne.n	c002a80 <HAL_DMA_IRQHandler+0x7a>
      {
        if(hdma->XferHalfCpltCallback != NULL)
 c002a6c:	687b      	ldr	r3, [r7, #4]
 c002a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002a70:	2b00      	cmp	r3, #0
 c002a72:	f000 80c0 	beq.w	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 c002a76:	687b      	ldr	r3, [r7, #4]
 c002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002a7a:	6878      	ldr	r0, [r7, #4]
 c002a7c:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002a7e:	e0ba      	b.n	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferM1HalfCpltCallback != NULL)
 c002a80:	687b      	ldr	r3, [r7, #4]
 c002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002a84:	2b00      	cmp	r3, #0
 c002a86:	f000 80b6 	beq.w	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
        {
          /* Half transfer callback */
          hdma->XferM1HalfCpltCallback(hdma);
 c002a8a:	687b      	ldr	r3, [r7, #4]
 c002a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002a8e:	6878      	ldr	r0, [r7, #4]
 c002a90:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002a92:	e0b0      	b.n	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
    else
    {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c002a94:	687b      	ldr	r3, [r7, #4]
 c002a96:	681b      	ldr	r3, [r3, #0]
 c002a98:	681b      	ldr	r3, [r3, #0]
 c002a9a:	f003 0320 	and.w	r3, r3, #32
 c002a9e:	2b00      	cmp	r3, #0
 c002aa0:	d107      	bne.n	c002ab2 <HAL_DMA_IRQHandler+0xac>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c002aa2:	687b      	ldr	r3, [r7, #4]
 c002aa4:	681b      	ldr	r3, [r3, #0]
 c002aa6:	681a      	ldr	r2, [r3, #0]
 c002aa8:	687b      	ldr	r3, [r7, #4]
 c002aaa:	681b      	ldr	r3, [r3, #0]
 c002aac:	f022 0204 	bic.w	r2, r2, #4
 c002ab0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c002ab2:	687b      	ldr	r3, [r7, #4]
 c002ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002ab6:	f003 021c 	and.w	r2, r3, #28
 c002aba:	687b      	ldr	r3, [r7, #4]
 c002abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002abe:	2104      	movs	r1, #4
 c002ac0:	fa01 f202 	lsl.w	r2, r1, r2
 c002ac4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 c002ac6:	687b      	ldr	r3, [r7, #4]
 c002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002aca:	2b00      	cmp	r3, #0
 c002acc:	f000 8093 	beq.w	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 c002ad0:	687b      	ldr	r3, [r7, #4]
 c002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002ad4:	6878      	ldr	r0, [r7, #4]
 c002ad6:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002ad8:	e08d      	b.n	c002bf6 <HAL_DMA_IRQHandler+0x1f0>
      }
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 c002ada:	687b      	ldr	r3, [r7, #4]
 c002adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002ade:	f003 031c 	and.w	r3, r3, #28
 c002ae2:	2202      	movs	r2, #2
 c002ae4:	409a      	lsls	r2, r3
 c002ae6:	68fb      	ldr	r3, [r7, #12]
 c002ae8:	4013      	ands	r3, r2
 c002aea:	2b00      	cmp	r3, #0
 c002aec:	d04e      	beq.n	c002b8c <HAL_DMA_IRQHandler+0x186>
 c002aee:	68bb      	ldr	r3, [r7, #8]
 c002af0:	f003 0302 	and.w	r3, r3, #2
 c002af4:	2b00      	cmp	r3, #0
 c002af6:	d049      	beq.n	c002b8c <HAL_DMA_IRQHandler+0x186>
  {
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002af8:	687b      	ldr	r3, [r7, #4]
 c002afa:	681b      	ldr	r3, [r3, #0]
 c002afc:	681b      	ldr	r3, [r3, #0]
 c002afe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c002b02:	2b00      	cmp	r3, #0
 c002b04:	d018      	beq.n	c002b38 <HAL_DMA_IRQHandler+0x132>
    {
      /* Current memory buffer used is Memory 0 */
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c002b06:	687b      	ldr	r3, [r7, #4]
 c002b08:	681b      	ldr	r3, [r3, #0]
 c002b0a:	681b      	ldr	r3, [r3, #0]
 c002b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c002b10:	2b00      	cmp	r3, #0
 c002b12:	d108      	bne.n	c002b26 <HAL_DMA_IRQHandler+0x120>
      {
        if(hdma->XferM1CpltCallback != NULL)
 c002b14:	687b      	ldr	r3, [r7, #4]
 c002b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c002b18:	2b00      	cmp	r3, #0
 c002b1a:	d06e      	beq.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory1 */
          hdma->XferM1CpltCallback(hdma);
 c002b1c:	687b      	ldr	r3, [r7, #4]
 c002b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c002b20:	6878      	ldr	r0, [r7, #4]
 c002b22:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002b24:	e069      	b.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
        }
      }
      /* Current memory buffer used is Memory 1 */
      else
      {
        if(hdma->XferCpltCallback != NULL)
 c002b26:	687b      	ldr	r3, [r7, #4]
 c002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002b2a:	2b00      	cmp	r3, #0
 c002b2c:	d065      	beq.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
        {
          /* Transfer complete Callback for memory0 */
          hdma->XferCpltCallback(hdma);
 c002b2e:	687b      	ldr	r3, [r7, #4]
 c002b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002b32:	6878      	ldr	r0, [r7, #4]
 c002b34:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002b36:	e060      	b.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
        }
      }
    }
    else
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c002b38:	687b      	ldr	r3, [r7, #4]
 c002b3a:	681b      	ldr	r3, [r3, #0]
 c002b3c:	681b      	ldr	r3, [r3, #0]
 c002b3e:	f003 0320 	and.w	r3, r3, #32
 c002b42:	2b00      	cmp	r3, #0
 c002b44:	d10b      	bne.n	c002b5e <HAL_DMA_IRQHandler+0x158>
      {
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        /* Disable the transfer complete and error interrupt */
        /* if the DMA mode is not CIRCULAR  */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 c002b46:	687b      	ldr	r3, [r7, #4]
 c002b48:	681b      	ldr	r3, [r3, #0]
 c002b4a:	681a      	ldr	r2, [r3, #0]
 c002b4c:	687b      	ldr	r3, [r7, #4]
 c002b4e:	681b      	ldr	r3, [r3, #0]
 c002b50:	f022 020a 	bic.w	r2, r2, #10
 c002b54:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 c002b56:	687b      	ldr	r3, [r7, #4]
 c002b58:	2201      	movs	r2, #1
 c002b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 c002b5e:	687b      	ldr	r3, [r7, #4]
 c002b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002b62:	f003 021c 	and.w	r2, r3, #28
 c002b66:	687b      	ldr	r3, [r7, #4]
 c002b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002b6a:	2102      	movs	r1, #2
 c002b6c:	fa01 f202 	lsl.w	r2, r1, r2
 c002b70:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 c002b72:	687b      	ldr	r3, [r7, #4]
 c002b74:	2200      	movs	r2, #0
 c002b76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if(hdma->XferCpltCallback != NULL)
 c002b7a:	687b      	ldr	r3, [r7, #4]
 c002b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002b7e:	2b00      	cmp	r3, #0
 c002b80:	d03b      	beq.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 c002b82:	687b      	ldr	r3, [r7, #4]
 c002b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002b86:	6878      	ldr	r0, [r7, #4]
 c002b88:	4798      	blx	r3
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002b8a:	e036      	b.n	c002bfa <HAL_DMA_IRQHandler+0x1f4>
      }
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 c002b8c:	687b      	ldr	r3, [r7, #4]
 c002b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002b90:	f003 031c 	and.w	r3, r3, #28
 c002b94:	2208      	movs	r2, #8
 c002b96:	409a      	lsls	r2, r3
 c002b98:	68fb      	ldr	r3, [r7, #12]
 c002b9a:	4013      	ands	r3, r2
 c002b9c:	2b00      	cmp	r3, #0
 c002b9e:	d02e      	beq.n	c002bfe <HAL_DMA_IRQHandler+0x1f8>
 c002ba0:	68bb      	ldr	r3, [r7, #8]
 c002ba2:	f003 0308 	and.w	r3, r3, #8
 c002ba6:	2b00      	cmp	r3, #0
 c002ba8:	d029      	beq.n	c002bfe <HAL_DMA_IRQHandler+0x1f8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c002baa:	687b      	ldr	r3, [r7, #4]
 c002bac:	681b      	ldr	r3, [r3, #0]
 c002bae:	681a      	ldr	r2, [r3, #0]
 c002bb0:	687b      	ldr	r3, [r7, #4]
 c002bb2:	681b      	ldr	r3, [r3, #0]
 c002bb4:	f022 020e 	bic.w	r2, r2, #14
 c002bb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002bba:	687b      	ldr	r3, [r7, #4]
 c002bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002bbe:	f003 021c 	and.w	r2, r3, #28
 c002bc2:	687b      	ldr	r3, [r7, #4]
 c002bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002bc6:	2101      	movs	r1, #1
 c002bc8:	fa01 f202 	lsl.w	r2, r1, r2
 c002bcc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 c002bce:	687b      	ldr	r3, [r7, #4]
 c002bd0:	2201      	movs	r2, #1
 c002bd2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 c002bd4:	687b      	ldr	r3, [r7, #4]
 c002bd6:	2201      	movs	r2, #1
 c002bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 c002bdc:	687b      	ldr	r3, [r7, #4]
 c002bde:	2200      	movs	r2, #0
 c002be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 c002be4:	687b      	ldr	r3, [r7, #4]
 c002be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002be8:	2b00      	cmp	r3, #0
 c002bea:	d008      	beq.n	c002bfe <HAL_DMA_IRQHandler+0x1f8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 c002bec:	687b      	ldr	r3, [r7, #4]
 c002bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002bf0:	6878      	ldr	r0, [r7, #4]
 c002bf2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 c002bf4:	e002      	b.n	c002bfc <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002bf6:	bf00      	nop
 c002bf8:	e000      	b.n	c002bfc <HAL_DMA_IRQHandler+0x1f6>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c002bfa:	bf00      	nop
  return;
 c002bfc:	bf00      	nop
 c002bfe:	bf00      	nop
}
 c002c00:	3710      	adds	r7, #16
 c002c02:	46bd      	mov	sp, r7
 c002c04:	bd80      	pop	{r7, pc}
	...

0c002c08 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 c002c08:	b480      	push	{r7}
 c002c0a:	b087      	sub	sp, #28
 c002c0c:	af00      	add	r7, sp, #0
 c002c0e:	60f8      	str	r0, [r7, #12]
 c002c10:	460b      	mov	r3, r1
 c002c12:	607a      	str	r2, [r7, #4]
 c002c14:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 c002c16:	2300      	movs	r3, #0
 c002c18:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 c002c1a:	68fb      	ldr	r3, [r7, #12]
 c002c1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 c002c20:	2b01      	cmp	r3, #1
 c002c22:	d101      	bne.n	c002c28 <HAL_DMA_RegisterCallback+0x20>
 c002c24:	2302      	movs	r3, #2
 c002c26:	e03d      	b.n	c002ca4 <HAL_DMA_RegisterCallback+0x9c>
 c002c28:	68fb      	ldr	r3, [r7, #12]
 c002c2a:	2201      	movs	r2, #1
 c002c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 c002c30:	68fb      	ldr	r3, [r7, #12]
 c002c32:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 c002c36:	b2db      	uxtb	r3, r3
 c002c38:	2b01      	cmp	r3, #1
 c002c3a:	d12c      	bne.n	c002c96 <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 c002c3c:	7afb      	ldrb	r3, [r7, #11]
 c002c3e:	2b05      	cmp	r3, #5
 c002c40:	d826      	bhi.n	c002c90 <HAL_DMA_RegisterCallback+0x88>
 c002c42:	a201      	add	r2, pc, #4	; (adr r2, c002c48 <HAL_DMA_RegisterCallback+0x40>)
 c002c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c002c48:	0c002c61 	.word	0x0c002c61
 c002c4c:	0c002c69 	.word	0x0c002c69
 c002c50:	0c002c71 	.word	0x0c002c71
 c002c54:	0c002c79 	.word	0x0c002c79
 c002c58:	0c002c81 	.word	0x0c002c81
 c002c5c:	0c002c89 	.word	0x0c002c89
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 c002c60:	68fb      	ldr	r3, [r7, #12]
 c002c62:	687a      	ldr	r2, [r7, #4]
 c002c64:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 c002c66:	e018      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 c002c68:	68fb      	ldr	r3, [r7, #12]
 c002c6a:	687a      	ldr	r2, [r7, #4]
 c002c6c:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 c002c6e:	e014      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     case  HAL_DMA_XFER_M1CPLT_CB_ID:
           hdma->XferM1CpltCallback = pCallback;
 c002c70:	68fb      	ldr	r3, [r7, #12]
 c002c72:	687a      	ldr	r2, [r7, #4]
 c002c74:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 c002c76:	e010      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
           hdma->XferM1HalfCpltCallback = pCallback;
 c002c78:	68fb      	ldr	r3, [r7, #12]
 c002c7a:	687a      	ldr	r2, [r7, #4]
 c002c7c:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 c002c7e:	e00c      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 c002c80:	68fb      	ldr	r3, [r7, #12]
 c002c82:	687a      	ldr	r2, [r7, #4]
 c002c84:	63da      	str	r2, [r3, #60]	; 0x3c
           break;
 c002c86:	e008      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 c002c88:	68fb      	ldr	r3, [r7, #12]
 c002c8a:	687a      	ldr	r2, [r7, #4]
 c002c8c:	641a      	str	r2, [r3, #64]	; 0x40
           break;
 c002c8e:	e004      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>

     default:
           status = HAL_ERROR;
 c002c90:	2301      	movs	r3, #1
 c002c92:	75fb      	strb	r3, [r7, #23]
           break;
 c002c94:	e001      	b.n	c002c9a <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    status = HAL_ERROR;
 c002c96:	2301      	movs	r3, #1
 c002c98:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 c002c9a:	68fb      	ldr	r3, [r7, #12]
 c002c9c:	2200      	movs	r2, #0
 c002c9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 c002ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 c002ca4:	4618      	mov	r0, r3
 c002ca6:	371c      	adds	r7, #28
 c002ca8:	46bd      	mov	sp, r7
 c002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002cae:	4770      	bx	lr

0c002cb0 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *         This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 c002cb0:	b480      	push	{r7}
 c002cb2:	b087      	sub	sp, #28
 c002cb4:	af00      	add	r7, sp, #0
 c002cb6:	6078      	str	r0, [r7, #4]
 c002cb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c002cba:	2300      	movs	r3, #0
 c002cbc:	75fb      	strb	r3, [r7, #23]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t ccr_SECM;
#endif
  
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 c002cbe:	687b      	ldr	r3, [r7, #4]
 c002cc0:	2b00      	cmp	r3, #0
 c002cc2:	d103      	bne.n	c002ccc <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 c002cc4:	2301      	movs	r3, #1
 c002cc6:	75fb      	strb	r3, [r7, #23]
    return status;
 c002cc8:	7dfb      	ldrb	r3, [r7, #23]
 c002cca:	e073      	b.n	c002db4 <HAL_DMA_ConfigChannelAttributes+0x104>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 c002ccc:	687b      	ldr	r3, [r7, #4]
 c002cce:	681b      	ldr	r3, [r3, #0]
 c002cd0:	681b      	ldr	r3, [r3, #0]
 c002cd2:	613b      	str	r3, [r7, #16]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c002cd4:	683b      	ldr	r3, [r7, #0]
 c002cd6:	f003 0310 	and.w	r3, r3, #16
 c002cda:	2b00      	cmp	r3, #0
 c002cdc:	d00d      	beq.n	c002cfa <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 c002cde:	683b      	ldr	r3, [r7, #0]
 c002ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c002ce4:	2b00      	cmp	r3, #0
 c002ce6:	d004      	beq.n	c002cf2 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 c002ce8:	693b      	ldr	r3, [r7, #16]
 c002cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c002cee:	613b      	str	r3, [r7, #16]
 c002cf0:	e003      	b.n	c002cfa <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 c002cf2:	693b      	ldr	r3, [r7, #16]
 c002cf4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c002cf8:	613b      	str	r3, [r7, #16]
  }

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Channel */
  /* Check what is the current SECM status */
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c002cfa:	687b      	ldr	r3, [r7, #4]
 c002cfc:	681b      	ldr	r3, [r3, #0]
 c002cfe:	681b      	ldr	r3, [r3, #0]
 c002d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c002d04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c002d08:	d103      	bne.n	c002d12 <HAL_DMA_ConfigChannelAttributes+0x62>
  {
    /* Channel is currently secure */
    ccr_SECM = DMA_CCR_SECM;
 c002d0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 c002d0e:	60fb      	str	r3, [r7, #12]
 c002d10:	e001      	b.n	c002d16 <HAL_DMA_ConfigChannelAttributes+0x66>
  }
  else
  {
    /* Channel is currently non-secure */
    ccr_SECM = 0U;
 c002d12:	2300      	movs	r3, #0
 c002d14:	60fb      	str	r3, [r7, #12]
  }

  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c002d16:	683b      	ldr	r3, [r7, #0]
 c002d18:	f003 0302 	and.w	r3, r3, #2
 c002d1c:	2b00      	cmp	r3, #0
 c002d1e:	d012      	beq.n	c002d46 <HAL_DMA_ConfigChannelAttributes+0x96>
  {
    if((ChannelAttributes & DMA_CCR_SECM) != 0U)
 c002d20:	683b      	ldr	r3, [r7, #0]
 c002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c002d26:	2b00      	cmp	r3, #0
 c002d28:	d007      	beq.n	c002d3a <HAL_DMA_ConfigChannelAttributes+0x8a>
    {
      SET_BIT(ccr, DMA_CCR_SECM);
 c002d2a:	693b      	ldr	r3, [r7, #16]
 c002d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c002d30:	613b      	str	r3, [r7, #16]
      /* Channel changed to secure */
      ccr_SECM = DMA_CCR_SECM;
 c002d32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 c002d36:	60fb      	str	r3, [r7, #12]
 c002d38:	e005      	b.n	c002d46 <HAL_DMA_ConfigChannelAttributes+0x96>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_SECM);
 c002d3a:	693b      	ldr	r3, [r7, #16]
 c002d3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 c002d40:	613b      	str	r3, [r7, #16]
      /* Channel changed to non-secure */
      ccr_SECM = 0U;
 c002d42:	2300      	movs	r3, #0
 c002d44:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Channel source */
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_SRC_MASK) != 0U)
 c002d46:	683b      	ldr	r3, [r7, #0]
 c002d48:	f003 0304 	and.w	r3, r3, #4
 c002d4c:	2b00      	cmp	r3, #0
 c002d4e:	d013      	beq.n	c002d78 <HAL_DMA_ConfigChannelAttributes+0xc8>
  {
    /* Configure Source security attributes */
    if ((ChannelAttributes & DMA_CCR_SSEC) != 0x0U)
 c002d50:	683b      	ldr	r3, [r7, #0]
 c002d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c002d56:	2b00      	cmp	r3, #0
 c002d58:	d00a      	beq.n	c002d70 <HAL_DMA_ConfigChannelAttributes+0xc0>
    {
      /* SSEC can only be set if channel is secure */
      /* Otherwise configuration is not taken into account */
      if (ccr_SECM == 0U)
 c002d5a:	68fb      	ldr	r3, [r7, #12]
 c002d5c:	2b00      	cmp	r3, #0
 c002d5e:	d102      	bne.n	c002d66 <HAL_DMA_ConfigChannelAttributes+0xb6>
      {
        /* DSEC can not be secure */
        /* Source channel is non secure */
         status = HAL_ERROR;
 c002d60:	2301      	movs	r3, #1
 c002d62:	75fb      	strb	r3, [r7, #23]
 c002d64:	e008      	b.n	c002d78 <HAL_DMA_ConfigChannelAttributes+0xc8>
      }
      else
      {
        SET_BIT(ccr, DMA_CCR_SSEC);
 c002d66:	693b      	ldr	r3, [r7, #16]
 c002d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c002d6c:	613b      	str	r3, [r7, #16]
 c002d6e:	e003      	b.n	c002d78 <HAL_DMA_ConfigChannelAttributes+0xc8>
      }
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_SSEC);
 c002d70:	693b      	ldr	r3, [r7, #16]
 c002d72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c002d76:	613b      	str	r3, [r7, #16]
    }
  }

  /* Channel destination */
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_DEST_MASK) != 0U)
 c002d78:	683b      	ldr	r3, [r7, #0]
 c002d7a:	f003 0308 	and.w	r3, r3, #8
 c002d7e:	2b00      	cmp	r3, #0
 c002d80:	d013      	beq.n	c002daa <HAL_DMA_ConfigChannelAttributes+0xfa>
  {
    /* Configure Destination security attributes */
    if((ChannelAttributes & DMA_CCR_DSEC) != 0U)
 c002d82:	683b      	ldr	r3, [r7, #0]
 c002d84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c002d88:	2b00      	cmp	r3, #0
 c002d8a:	d00a      	beq.n	c002da2 <HAL_DMA_ConfigChannelAttributes+0xf2>
    {
      if (ccr_SECM == 0U)
 c002d8c:	68fb      	ldr	r3, [r7, #12]
 c002d8e:	2b00      	cmp	r3, #0
 c002d90:	d102      	bne.n	c002d98 <HAL_DMA_ConfigChannelAttributes+0xe8>
      {
        /* DSEC can only be set if channel is secure */
        /* Destination channel is non secure */
         status = HAL_ERROR;
 c002d92:	2301      	movs	r3, #1
 c002d94:	75fb      	strb	r3, [r7, #23]
 c002d96:	e008      	b.n	c002daa <HAL_DMA_ConfigChannelAttributes+0xfa>
      }
      else
      {
        SET_BIT(ccr, DMA_CCR_DSEC);
 c002d98:	693b      	ldr	r3, [r7, #16]
 c002d9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 c002d9e:	613b      	str	r3, [r7, #16]
 c002da0:	e003      	b.n	c002daa <HAL_DMA_ConfigChannelAttributes+0xfa>
      }
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_DSEC);
 c002da2:	693b      	ldr	r3, [r7, #16]
 c002da4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 c002da8:	613b      	str	r3, [r7, #16]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 c002daa:	687b      	ldr	r3, [r7, #4]
 c002dac:	681b      	ldr	r3, [r3, #0]
 c002dae:	693a      	ldr	r2, [r7, #16]
 c002db0:	601a      	str	r2, [r3, #0]

  return status;
 c002db2:	7dfb      	ldrb	r3, [r7, #23]
}
 c002db4:	4618      	mov	r0, r3
 c002db6:	371c      	adds	r7, #28
 c002db8:	46bd      	mov	sp, r7
 c002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002dbe:	4770      	bx	lr

0c002dc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 c002dc0:	b480      	push	{r7}
 c002dc2:	b085      	sub	sp, #20
 c002dc4:	af00      	add	r7, sp, #0
 c002dc6:	60f8      	str	r0, [r7, #12]
 c002dc8:	60b9      	str	r1, [r7, #8]
 c002dca:	607a      	str	r2, [r7, #4]
 c002dcc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002dce:	68fb      	ldr	r3, [r7, #12]
 c002dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c002dd2:	68fa      	ldr	r2, [r7, #12]
 c002dd4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 c002dd6:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 c002dd8:	68fb      	ldr	r3, [r7, #12]
 c002dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c002ddc:	2b00      	cmp	r3, #0
 c002dde:	d004      	beq.n	c002dea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002de0:	68fb      	ldr	r3, [r7, #12]
 c002de2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c002de4:	68fa      	ldr	r2, [r7, #12]
 c002de6:	6e52      	ldr	r2, [r2, #100]	; 0x64
 c002de8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002dea:	68fb      	ldr	r3, [r7, #12]
 c002dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002dee:	f003 021c 	and.w	r2, r3, #28
 c002df2:	68fb      	ldr	r3, [r7, #12]
 c002df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002df6:	2101      	movs	r1, #1
 c002df8:	fa01 f202 	lsl.w	r2, r1, r2
 c002dfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 c002dfe:	68fb      	ldr	r3, [r7, #12]
 c002e00:	681b      	ldr	r3, [r3, #0]
 c002e02:	683a      	ldr	r2, [r7, #0]
 c002e04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 c002e06:	68fb      	ldr	r3, [r7, #12]
 c002e08:	689b      	ldr	r3, [r3, #8]
 c002e0a:	2b10      	cmp	r3, #16
 c002e0c:	d108      	bne.n	c002e20 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 c002e0e:	68fb      	ldr	r3, [r7, #12]
 c002e10:	681b      	ldr	r3, [r3, #0]
 c002e12:	687a      	ldr	r2, [r7, #4]
 c002e14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CM0AR = SrcAddress;
 c002e16:	68fb      	ldr	r3, [r7, #12]
 c002e18:	681b      	ldr	r3, [r3, #0]
 c002e1a:	68ba      	ldr	r2, [r7, #8]
 c002e1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CM0AR = DstAddress;
  }
}
 c002e1e:	e007      	b.n	c002e30 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 c002e20:	68fb      	ldr	r3, [r7, #12]
 c002e22:	681b      	ldr	r3, [r3, #0]
 c002e24:	68ba      	ldr	r2, [r7, #8]
 c002e26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CM0AR = DstAddress;
 c002e28:	68fb      	ldr	r3, [r7, #12]
 c002e2a:	681b      	ldr	r3, [r3, #0]
 c002e2c:	687a      	ldr	r2, [r7, #4]
 c002e2e:	60da      	str	r2, [r3, #12]
}
 c002e30:	bf00      	nop
 c002e32:	3714      	adds	r7, #20
 c002e34:	46bd      	mov	sp, r7
 c002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002e3a:	4770      	bx	lr

0c002e3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 c002e3c:	b480      	push	{r7}
 c002e3e:	b085      	sub	sp, #20
 c002e40:	af00      	add	r7, sp, #0
 c002e42:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c002e44:	687b      	ldr	r3, [r7, #4]
 c002e46:	681b      	ldr	r3, [r3, #0]
 c002e48:	461a      	mov	r2, r3
 c002e4a:	4b17      	ldr	r3, [pc, #92]	; (c002ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 c002e4c:	429a      	cmp	r2, r3
 c002e4e:	d80a      	bhi.n	c002e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c002e50:	687b      	ldr	r3, [r7, #4]
 c002e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002e54:	089b      	lsrs	r3, r3, #2
 c002e56:	009b      	lsls	r3, r3, #2
 c002e58:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
 c002e5c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 c002e60:	687a      	ldr	r2, [r7, #4]
 c002e62:	6513      	str	r3, [r2, #80]	; 0x50
 c002e64:	e007      	b.n	c002e76 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c002e66:	687b      	ldr	r3, [r7, #4]
 c002e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002e6a:	089b      	lsrs	r3, r3, #2
 c002e6c:	009a      	lsls	r2, r3, #2
 c002e6e:	4b0f      	ldr	r3, [pc, #60]	; (c002eac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 c002e70:	4413      	add	r3, r2
 c002e72:	687a      	ldr	r2, [r7, #4]
 c002e74:	6513      	str	r3, [r2, #80]	; 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c002e76:	687b      	ldr	r3, [r7, #4]
 c002e78:	681b      	ldr	r3, [r3, #0]
 c002e7a:	b2db      	uxtb	r3, r3
 c002e7c:	3b08      	subs	r3, #8
 c002e7e:	4a0c      	ldr	r2, [pc, #48]	; (c002eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 c002e80:	fba2 2303 	umull	r2, r3, r2, r3
 c002e84:	091b      	lsrs	r3, r3, #4
 c002e86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c002e88:	687b      	ldr	r3, [r7, #4]
 c002e8a:	4a0a      	ldr	r2, [pc, #40]	; (c002eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 c002e8c:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 c002e8e:	68fb      	ldr	r3, [r7, #12]
 c002e90:	f003 031f 	and.w	r3, r3, #31
 c002e94:	2201      	movs	r2, #1
 c002e96:	409a      	lsls	r2, r3
 c002e98:	687b      	ldr	r3, [r7, #4]
 c002e9a:	659a      	str	r2, [r3, #88]	; 0x58
}
 c002e9c:	bf00      	nop
 c002e9e:	3714      	adds	r7, #20
 c002ea0:	46bd      	mov	sp, r7
 c002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002ea6:	4770      	bx	lr
 c002ea8:	50020407 	.word	0x50020407
 c002eac:	50020820 	.word	0x50020820
 c002eb0:	cccccccd 	.word	0xcccccccd
 c002eb4:	50020880 	.word	0x50020880

0c002eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 c002eb8:	b480      	push	{r7}
 c002eba:	b085      	sub	sp, #20
 c002ebc:	af00      	add	r7, sp, #0
 c002ebe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 c002ec0:	687b      	ldr	r3, [r7, #4]
 c002ec2:	685b      	ldr	r3, [r3, #4]
 c002ec4:	b2db      	uxtb	r3, r3
 c002ec6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002ec8:	68fa      	ldr	r2, [r7, #12]
 c002eca:	4b0b      	ldr	r3, [pc, #44]	; (c002ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 c002ecc:	4413      	add	r3, r2
 c002ece:	009b      	lsls	r3, r3, #2
 c002ed0:	461a      	mov	r2, r3
 c002ed2:	687b      	ldr	r3, [r7, #4]
 c002ed4:	65da      	str	r2, [r3, #92]	; 0x5c

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c002ed6:	687b      	ldr	r3, [r7, #4]
 c002ed8:	4a08      	ldr	r2, [pc, #32]	; (c002efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 c002eda:	661a      	str	r2, [r3, #96]	; 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002edc:	68fb      	ldr	r3, [r7, #12]
 c002ede:	3b01      	subs	r3, #1
 c002ee0:	f003 0303 	and.w	r3, r3, #3
 c002ee4:	2201      	movs	r2, #1
 c002ee6:	409a      	lsls	r2, r3
 c002ee8:	687b      	ldr	r3, [r7, #4]
 c002eea:	665a      	str	r2, [r3, #100]	; 0x64
}
 c002eec:	bf00      	nop
 c002eee:	3714      	adds	r7, #20
 c002ef0:	46bd      	mov	sp, r7
 c002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002ef6:	4770      	bx	lr
 c002ef8:	1400823f 	.word	0x1400823f
 c002efc:	50020940 	.word	0x50020940

0c002f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c002f00:	b480      	push	{r7}
 c002f02:	b087      	sub	sp, #28
 c002f04:	af00      	add	r7, sp, #0
 c002f06:	6078      	str	r0, [r7, #4]
 c002f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 c002f0a:	2300      	movs	r3, #0
 c002f0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c002f0e:	e158      	b.n	c0031c2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c002f10:	683b      	ldr	r3, [r7, #0]
 c002f12:	681a      	ldr	r2, [r3, #0]
 c002f14:	2101      	movs	r1, #1
 c002f16:	697b      	ldr	r3, [r7, #20]
 c002f18:	fa01 f303 	lsl.w	r3, r1, r3
 c002f1c:	4013      	ands	r3, r2
 c002f1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 c002f20:	68fb      	ldr	r3, [r7, #12]
 c002f22:	2b00      	cmp	r3, #0
 c002f24:	f000 814a 	beq.w	c0031bc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c002f28:	683b      	ldr	r3, [r7, #0]
 c002f2a:	685b      	ldr	r3, [r3, #4]
 c002f2c:	f003 0303 	and.w	r3, r3, #3
 c002f30:	2b01      	cmp	r3, #1
 c002f32:	d005      	beq.n	c002f40 <HAL_GPIO_Init+0x40>
 c002f34:	683b      	ldr	r3, [r7, #0]
 c002f36:	685b      	ldr	r3, [r3, #4]
 c002f38:	f003 0303 	and.w	r3, r3, #3
 c002f3c:	2b02      	cmp	r3, #2
 c002f3e:	d130      	bne.n	c002fa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 c002f40:	687b      	ldr	r3, [r7, #4]
 c002f42:	689b      	ldr	r3, [r3, #8]
 c002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c002f46:	697b      	ldr	r3, [r7, #20]
 c002f48:	005b      	lsls	r3, r3, #1
 c002f4a:	2203      	movs	r2, #3
 c002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 c002f50:	43db      	mvns	r3, r3
 c002f52:	693a      	ldr	r2, [r7, #16]
 c002f54:	4013      	ands	r3, r2
 c002f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c002f58:	683b      	ldr	r3, [r7, #0]
 c002f5a:	68da      	ldr	r2, [r3, #12]
 c002f5c:	697b      	ldr	r3, [r7, #20]
 c002f5e:	005b      	lsls	r3, r3, #1
 c002f60:	fa02 f303 	lsl.w	r3, r2, r3
 c002f64:	693a      	ldr	r2, [r7, #16]
 c002f66:	4313      	orrs	r3, r2
 c002f68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 c002f6a:	687b      	ldr	r3, [r7, #4]
 c002f6c:	693a      	ldr	r2, [r7, #16]
 c002f6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 c002f70:	687b      	ldr	r3, [r7, #4]
 c002f72:	685b      	ldr	r3, [r3, #4]
 c002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c002f76:	2201      	movs	r2, #1
 c002f78:	697b      	ldr	r3, [r7, #20]
 c002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 c002f7e:	43db      	mvns	r3, r3
 c002f80:	693a      	ldr	r2, [r7, #16]
 c002f82:	4013      	ands	r3, r2
 c002f84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 c002f86:	683b      	ldr	r3, [r7, #0]
 c002f88:	685b      	ldr	r3, [r3, #4]
 c002f8a:	091b      	lsrs	r3, r3, #4
 c002f8c:	f003 0201 	and.w	r2, r3, #1
 c002f90:	697b      	ldr	r3, [r7, #20]
 c002f92:	fa02 f303 	lsl.w	r3, r2, r3
 c002f96:	693a      	ldr	r2, [r7, #16]
 c002f98:	4313      	orrs	r3, r2
 c002f9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 c002f9c:	687b      	ldr	r3, [r7, #4]
 c002f9e:	693a      	ldr	r2, [r7, #16]
 c002fa0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 c002fa2:	683b      	ldr	r3, [r7, #0]
 c002fa4:	685b      	ldr	r3, [r3, #4]
 c002fa6:	f003 0303 	and.w	r3, r3, #3
 c002faa:	2b03      	cmp	r3, #3
 c002fac:	d017      	beq.n	c002fde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 c002fae:	687b      	ldr	r3, [r7, #4]
 c002fb0:	68db      	ldr	r3, [r3, #12]
 c002fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c002fb4:	697b      	ldr	r3, [r7, #20]
 c002fb6:	005b      	lsls	r3, r3, #1
 c002fb8:	2203      	movs	r2, #3
 c002fba:	fa02 f303 	lsl.w	r3, r2, r3
 c002fbe:	43db      	mvns	r3, r3
 c002fc0:	693a      	ldr	r2, [r7, #16]
 c002fc2:	4013      	ands	r3, r2
 c002fc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 c002fc6:	683b      	ldr	r3, [r7, #0]
 c002fc8:	689a      	ldr	r2, [r3, #8]
 c002fca:	697b      	ldr	r3, [r7, #20]
 c002fcc:	005b      	lsls	r3, r3, #1
 c002fce:	fa02 f303 	lsl.w	r3, r2, r3
 c002fd2:	693a      	ldr	r2, [r7, #16]
 c002fd4:	4313      	orrs	r3, r2
 c002fd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 c002fd8:	687b      	ldr	r3, [r7, #4]
 c002fda:	693a      	ldr	r2, [r7, #16]
 c002fdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c002fde:	683b      	ldr	r3, [r7, #0]
 c002fe0:	685b      	ldr	r3, [r3, #4]
 c002fe2:	f003 0303 	and.w	r3, r3, #3
 c002fe6:	2b02      	cmp	r3, #2
 c002fe8:	d123      	bne.n	c003032 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 c002fea:	697b      	ldr	r3, [r7, #20]
 c002fec:	08da      	lsrs	r2, r3, #3
 c002fee:	687b      	ldr	r3, [r7, #4]
 c002ff0:	3208      	adds	r2, #8
 c002ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c002ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c002ff8:	697b      	ldr	r3, [r7, #20]
 c002ffa:	f003 0307 	and.w	r3, r3, #7
 c002ffe:	009b      	lsls	r3, r3, #2
 c003000:	220f      	movs	r2, #15
 c003002:	fa02 f303 	lsl.w	r3, r2, r3
 c003006:	43db      	mvns	r3, r3
 c003008:	693a      	ldr	r2, [r7, #16]
 c00300a:	4013      	ands	r3, r2
 c00300c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c00300e:	683b      	ldr	r3, [r7, #0]
 c003010:	691a      	ldr	r2, [r3, #16]
 c003012:	697b      	ldr	r3, [r7, #20]
 c003014:	f003 0307 	and.w	r3, r3, #7
 c003018:	009b      	lsls	r3, r3, #2
 c00301a:	fa02 f303 	lsl.w	r3, r2, r3
 c00301e:	693a      	ldr	r2, [r7, #16]
 c003020:	4313      	orrs	r3, r2
 c003022:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 c003024:	697b      	ldr	r3, [r7, #20]
 c003026:	08da      	lsrs	r2, r3, #3
 c003028:	687b      	ldr	r3, [r7, #4]
 c00302a:	3208      	adds	r2, #8
 c00302c:	6939      	ldr	r1, [r7, #16]
 c00302e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c003032:	687b      	ldr	r3, [r7, #4]
 c003034:	681b      	ldr	r3, [r3, #0]
 c003036:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c003038:	697b      	ldr	r3, [r7, #20]
 c00303a:	005b      	lsls	r3, r3, #1
 c00303c:	2203      	movs	r2, #3
 c00303e:	fa02 f303 	lsl.w	r3, r2, r3
 c003042:	43db      	mvns	r3, r3
 c003044:	693a      	ldr	r2, [r7, #16]
 c003046:	4013      	ands	r3, r2
 c003048:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c00304a:	683b      	ldr	r3, [r7, #0]
 c00304c:	685b      	ldr	r3, [r3, #4]
 c00304e:	f003 0203 	and.w	r2, r3, #3
 c003052:	697b      	ldr	r3, [r7, #20]
 c003054:	005b      	lsls	r3, r3, #1
 c003056:	fa02 f303 	lsl.w	r3, r2, r3
 c00305a:	693a      	ldr	r2, [r7, #16]
 c00305c:	4313      	orrs	r3, r2
 c00305e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 c003060:	687b      	ldr	r3, [r7, #4]
 c003062:	693a      	ldr	r2, [r7, #16]
 c003064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c003066:	683b      	ldr	r3, [r7, #0]
 c003068:	685b      	ldr	r3, [r3, #4]
 c00306a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 c00306e:	2b00      	cmp	r3, #0
 c003070:	f000 80a4 	beq.w	c0031bc <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 c003074:	4a5a      	ldr	r2, [pc, #360]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003076:	697b      	ldr	r3, [r7, #20]
 c003078:	089b      	lsrs	r3, r3, #2
 c00307a:	3318      	adds	r3, #24
 c00307c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c003080:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c003082:	697b      	ldr	r3, [r7, #20]
 c003084:	f003 0303 	and.w	r3, r3, #3
 c003088:	00db      	lsls	r3, r3, #3
 c00308a:	220f      	movs	r2, #15
 c00308c:	fa02 f303 	lsl.w	r3, r2, r3
 c003090:	43db      	mvns	r3, r3
 c003092:	693a      	ldr	r2, [r7, #16]
 c003094:	4013      	ands	r3, r2
 c003096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c003098:	687b      	ldr	r3, [r7, #4]
 c00309a:	4a52      	ldr	r2, [pc, #328]	; (c0031e4 <HAL_GPIO_Init+0x2e4>)
 c00309c:	4293      	cmp	r3, r2
 c00309e:	d025      	beq.n	c0030ec <HAL_GPIO_Init+0x1ec>
 c0030a0:	687b      	ldr	r3, [r7, #4]
 c0030a2:	4a51      	ldr	r2, [pc, #324]	; (c0031e8 <HAL_GPIO_Init+0x2e8>)
 c0030a4:	4293      	cmp	r3, r2
 c0030a6:	d01f      	beq.n	c0030e8 <HAL_GPIO_Init+0x1e8>
 c0030a8:	687b      	ldr	r3, [r7, #4]
 c0030aa:	4a50      	ldr	r2, [pc, #320]	; (c0031ec <HAL_GPIO_Init+0x2ec>)
 c0030ac:	4293      	cmp	r3, r2
 c0030ae:	d019      	beq.n	c0030e4 <HAL_GPIO_Init+0x1e4>
 c0030b0:	687b      	ldr	r3, [r7, #4]
 c0030b2:	4a4f      	ldr	r2, [pc, #316]	; (c0031f0 <HAL_GPIO_Init+0x2f0>)
 c0030b4:	4293      	cmp	r3, r2
 c0030b6:	d013      	beq.n	c0030e0 <HAL_GPIO_Init+0x1e0>
 c0030b8:	687b      	ldr	r3, [r7, #4]
 c0030ba:	4a4e      	ldr	r2, [pc, #312]	; (c0031f4 <HAL_GPIO_Init+0x2f4>)
 c0030bc:	4293      	cmp	r3, r2
 c0030be:	d00d      	beq.n	c0030dc <HAL_GPIO_Init+0x1dc>
 c0030c0:	687b      	ldr	r3, [r7, #4]
 c0030c2:	4a4d      	ldr	r2, [pc, #308]	; (c0031f8 <HAL_GPIO_Init+0x2f8>)
 c0030c4:	4293      	cmp	r3, r2
 c0030c6:	d007      	beq.n	c0030d8 <HAL_GPIO_Init+0x1d8>
 c0030c8:	687b      	ldr	r3, [r7, #4]
 c0030ca:	4a4c      	ldr	r2, [pc, #304]	; (c0031fc <HAL_GPIO_Init+0x2fc>)
 c0030cc:	4293      	cmp	r3, r2
 c0030ce:	d101      	bne.n	c0030d4 <HAL_GPIO_Init+0x1d4>
 c0030d0:	2306      	movs	r3, #6
 c0030d2:	e00c      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030d4:	2307      	movs	r3, #7
 c0030d6:	e00a      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030d8:	2305      	movs	r3, #5
 c0030da:	e008      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030dc:	2304      	movs	r3, #4
 c0030de:	e006      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030e0:	2303      	movs	r3, #3
 c0030e2:	e004      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030e4:	2302      	movs	r3, #2
 c0030e6:	e002      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030e8:	2301      	movs	r3, #1
 c0030ea:	e000      	b.n	c0030ee <HAL_GPIO_Init+0x1ee>
 c0030ec:	2300      	movs	r3, #0
 c0030ee:	697a      	ldr	r2, [r7, #20]
 c0030f0:	f002 0203 	and.w	r2, r2, #3
 c0030f4:	00d2      	lsls	r2, r2, #3
 c0030f6:	4093      	lsls	r3, r2
 c0030f8:	693a      	ldr	r2, [r7, #16]
 c0030fa:	4313      	orrs	r3, r2
 c0030fc:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 c0030fe:	4938      	ldr	r1, [pc, #224]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003100:	697b      	ldr	r3, [r7, #20]
 c003102:	089b      	lsrs	r3, r3, #2
 c003104:	3318      	adds	r3, #24
 c003106:	693a      	ldr	r2, [r7, #16]
 c003108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c00310c:	4b34      	ldr	r3, [pc, #208]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c00310e:	681b      	ldr	r3, [r3, #0]
 c003110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c003112:	68fb      	ldr	r3, [r7, #12]
 c003114:	43db      	mvns	r3, r3
 c003116:	693a      	ldr	r2, [r7, #16]
 c003118:	4013      	ands	r3, r2
 c00311a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 c00311c:	683b      	ldr	r3, [r7, #0]
 c00311e:	685b      	ldr	r3, [r3, #4]
 c003120:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c003124:	2b00      	cmp	r3, #0
 c003126:	d003      	beq.n	c003130 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 c003128:	693a      	ldr	r2, [r7, #16]
 c00312a:	68fb      	ldr	r3, [r7, #12]
 c00312c:	4313      	orrs	r3, r2
 c00312e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 c003130:	4a2b      	ldr	r2, [pc, #172]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003132:	693b      	ldr	r3, [r7, #16]
 c003134:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 c003136:	4b2a      	ldr	r3, [pc, #168]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003138:	685b      	ldr	r3, [r3, #4]
 c00313a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00313c:	68fb      	ldr	r3, [r7, #12]
 c00313e:	43db      	mvns	r3, r3
 c003140:	693a      	ldr	r2, [r7, #16]
 c003142:	4013      	ands	r3, r2
 c003144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 c003146:	683b      	ldr	r3, [r7, #0]
 c003148:	685b      	ldr	r3, [r3, #4]
 c00314a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c00314e:	2b00      	cmp	r3, #0
 c003150:	d003      	beq.n	c00315a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 c003152:	693a      	ldr	r2, [r7, #16]
 c003154:	68fb      	ldr	r3, [r7, #12]
 c003156:	4313      	orrs	r3, r2
 c003158:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 c00315a:	4a21      	ldr	r2, [pc, #132]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c00315c:	693b      	ldr	r3, [r7, #16]
 c00315e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 c003160:	4b1f      	ldr	r3, [pc, #124]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003162:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c003168:	68fb      	ldr	r3, [r7, #12]
 c00316a:	43db      	mvns	r3, r3
 c00316c:	693a      	ldr	r2, [r7, #16]
 c00316e:	4013      	ands	r3, r2
 c003170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 c003172:	683b      	ldr	r3, [r7, #0]
 c003174:	685b      	ldr	r3, [r3, #4]
 c003176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00317a:	2b00      	cmp	r3, #0
 c00317c:	d003      	beq.n	c003186 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 c00317e:	693a      	ldr	r2, [r7, #16]
 c003180:	68fb      	ldr	r3, [r7, #12]
 c003182:	4313      	orrs	r3, r2
 c003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 c003186:	4a16      	ldr	r2, [pc, #88]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003188:	693b      	ldr	r3, [r7, #16]
 c00318a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 c00318e:	4b14      	ldr	r3, [pc, #80]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c003190:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c003194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c003196:	68fb      	ldr	r3, [r7, #12]
 c003198:	43db      	mvns	r3, r3
 c00319a:	693a      	ldr	r2, [r7, #16]
 c00319c:	4013      	ands	r3, r2
 c00319e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 c0031a0:	683b      	ldr	r3, [r7, #0]
 c0031a2:	685b      	ldr	r3, [r3, #4]
 c0031a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0031a8:	2b00      	cmp	r3, #0
 c0031aa:	d003      	beq.n	c0031b4 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 c0031ac:	693a      	ldr	r2, [r7, #16]
 c0031ae:	68fb      	ldr	r3, [r7, #12]
 c0031b0:	4313      	orrs	r3, r2
 c0031b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 c0031b4:	4a0a      	ldr	r2, [pc, #40]	; (c0031e0 <HAL_GPIO_Init+0x2e0>)
 c0031b6:	693b      	ldr	r3, [r7, #16]
 c0031b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 c0031bc:	697b      	ldr	r3, [r7, #20]
 c0031be:	3301      	adds	r3, #1
 c0031c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0031c2:	683b      	ldr	r3, [r7, #0]
 c0031c4:	681a      	ldr	r2, [r3, #0]
 c0031c6:	697b      	ldr	r3, [r7, #20]
 c0031c8:	fa22 f303 	lsr.w	r3, r2, r3
 c0031cc:	2b00      	cmp	r3, #0
 c0031ce:	f47f ae9f 	bne.w	c002f10 <HAL_GPIO_Init+0x10>
  }
}
 c0031d2:	bf00      	nop
 c0031d4:	bf00      	nop
 c0031d6:	371c      	adds	r7, #28
 c0031d8:	46bd      	mov	sp, r7
 c0031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0031de:	4770      	bx	lr
 c0031e0:	5002f400 	.word	0x5002f400
 c0031e4:	52020000 	.word	0x52020000
 c0031e8:	52020400 	.word	0x52020400
 c0031ec:	52020800 	.word	0x52020800
 c0031f0:	52020c00 	.word	0x52020c00
 c0031f4:	52021000 	.word	0x52021000
 c0031f8:	52021400 	.word	0x52021400
 c0031fc:	52021800 	.word	0x52021800

0c003200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 c003200:	b480      	push	{r7}
 c003202:	b083      	sub	sp, #12
 c003204:	af00      	add	r7, sp, #0
 c003206:	6078      	str	r0, [r7, #4]
 c003208:	460b      	mov	r3, r1
 c00320a:	807b      	strh	r3, [r7, #2]
 c00320c:	4613      	mov	r3, r2
 c00320e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c003210:	787b      	ldrb	r3, [r7, #1]
 c003212:	2b00      	cmp	r3, #0
 c003214:	d003      	beq.n	c00321e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c003216:	887a      	ldrh	r2, [r7, #2]
 c003218:	687b      	ldr	r3, [r7, #4]
 c00321a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 c00321c:	e002      	b.n	c003224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c00321e:	887a      	ldrh	r2, [r7, #2]
 c003220:	687b      	ldr	r3, [r7, #4]
 c003222:	629a      	str	r2, [r3, #40]	; 0x28
}
 c003224:	bf00      	nop
 c003226:	370c      	adds	r7, #12
 c003228:	46bd      	mov	sp, r7
 c00322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00322e:	4770      	bx	lr

0c003230 <HAL_GPIO_ConfigPinAttributes>:
  * @param  GPIO_Pin specifies the pin(s) to configure the secure attribute
  * @param  PinAttributes specifies the pin(s) to be set in secure mode, other being set non secured.
  * @retval None
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
 c003230:	b480      	push	{r7}
 c003232:	b089      	sub	sp, #36	; 0x24
 c003234:	af00      	add	r7, sp, #0
 c003236:	60f8      	str	r0, [r7, #12]
 c003238:	460b      	mov	r3, r1
 c00323a:	607a      	str	r2, [r7, #4]
 c00323c:	817b      	strh	r3, [r7, #10]
  uint32_t position = 0U;
 c00323e:	2300      	movs	r3, #0
 c003240:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  temp = GPIOx->SECCFGR;
 c003242:	68fb      	ldr	r3, [r7, #12]
 c003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c003246:	61bb      	str	r3, [r7, #24]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 c003248:	e01b      	b.n	c003282 <HAL_GPIO_ConfigPinAttributes+0x52>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
 c00324a:	897a      	ldrh	r2, [r7, #10]
 c00324c:	2101      	movs	r1, #1
 c00324e:	69fb      	ldr	r3, [r7, #28]
 c003250:	fa01 f303 	lsl.w	r3, r1, r3
 c003254:	4013      	ands	r3, r2
 c003256:	617b      	str	r3, [r7, #20]

    if (iocurrent != 0U)
 c003258:	697b      	ldr	r3, [r7, #20]
 c00325a:	2b00      	cmp	r3, #0
 c00325c:	d00e      	beq.n	c00327c <HAL_GPIO_ConfigPinAttributes+0x4c>
    {
      /* Configure the IO secure attribute */
      temp &= ~(GPIO_SECCFGR_SEC0 << position) ;
 c00325e:	2201      	movs	r2, #1
 c003260:	69fb      	ldr	r3, [r7, #28]
 c003262:	fa02 f303 	lsl.w	r3, r2, r3
 c003266:	43db      	mvns	r3, r3
 c003268:	69ba      	ldr	r2, [r7, #24]
 c00326a:	4013      	ands	r3, r2
 c00326c:	61bb      	str	r3, [r7, #24]
      temp |= (PinAttributes << position);
 c00326e:	687a      	ldr	r2, [r7, #4]
 c003270:	69fb      	ldr	r3, [r7, #28]
 c003272:	fa02 f303 	lsl.w	r3, r2, r3
 c003276:	69ba      	ldr	r2, [r7, #24]
 c003278:	4313      	orrs	r3, r2
 c00327a:	61bb      	str	r3, [r7, #24]
    }
    position++;
 c00327c:	69fb      	ldr	r3, [r7, #28]
 c00327e:	3301      	adds	r3, #1
 c003280:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 c003282:	897a      	ldrh	r2, [r7, #10]
 c003284:	69fb      	ldr	r3, [r7, #28]
 c003286:	fa42 f303 	asr.w	r3, r2, r3
 c00328a:	2b00      	cmp	r3, #0
 c00328c:	d1dd      	bne.n	c00324a <HAL_GPIO_ConfigPinAttributes+0x1a>
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c00328e:	68fb      	ldr	r3, [r7, #12]
 c003290:	69ba      	ldr	r2, [r7, #24]
 c003292:	631a      	str	r2, [r3, #48]	; 0x30
}
 c003294:	bf00      	nop
 c003296:	3724      	adds	r7, #36	; 0x24
 c003298:	46bd      	mov	sp, r7
 c00329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00329e:	4770      	bx	lr

0c0032a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c0032a0:	b480      	push	{r7}
 c0032a2:	b085      	sub	sp, #20
 c0032a4:	af00      	add	r7, sp, #0
 c0032a6:	6078      	str	r0, [r7, #4]
 c0032a8:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c0032aa:	683b      	ldr	r3, [r7, #0]
 c0032ac:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c0032b0:	d216      	bcs.n	c0032e0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c0032b2:	687b      	ldr	r3, [r7, #4]
 c0032b4:	0f1b      	lsrs	r3, r3, #28
 c0032b6:	015a      	lsls	r2, r3, #5
 c0032b8:	687b      	ldr	r3, [r7, #4]
 c0032ba:	f003 031f 	and.w	r3, r3, #31
 c0032be:	4413      	add	r3, r2
 c0032c0:	2b32      	cmp	r3, #50	; 0x32
 c0032c2:	d80d      	bhi.n	c0032e0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c0032c4:	687b      	ldr	r3, [r7, #4]
 c0032c6:	f003 0320 	and.w	r3, r3, #32
 c0032ca:	2b00      	cmp	r3, #0
 c0032cc:	d00a      	beq.n	c0032e4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
 c0032ce:	687b      	ldr	r3, [r7, #4]
 c0032d0:	0f1b      	lsrs	r3, r3, #28
 c0032d2:	015a      	lsls	r2, r3, #5
 c0032d4:	687b      	ldr	r3, [r7, #4]
 c0032d6:	f003 031f 	and.w	r3, r3, #31
 c0032da:	4413      	add	r3, r2
 c0032dc:	2b00      	cmp	r3, #0
 c0032de:	d001      	beq.n	c0032e4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
  {
    return HAL_ERROR;
 c0032e0:	2301      	movs	r3, #1
 c0032e2:	e0a8      	b.n	c003436 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x196>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c0032e4:	687b      	ldr	r3, [r7, #4]
 c0032e6:	f003 0320 	and.w	r3, r3, #32
 c0032ea:	2b00      	cmp	r3, #0
 c0032ec:	d04e      	beq.n	c00338c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0032ee:	683a      	ldr	r2, [r7, #0]
 c0032f0:	f240 1301 	movw	r3, #257	; 0x101
 c0032f4:	4013      	ands	r3, r2
 c0032f6:	f240 1201 	movw	r2, #257	; 0x101
 c0032fa:	4293      	cmp	r3, r2
 c0032fc:	d10e      	bne.n	c00331c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x7c>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c0032fe:	4b51      	ldr	r3, [pc, #324]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003300:	691b      	ldr	r3, [r3, #16]
 c003302:	4b50      	ldr	r3, [pc, #320]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003304:	f04f 32ff 	mov.w	r2, #4294967295
 c003308:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c00330a:	4b4e      	ldr	r3, [pc, #312]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00330c:	695b      	ldr	r3, [r3, #20]
 c00330e:	4a4d      	ldr	r2, [pc, #308]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003310:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c003314:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c003318:	6153      	str	r3, [r2, #20]
 c00331a:	e00f      	b.n	c00333c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c00331c:	683b      	ldr	r3, [r7, #0]
 c00331e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c003322:	2b00      	cmp	r3, #0
 c003324:	d00a      	beq.n	c00333c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c003326:	4b47      	ldr	r3, [pc, #284]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003328:	691b      	ldr	r3, [r3, #16]
 c00332a:	4b46      	ldr	r3, [pc, #280]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00332c:	2200      	movs	r2, #0
 c00332e:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c003330:	4b44      	ldr	r3, [pc, #272]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003332:	695b      	ldr	r3, [r3, #20]
 c003334:	4a43      	ldr	r2, [pc, #268]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003336:	0cdb      	lsrs	r3, r3, #19
 c003338:	04db      	lsls	r3, r3, #19
 c00333a:	6153      	str	r3, [r2, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c00333c:	683a      	ldr	r2, [r7, #0]
 c00333e:	f240 2302 	movw	r3, #514	; 0x202
 c003342:	4013      	ands	r3, r2
 c003344:	f240 2202 	movw	r2, #514	; 0x202
 c003348:	4293      	cmp	r3, r2
 c00334a:	d10e      	bne.n	c00336a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xca>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c00334c:	4b3d      	ldr	r3, [pc, #244]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00334e:	6a1b      	ldr	r3, [r3, #32]
 c003350:	4b3c      	ldr	r3, [pc, #240]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003352:	f04f 32ff 	mov.w	r2, #4294967295
 c003356:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c003358:	4b3a      	ldr	r3, [pc, #232]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00335c:	4a39      	ldr	r2, [pc, #228]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00335e:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c003362:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c003366:	6253      	str	r3, [r2, #36]	; 0x24
 c003368:	e064      	b.n	c003434 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c00336a:	683b      	ldr	r3, [r7, #0]
 c00336c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003370:	2b00      	cmp	r3, #0
 c003372:	d05f      	beq.n	c003434 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c003374:	4b33      	ldr	r3, [pc, #204]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003376:	6a1b      	ldr	r3, [r3, #32]
 c003378:	4b32      	ldr	r3, [pc, #200]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00337a:	2200      	movs	r2, #0
 c00337c:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c00337e:	4b31      	ldr	r3, [pc, #196]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003382:	4a30      	ldr	r2, [pc, #192]	; (c003444 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c003384:	0cdb      	lsrs	r3, r3, #19
 c003386:	04db      	lsls	r3, r3, #19
 c003388:	6253      	str	r3, [r2, #36]	; 0x24
 c00338a:	e053      	b.n	c003434 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
  {
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c00338c:	687b      	ldr	r3, [r7, #4]
 c00338e:	0f1a      	lsrs	r2, r3, #28
 c003390:	4b2d      	ldr	r3, [pc, #180]	; (c003448 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a8>)
 c003392:	4413      	add	r3, r2
 c003394:	009b      	lsls	r3, r3, #2
 c003396:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c003398:	683a      	ldr	r2, [r7, #0]
 c00339a:	f240 1301 	movw	r3, #257	; 0x101
 c00339e:	4013      	ands	r3, r2
 c0033a0:	f240 1201 	movw	r2, #257	; 0x101
 c0033a4:	4293      	cmp	r3, r2
 c0033a6:	d10a      	bne.n	c0033be <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x11e>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0033a8:	68fb      	ldr	r3, [r7, #12]
 c0033aa:	6819      	ldr	r1, [r3, #0]
 c0033ac:	687b      	ldr	r3, [r7, #4]
 c0033ae:	f003 031f 	and.w	r3, r3, #31
 c0033b2:	2201      	movs	r2, #1
 c0033b4:	409a      	lsls	r2, r3
 c0033b6:	68fb      	ldr	r3, [r7, #12]
 c0033b8:	430a      	orrs	r2, r1
 c0033ba:	601a      	str	r2, [r3, #0]
 c0033bc:	e010      	b.n	c0033e0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c0033be:	683b      	ldr	r3, [r7, #0]
 c0033c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0033c4:	2b00      	cmp	r3, #0
 c0033c6:	d00b      	beq.n	c0033e0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0033c8:	68fb      	ldr	r3, [r7, #12]
 c0033ca:	6819      	ldr	r1, [r3, #0]
 c0033cc:	687b      	ldr	r3, [r7, #4]
 c0033ce:	f003 031f 	and.w	r3, r3, #31
 c0033d2:	2201      	movs	r2, #1
 c0033d4:	fa02 f303 	lsl.w	r3, r2, r3
 c0033d8:	43da      	mvns	r2, r3
 c0033da:	68fb      	ldr	r3, [r7, #12]
 c0033dc:	400a      	ands	r2, r1
 c0033de:	601a      	str	r2, [r3, #0]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC->PRIVCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0033e0:	687b      	ldr	r3, [r7, #4]
 c0033e2:	0f1a      	lsrs	r2, r3, #28
 c0033e4:	4b19      	ldr	r3, [pc, #100]	; (c00344c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1ac>)
 c0033e6:	4413      	add	r3, r2
 c0033e8:	009b      	lsls	r3, r3, #2
 c0033ea:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0033ec:	683a      	ldr	r2, [r7, #0]
 c0033ee:	f240 2302 	movw	r3, #514	; 0x202
 c0033f2:	4013      	ands	r3, r2
 c0033f4:	f240 2202 	movw	r2, #514	; 0x202
 c0033f8:	4293      	cmp	r3, r2
 c0033fa:	d10a      	bne.n	c003412 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x172>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0033fc:	68fb      	ldr	r3, [r7, #12]
 c0033fe:	6819      	ldr	r1, [r3, #0]
 c003400:	687b      	ldr	r3, [r7, #4]
 c003402:	f003 031f 	and.w	r3, r3, #31
 c003406:	2201      	movs	r2, #1
 c003408:	409a      	lsls	r2, r3
 c00340a:	68fb      	ldr	r3, [r7, #12]
 c00340c:	430a      	orrs	r2, r1
 c00340e:	601a      	str	r2, [r3, #0]
 c003410:	e010      	b.n	c003434 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c003412:	683b      	ldr	r3, [r7, #0]
 c003414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003418:	2b00      	cmp	r3, #0
 c00341a:	d00b      	beq.n	c003434 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c00341c:	68fb      	ldr	r3, [r7, #12]
 c00341e:	6819      	ldr	r1, [r3, #0]
 c003420:	687b      	ldr	r3, [r7, #4]
 c003422:	f003 031f 	and.w	r3, r3, #31
 c003426:	2201      	movs	r2, #1
 c003428:	fa02 f303 	lsl.w	r3, r2, r3
 c00342c:	43da      	mvns	r2, r3
 c00342e:	68fb      	ldr	r3, [r7, #12]
 c003430:	400a      	ands	r2, r1
 c003432:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c003434:	2300      	movs	r3, #0
}
 c003436:	4618      	mov	r0, r3
 c003438:	3714      	adds	r7, #20
 c00343a:	46bd      	mov	sp, r7
 c00343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003440:	4770      	bx	lr
 c003442:	bf00      	nop
 c003444:	50032400 	.word	0x50032400
 c003448:	1400c904 	.word	0x1400c904
 c00344c:	1400c908 	.word	0x1400c908

0c003450 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           const MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c003450:	b480      	push	{r7}
 c003452:	b089      	sub	sp, #36	; 0x24
 c003454:	af00      	add	r7, sp, #0
 c003456:	6078      	str	r0, [r7, #4]
 c003458:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00345a:	687b      	ldr	r3, [r7, #4]
 c00345c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c003460:	d00b      	beq.n	c00347a <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c003462:	687b      	ldr	r3, [r7, #4]
 c003464:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c003468:	d007      	beq.n	c00347a <HAL_GTZC_MPCBB_ConfigMem+0x2a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c00346a:	687b      	ldr	r3, [r7, #4]
 c00346c:	4a36      	ldr	r2, [pc, #216]	; (c003548 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c00346e:	4293      	cmp	r3, r2
 c003470:	d003      	beq.n	c00347a <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c003472:	687b      	ldr	r3, [r7, #4]
 c003474:	4a35      	ldr	r2, [pc, #212]	; (c00354c <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c003476:	4293      	cmp	r3, r2
 c003478:	d111      	bne.n	c00349e <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c00347a:	683b      	ldr	r3, [r7, #0]
 c00347c:	681b      	ldr	r3, [r3, #0]
 c00347e:	2b00      	cmp	r3, #0
 c003480:	d004      	beq.n	c00348c <HAL_GTZC_MPCBB_ConfigMem+0x3c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c003482:	683b      	ldr	r3, [r7, #0]
 c003484:	681b      	ldr	r3, [r3, #0]
 c003486:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c00348a:	d108      	bne.n	c00349e <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c00348c:	683b      	ldr	r3, [r7, #0]
 c00348e:	685b      	ldr	r3, [r3, #4]
 c003490:	2b00      	cmp	r3, #0
 c003492:	d006      	beq.n	c0034a2 <HAL_GTZC_MPCBB_ConfigMem+0x52>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c003494:	683b      	ldr	r3, [r7, #0]
 c003496:	685b      	ldr	r3, [r3, #4]
 c003498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c00349c:	d001      	beq.n	c0034a2 <HAL_GTZC_MPCBB_ConfigMem+0x52>
  {
    return HAL_ERROR;
 c00349e:	2301      	movs	r3, #1
 c0034a0:	e04b      	b.n	c00353a <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c0034a2:	683b      	ldr	r3, [r7, #0]
 c0034a4:	685b      	ldr	r3, [r3, #4]
 c0034a6:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c0034a8:	683b      	ldr	r3, [r7, #0]
 c0034aa:	681b      	ldr	r3, [r3, #0]
 c0034ac:	693a      	ldr	r2, [r7, #16]
 c0034ae:	4313      	orrs	r3, r2
 c0034b0:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0034b2:	687b      	ldr	r3, [r7, #4]
 c0034b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c0034b8:	d003      	beq.n	c0034c2 <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c0034ba:	687b      	ldr	r3, [r7, #4]
 c0034bc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c0034c0:	d105      	bne.n	c0034ce <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c0034c2:	4b23      	ldr	r3, [pc, #140]	; (c003550 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c0034c4:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c0034c6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 c0034ca:	61bb      	str	r3, [r7, #24]
 c0034cc:	e004      	b.n	c0034d8 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c0034ce:	4b21      	ldr	r3, [pc, #132]	; (c003554 <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c0034d0:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c0034d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c0034d6:	61bb      	str	r3, [r7, #24]
  }

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c0034d8:	69bb      	ldr	r3, [r7, #24]
 c0034da:	0b5b      	lsrs	r3, r3, #13
 c0034dc:	60fb      	str	r3, [r7, #12]
  for (i = 0U; i < size_in_superblocks; i++)
 c0034de:	2300      	movs	r3, #0
 c0034e0:	617b      	str	r3, [r7, #20]
 c0034e2:	e00c      	b.n	c0034fe <HAL_GTZC_MPCBB_ConfigMem+0xae>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c0034e4:	683b      	ldr	r3, [r7, #0]
 c0034e6:	697a      	ldr	r2, [r7, #20]
 c0034e8:	3202      	adds	r2, #2
 c0034ea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c0034ee:	69fb      	ldr	r3, [r7, #28]
 c0034f0:	697a      	ldr	r2, [r7, #20]
 c0034f2:	3240      	adds	r2, #64	; 0x40
 c0034f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c0034f8:	697b      	ldr	r3, [r7, #20]
 c0034fa:	3301      	adds	r3, #1
 c0034fc:	617b      	str	r3, [r7, #20]
 c0034fe:	697a      	ldr	r2, [r7, #20]
 c003500:	68fb      	ldr	r3, [r7, #12]
 c003502:	429a      	cmp	r2, r3
 c003504:	d3ee      	bcc.n	c0034e4 <HAL_GTZC_MPCBB_ConfigMem+0x94>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c003506:	69fb      	ldr	r3, [r7, #28]
 c003508:	681b      	ldr	r3, [r3, #0]
 c00350a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c00350e:	693b      	ldr	r3, [r7, #16]
 c003510:	431a      	orrs	r2, r3
 c003512:	69fb      	ldr	r3, [r7, #28]
 c003514:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);

  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c003516:	69bb      	ldr	r3, [r7, #24]
 c003518:	0b5b      	lsrs	r3, r3, #13
 c00351a:	2201      	movs	r2, #1
 c00351c:	fa02 f303 	lsl.w	r3, r2, r3
 c003520:	3b01      	subs	r3, #1
 c003522:	60bb      	str	r3, [r7, #8]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c003524:	69fb      	ldr	r3, [r7, #28]
 c003526:	691a      	ldr	r2, [r3, #16]
 c003528:	68bb      	ldr	r3, [r7, #8]
 c00352a:	43db      	mvns	r3, r3
 c00352c:	401a      	ands	r2, r3
 c00352e:	683b      	ldr	r3, [r7, #0]
 c003530:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c003532:	431a      	orrs	r2, r3
 c003534:	69fb      	ldr	r3, [r7, #28]
 c003536:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 c003538:	2300      	movs	r3, #0
}
 c00353a:	4618      	mov	r0, r3
 c00353c:	3724      	adds	r7, #36	; 0x24
 c00353e:	46bd      	mov	sp, r7
 c003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003544:	4770      	bx	lr
 c003546:	bf00      	nop
 c003548:	20030000 	.word	0x20030000
 c00354c:	30030000 	.word	0x30030000
 c003550:	50032c00 	.word	0x50032c00
 c003554:	50033000 	.word	0x50033000

0c003558 <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 c003558:	b580      	push	{r7, lr}
 c00355a:	b082      	sub	sp, #8
 c00355c:	af00      	add	r7, sp, #0
 c00355e:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if (hhash == NULL)
 c003560:	687b      	ldr	r3, [r7, #4]
 c003562:	2b00      	cmp	r3, #0
 c003564:	d101      	bne.n	c00356a <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 c003566:	2301      	movs	r3, #1
 c003568:	e043      	b.n	c0035f2 <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if (hhash->State == HAL_HASH_STATE_RESET)
 c00356a:	687b      	ldr	r3, [r7, #4]
 c00356c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c003570:	b2db      	uxtb	r3, r3
 c003572:	2b00      	cmp	r3, #0
 c003574:	d106      	bne.n	c003584 <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 c003576:	687b      	ldr	r3, [r7, #4]
 c003578:	2200      	movs	r2, #0
 c00357a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 c00357e:	6878      	ldr	r0, [r7, #4]
 c003580:	f7fe fb44 	bl	c001c0c <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 c003584:	687b      	ldr	r3, [r7, #4]
 c003586:	2202      	movs	r2, #2
 c003588:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 c00358c:	687b      	ldr	r3, [r7, #4]
 c00358e:	2200      	movs	r2, #0
 c003590:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 c003592:	687b      	ldr	r3, [r7, #4]
 c003594:	2200      	movs	r2, #0
 c003596:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 c003598:	687b      	ldr	r3, [r7, #4]
 c00359a:	2200      	movs	r2, #0
 c00359c:	625a      	str	r2, [r3, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 c00359e:	687b      	ldr	r3, [r7, #4]
 c0035a0:	2200      	movs	r2, #0
 c0035a2:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 c0035a4:	687b      	ldr	r3, [r7, #4]
 c0035a6:	2200      	movs	r2, #0
 c0035a8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 c0035ac:	687b      	ldr	r3, [r7, #4]
 c0035ae:	2201      	movs	r2, #1
 c0035b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 c0035b4:	687b      	ldr	r3, [r7, #4]
 c0035b6:	2200      	movs	r2, #0
 c0035b8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 c0035bc:	4b0f      	ldr	r3, [pc, #60]	; (c0035fc <HAL_HASH_Init+0xa4>)
 c0035be:	681b      	ldr	r3, [r3, #0]
 c0035c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c0035c4:	687b      	ldr	r3, [r7, #4]
 c0035c6:	681b      	ldr	r3, [r3, #0]
 c0035c8:	490c      	ldr	r1, [pc, #48]	; (c0035fc <HAL_HASH_Init+0xa4>)
 c0035ca:	4313      	orrs	r3, r2
 c0035cc:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
  __HAL_HASH_RESET_MDMAT();
 c0035ce:	4b0b      	ldr	r3, [pc, #44]	; (c0035fc <HAL_HASH_Init+0xa4>)
 c0035d0:	681b      	ldr	r3, [r3, #0]
 c0035d2:	4a0a      	ldr	r2, [pc, #40]	; (c0035fc <HAL_HASH_Init+0xa4>)
 c0035d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 c0035d8:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 c0035da:	687b      	ldr	r3, [r7, #4]
 c0035dc:	2200      	movs	r2, #0
 c0035de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 c0035e2:	687b      	ldr	r3, [r7, #4]
 c0035e4:	2201      	movs	r2, #1
 c0035e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 c0035ea:	687b      	ldr	r3, [r7, #4]
 c0035ec:	2200      	movs	r2, #0
 c0035ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 c0035f0:	2300      	movs	r3, #0
}
 c0035f2:	4618      	mov	r0, r3
 c0035f4:	3708      	adds	r7, #8
 c0035f6:	46bd      	mov	sp, r7
 c0035f8:	bd80      	pop	{r7, pc}
 c0035fa:	bf00      	nop
 c0035fc:	520c0400 	.word	0x520c0400

0c003600 <HAL_HASH_MD5_Start>:
  * @param  Timeout Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_MD5_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t *pOutBuffer,
                                     uint32_t Timeout)
{
 c003600:	b580      	push	{r7, lr}
 c003602:	b086      	sub	sp, #24
 c003604:	af02      	add	r7, sp, #8
 c003606:	60f8      	str	r0, [r7, #12]
 c003608:	60b9      	str	r1, [r7, #8]
 c00360a:	607a      	str	r2, [r7, #4]
 c00360c:	603b      	str	r3, [r7, #0]
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_MD5);
 c00360e:	2380      	movs	r3, #128	; 0x80
 c003610:	9301      	str	r3, [sp, #4]
 c003612:	69bb      	ldr	r3, [r7, #24]
 c003614:	9300      	str	r3, [sp, #0]
 c003616:	683b      	ldr	r3, [r7, #0]
 c003618:	687a      	ldr	r2, [r7, #4]
 c00361a:	68b9      	ldr	r1, [r7, #8]
 c00361c:	68f8      	ldr	r0, [r7, #12]
 c00361e:	f000 fa21 	bl	c003a64 <HASH_Start>
 c003622:	4603      	mov	r3, r0
}
 c003624:	4618      	mov	r0, r3
 c003626:	3710      	adds	r7, #16
 c003628:	46bd      	mov	sp, r7
 c00362a:	bd80      	pop	{r7, pc}

0c00362c <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
 c00362c:	b480      	push	{r7}
 c00362e:	b087      	sub	sp, #28
 c003630:	af00      	add	r7, sp, #0
 c003632:	60f8      	str	r0, [r7, #12]
 c003634:	60b9      	str	r1, [r7, #8]
 c003636:	607a      	str	r2, [r7, #4]
  uint32_t buffercounter;
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 c003638:	68bb      	ldr	r3, [r7, #8]
 c00363a:	613b      	str	r3, [r7, #16]

  for (buffercounter = 0U; buffercounter < Size; buffercounter += 4U)
 c00363c:	2300      	movs	r3, #0
 c00363e:	617b      	str	r3, [r7, #20]
 c003640:	e057      	b.n	c0036f2 <HASH_WriteData+0xc6>
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t *)inputaddr;
 c003642:	693b      	ldr	r3, [r7, #16]
 c003644:	4a30      	ldr	r2, [pc, #192]	; (c003708 <HASH_WriteData+0xdc>)
 c003646:	681b      	ldr	r3, [r3, #0]
 c003648:	6053      	str	r3, [r2, #4]
    inputaddr += 4U;
 c00364a:	693b      	ldr	r3, [r7, #16]
 c00364c:	3304      	adds	r3, #4
 c00364e:	613b      	str	r3, [r7, #16]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter + 4U) < Size))
 c003650:	68fb      	ldr	r3, [r7, #12]
 c003652:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 c003656:	2b01      	cmp	r3, #1
 c003658:	d148      	bne.n	c0036ec <HASH_WriteData+0xc0>
 c00365a:	697b      	ldr	r3, [r7, #20]
 c00365c:	3304      	adds	r3, #4
 c00365e:	687a      	ldr	r2, [r7, #4]
 c003660:	429a      	cmp	r2, r3
 c003662:	d943      	bls.n	c0036ec <HASH_WriteData+0xc0>
    {
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 c003664:	4b28      	ldr	r3, [pc, #160]	; (c003708 <HASH_WriteData+0xdc>)
 c003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003668:	f003 0301 	and.w	r3, r3, #1
 c00366c:	2b01      	cmp	r3, #1
 c00366e:	d13d      	bne.n	c0036ec <HASH_WriteData+0xc0>
      {
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 c003670:	68fb      	ldr	r3, [r7, #12]
 c003672:	2200      	movs	r2, #0
 c003674:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 c003678:	68fb      	ldr	r3, [r7, #12]
 c00367a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c00367e:	2b02      	cmp	r3, #2
 c003680:	d004      	beq.n	c00368c <HASH_WriteData+0x60>
 c003682:	68fb      	ldr	r3, [r7, #12]
 c003684:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003688:	2b04      	cmp	r3, #4
 c00368a:	d10a      	bne.n	c0036a2 <HASH_WriteData+0x76>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr = (uint8_t *)inputaddr;
 c00368c:	693b      	ldr	r3, [r7, #16]
 c00368e:	461a      	mov	r2, r3
 c003690:	68fb      	ldr	r3, [r7, #12]
 c003692:	60da      	str	r2, [r3, #12]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - (buffercounter + 4U);
 c003694:	687a      	ldr	r2, [r7, #4]
 c003696:	697b      	ldr	r3, [r7, #20]
 c003698:	1ad3      	subs	r3, r2, r3
 c00369a:	1f1a      	subs	r2, r3, #4
 c00369c:	68fb      	ldr	r3, [r7, #12]
 c00369e:	621a      	str	r2, [r3, #32]
 c0036a0:	e01e      	b.n	c0036e0 <HASH_WriteData+0xb4>
        }
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 c0036a2:	68fb      	ldr	r3, [r7, #12]
 c0036a4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c0036a8:	2b03      	cmp	r3, #3
 c0036aa:	d004      	beq.n	c0036b6 <HASH_WriteData+0x8a>
 c0036ac:	68fb      	ldr	r3, [r7, #12]
 c0036ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c0036b2:	2b05      	cmp	r3, #5
 c0036b4:	d10a      	bne.n	c0036cc <HASH_WriteData+0xa0>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashKeyBuffPtr  = (uint8_t *)inputaddr;
 c0036b6:	693b      	ldr	r3, [r7, #16]
 c0036b8:	461a      	mov	r2, r3
 c0036ba:	68fb      	ldr	r3, [r7, #12]
 c0036bc:	615a      	str	r2, [r3, #20]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashKeyCount  =  Size - (buffercounter + 4U);
 c0036be:	687a      	ldr	r2, [r7, #4]
 c0036c0:	697b      	ldr	r3, [r7, #20]
 c0036c2:	1ad3      	subs	r3, r2, r3
 c0036c4:	1f1a      	subs	r2, r3, #4
 c0036c6:	68fb      	ldr	r3, [r7, #12]
 c0036c8:	629a      	str	r2, [r3, #40]	; 0x28
 c0036ca:	e009      	b.n	c0036e0 <HASH_WriteData+0xb4>
        }
        else
        {
          /* Unexpected phase: unlock process and report error */
          hhash->State = HAL_HASH_STATE_READY;
 c0036cc:	68fb      	ldr	r3, [r7, #12]
 c0036ce:	2201      	movs	r2, #1
 c0036d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          __HAL_UNLOCK(hhash);
 c0036d4:	68fb      	ldr	r3, [r7, #12]
 c0036d6:	2200      	movs	r2, #0
 c0036d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 c0036dc:	2301      	movs	r3, #1
 c0036de:	e00d      	b.n	c0036fc <HASH_WriteData+0xd0>
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 c0036e0:	68fb      	ldr	r3, [r7, #12]
 c0036e2:	2208      	movs	r2, #8
 c0036e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_OK;
 c0036e8:	2300      	movs	r3, #0
 c0036ea:	e007      	b.n	c0036fc <HASH_WriteData+0xd0>
  for (buffercounter = 0U; buffercounter < Size; buffercounter += 4U)
 c0036ec:	697b      	ldr	r3, [r7, #20]
 c0036ee:	3304      	adds	r3, #4
 c0036f0:	617b      	str	r3, [r7, #20]
 c0036f2:	697a      	ldr	r2, [r7, #20]
 c0036f4:	687b      	ldr	r3, [r7, #4]
 c0036f6:	429a      	cmp	r2, r3
 c0036f8:	d3a3      	bcc.n	c003642 <HASH_WriteData+0x16>
      } /* if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))  */
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */
  return  HAL_OK;
 c0036fa:	2300      	movs	r3, #0
}
 c0036fc:	4618      	mov	r0, r3
 c0036fe:	371c      	adds	r7, #28
 c003700:	46bd      	mov	sp, r7
 c003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003706:	4770      	bx	lr
 c003708:	520c0400 	.word	0x520c0400

0c00370c <HASH_GetDigest>:
  * @param  pMsgDigest pointer to the computed digest.
  * @param  Size message digest size in bytes.
  * @retval None
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
 c00370c:	b480      	push	{r7}
 c00370e:	b09d      	sub	sp, #116	; 0x74
 c003710:	af00      	add	r7, sp, #0
 c003712:	6078      	str	r0, [r7, #4]
 c003714:	460b      	mov	r3, r1
 c003716:	70fb      	strb	r3, [r7, #3]
  uint32_t msgdigest = (uint32_t)pMsgDigest;
 c003718:	687b      	ldr	r3, [r7, #4]
 c00371a:	66fb      	str	r3, [r7, #108]	; 0x6c

  switch (Size)
 c00371c:	78fb      	ldrb	r3, [r7, #3]
 c00371e:	3b10      	subs	r3, #16
 c003720:	2b10      	cmp	r3, #16
 c003722:	f200 810d 	bhi.w	c003940 <HASH_GetDigest+0x234>
 c003726:	a201      	add	r2, pc, #4	; (adr r2, c00372c <HASH_GetDigest+0x20>)
 c003728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c00372c:	0c003771 	.word	0x0c003771
 c003730:	0c003941 	.word	0x0c003941
 c003734:	0c003941 	.word	0x0c003941
 c003738:	0c003941 	.word	0x0c003941
 c00373c:	0c0037bd 	.word	0x0c0037bd
 c003740:	0c003941 	.word	0x0c003941
 c003744:	0c003941 	.word	0x0c003941
 c003748:	0c003941 	.word	0x0c003941
 c00374c:	0c003941 	.word	0x0c003941
 c003750:	0c003941 	.word	0x0c003941
 c003754:	0c003941 	.word	0x0c003941
 c003758:	0c003941 	.word	0x0c003941
 c00375c:	0c00381d 	.word	0x0c00381d
 c003760:	0c003941 	.word	0x0c003941
 c003764:	0c003941 	.word	0x0c003941
 c003768:	0c003941 	.word	0x0c003941
 c00376c:	0c0038a5 	.word	0x0c0038a5
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 c003770:	4b77      	ldr	r3, [pc, #476]	; (c003950 <HASH_GetDigest+0x244>)
 c003772:	68da      	ldr	r2, [r3, #12]
 c003774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003776:	65fa      	str	r2, [r7, #92]	; 0x5c
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 c003778:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 c00377a:	ba12      	rev	r2, r2
 c00377c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00377e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003780:	3304      	adds	r3, #4
 c003782:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 c003784:	4b72      	ldr	r3, [pc, #456]	; (c003950 <HASH_GetDigest+0x244>)
 c003786:	691a      	ldr	r2, [r3, #16]
 c003788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00378a:	663a      	str	r2, [r7, #96]	; 0x60
 c00378c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 c00378e:	ba12      	rev	r2, r2
 c003790:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003794:	3304      	adds	r3, #4
 c003796:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 c003798:	4b6d      	ldr	r3, [pc, #436]	; (c003950 <HASH_GetDigest+0x244>)
 c00379a:	695a      	ldr	r2, [r3, #20]
 c00379c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00379e:	667a      	str	r2, [r7, #100]	; 0x64
 c0037a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 c0037a2:	ba12      	rev	r2, r2
 c0037a4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0037a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037a8:	3304      	adds	r3, #4
 c0037aa:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 c0037ac:	4b68      	ldr	r3, [pc, #416]	; (c003950 <HASH_GetDigest+0x244>)
 c0037ae:	699a      	ldr	r2, [r3, #24]
 c0037b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037b2:	66ba      	str	r2, [r7, #104]	; 0x68
 c0037b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 c0037b6:	ba12      	rev	r2, r2
 c0037b8:	601a      	str	r2, [r3, #0]
      break;
 c0037ba:	e0c2      	b.n	c003942 <HASH_GetDigest+0x236>
    case 20:  /* SHA1 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 c0037bc:	4b64      	ldr	r3, [pc, #400]	; (c003950 <HASH_GetDigest+0x244>)
 c0037be:	68da      	ldr	r2, [r3, #12]
 c0037c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037c2:	64ba      	str	r2, [r7, #72]	; 0x48
 c0037c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c0037c6:	ba12      	rev	r2, r2
 c0037c8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0037ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037cc:	3304      	adds	r3, #4
 c0037ce:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 c0037d0:	4b5f      	ldr	r3, [pc, #380]	; (c003950 <HASH_GetDigest+0x244>)
 c0037d2:	691a      	ldr	r2, [r3, #16]
 c0037d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037d6:	64fa      	str	r2, [r7, #76]	; 0x4c
 c0037d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 c0037da:	ba12      	rev	r2, r2
 c0037dc:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0037de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037e0:	3304      	adds	r3, #4
 c0037e2:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 c0037e4:	4b5a      	ldr	r3, [pc, #360]	; (c003950 <HASH_GetDigest+0x244>)
 c0037e6:	695a      	ldr	r2, [r3, #20]
 c0037e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037ea:	653a      	str	r2, [r7, #80]	; 0x50
 c0037ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 c0037ee:	ba12      	rev	r2, r2
 c0037f0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0037f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037f4:	3304      	adds	r3, #4
 c0037f6:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 c0037f8:	4b55      	ldr	r3, [pc, #340]	; (c003950 <HASH_GetDigest+0x244>)
 c0037fa:	699a      	ldr	r2, [r3, #24]
 c0037fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0037fe:	657a      	str	r2, [r7, #84]	; 0x54
 c003800:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 c003802:	ba12      	rev	r2, r2
 c003804:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003808:	3304      	adds	r3, #4
 c00380a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 c00380c:	4b50      	ldr	r3, [pc, #320]	; (c003950 <HASH_GetDigest+0x244>)
 c00380e:	69da      	ldr	r2, [r3, #28]
 c003810:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003812:	65ba      	str	r2, [r7, #88]	; 0x58
 c003814:	6dba      	ldr	r2, [r7, #88]	; 0x58
 c003816:	ba12      	rev	r2, r2
 c003818:	601a      	str	r2, [r3, #0]
      break;
 c00381a:	e092      	b.n	c003942 <HASH_GetDigest+0x236>
    case 28:  /* SHA224 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 c00381c:	4b4c      	ldr	r3, [pc, #304]	; (c003950 <HASH_GetDigest+0x244>)
 c00381e:	68da      	ldr	r2, [r3, #12]
 c003820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003822:	62fa      	str	r2, [r7, #44]	; 0x2c
 c003824:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c003826:	ba12      	rev	r2, r2
 c003828:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00382a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00382c:	3304      	adds	r3, #4
 c00382e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 c003830:	4b47      	ldr	r3, [pc, #284]	; (c003950 <HASH_GetDigest+0x244>)
 c003832:	691a      	ldr	r2, [r3, #16]
 c003834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003836:	633a      	str	r2, [r7, #48]	; 0x30
 c003838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 c00383a:	ba12      	rev	r2, r2
 c00383c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00383e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003840:	3304      	adds	r3, #4
 c003842:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 c003844:	4b42      	ldr	r3, [pc, #264]	; (c003950 <HASH_GetDigest+0x244>)
 c003846:	695a      	ldr	r2, [r3, #20]
 c003848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00384a:	637a      	str	r2, [r7, #52]	; 0x34
 c00384c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 c00384e:	ba12      	rev	r2, r2
 c003850:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003854:	3304      	adds	r3, #4
 c003856:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 c003858:	4b3d      	ldr	r3, [pc, #244]	; (c003950 <HASH_GetDigest+0x244>)
 c00385a:	699a      	ldr	r2, [r3, #24]
 c00385c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00385e:	63ba      	str	r2, [r7, #56]	; 0x38
 c003860:	6bba      	ldr	r2, [r7, #56]	; 0x38
 c003862:	ba12      	rev	r2, r2
 c003864:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003868:	3304      	adds	r3, #4
 c00386a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 c00386c:	4b38      	ldr	r3, [pc, #224]	; (c003950 <HASH_GetDigest+0x244>)
 c00386e:	69da      	ldr	r2, [r3, #28]
 c003870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003872:	63fa      	str	r2, [r7, #60]	; 0x3c
 c003874:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 c003876:	ba12      	rev	r2, r2
 c003878:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00387a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00387c:	3304      	adds	r3, #4
 c00387e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 c003880:	4b34      	ldr	r3, [pc, #208]	; (c003954 <HASH_GetDigest+0x248>)
 c003882:	695a      	ldr	r2, [r3, #20]
 c003884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003886:	643a      	str	r2, [r7, #64]	; 0x40
 c003888:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 c00388a:	ba12      	rev	r2, r2
 c00388c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00388e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003890:	3304      	adds	r3, #4
 c003892:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 c003894:	4b2f      	ldr	r3, [pc, #188]	; (c003954 <HASH_GetDigest+0x248>)
 c003896:	699a      	ldr	r2, [r3, #24]
 c003898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00389a:	647a      	str	r2, [r7, #68]	; 0x44
 c00389c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c00389e:	ba12      	rev	r2, r2
 c0038a0:	601a      	str	r2, [r3, #0]
      break;
 c0038a2:	e04e      	b.n	c003942 <HASH_GetDigest+0x236>
    case 32:   /* SHA256 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 c0038a4:	4b2a      	ldr	r3, [pc, #168]	; (c003950 <HASH_GetDigest+0x244>)
 c0038a6:	68da      	ldr	r2, [r3, #12]
 c0038a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038aa:	60fa      	str	r2, [r7, #12]
 c0038ac:	68fa      	ldr	r2, [r7, #12]
 c0038ae:	ba12      	rev	r2, r2
 c0038b0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0038b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038b4:	3304      	adds	r3, #4
 c0038b6:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 c0038b8:	4b25      	ldr	r3, [pc, #148]	; (c003950 <HASH_GetDigest+0x244>)
 c0038ba:	691a      	ldr	r2, [r3, #16]
 c0038bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038be:	613a      	str	r2, [r7, #16]
 c0038c0:	693a      	ldr	r2, [r7, #16]
 c0038c2:	ba12      	rev	r2, r2
 c0038c4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0038c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038c8:	3304      	adds	r3, #4
 c0038ca:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 c0038cc:	4b20      	ldr	r3, [pc, #128]	; (c003950 <HASH_GetDigest+0x244>)
 c0038ce:	695a      	ldr	r2, [r3, #20]
 c0038d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038d2:	617a      	str	r2, [r7, #20]
 c0038d4:	697a      	ldr	r2, [r7, #20]
 c0038d6:	ba12      	rev	r2, r2
 c0038d8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0038da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038dc:	3304      	adds	r3, #4
 c0038de:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 c0038e0:	4b1b      	ldr	r3, [pc, #108]	; (c003950 <HASH_GetDigest+0x244>)
 c0038e2:	699a      	ldr	r2, [r3, #24]
 c0038e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038e6:	61ba      	str	r2, [r7, #24]
 c0038e8:	69ba      	ldr	r2, [r7, #24]
 c0038ea:	ba12      	rev	r2, r2
 c0038ec:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c0038ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038f0:	3304      	adds	r3, #4
 c0038f2:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 c0038f4:	4b16      	ldr	r3, [pc, #88]	; (c003950 <HASH_GetDigest+0x244>)
 c0038f6:	69da      	ldr	r2, [r3, #28]
 c0038f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0038fa:	61fa      	str	r2, [r7, #28]
 c0038fc:	69fa      	ldr	r2, [r7, #28]
 c0038fe:	ba12      	rev	r2, r2
 c003900:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003904:	3304      	adds	r3, #4
 c003906:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 c003908:	4b12      	ldr	r3, [pc, #72]	; (c003954 <HASH_GetDigest+0x248>)
 c00390a:	695a      	ldr	r2, [r3, #20]
 c00390c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00390e:	623a      	str	r2, [r7, #32]
 c003910:	6a3a      	ldr	r2, [r7, #32]
 c003912:	ba12      	rev	r2, r2
 c003914:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c003916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003918:	3304      	adds	r3, #4
 c00391a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 c00391c:	4b0d      	ldr	r3, [pc, #52]	; (c003954 <HASH_GetDigest+0x248>)
 c00391e:	699a      	ldr	r2, [r3, #24]
 c003920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003922:	627a      	str	r2, [r7, #36]	; 0x24
 c003924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c003926:	ba12      	rev	r2, r2
 c003928:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 c00392a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00392c:	3304      	adds	r3, #4
 c00392e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 c003930:	4b08      	ldr	r3, [pc, #32]	; (c003954 <HASH_GetDigest+0x248>)
 c003932:	69da      	ldr	r2, [r3, #28]
 c003934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003936:	62ba      	str	r2, [r7, #40]	; 0x28
 c003938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 c00393a:	ba12      	rev	r2, r2
 c00393c:	601a      	str	r2, [r3, #0]
      break;
 c00393e:	e000      	b.n	c003942 <HASH_GetDigest+0x236>
    default:
      break;
 c003940:	bf00      	nop
  }
}
 c003942:	bf00      	nop
 c003944:	3774      	adds	r7, #116	; 0x74
 c003946:	46bd      	mov	sp, r7
 c003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00394c:	4770      	bx	lr
 c00394e:	bf00      	nop
 c003950:	520c0400 	.word	0x520c0400
 c003954:	520c0710 	.word	0x520c0710

0c003958 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Timeout)
{
 c003958:	b580      	push	{r7, lr}
 c00395a:	b086      	sub	sp, #24
 c00395c:	af00      	add	r7, sp, #0
 c00395e:	60f8      	str	r0, [r7, #12]
 c003960:	60b9      	str	r1, [r7, #8]
 c003962:	603b      	str	r3, [r7, #0]
 c003964:	4613      	mov	r3, r2
 c003966:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 c003968:	f7fe fdea 	bl	c002540 <HAL_GetTick>
 c00396c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if (Status == RESET)
 c00396e:	79fb      	ldrb	r3, [r7, #7]
 c003970:	2b00      	cmp	r3, #0
 c003972:	d155      	bne.n	c003a20 <HASH_WaitOnFlagUntilTimeout+0xc8>
  {
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 c003974:	e01c      	b.n	c0039b0 <HASH_WaitOnFlagUntilTimeout+0x58>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 c003976:	683b      	ldr	r3, [r7, #0]
 c003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 c00397c:	d018      	beq.n	c0039b0 <HASH_WaitOnFlagUntilTimeout+0x58>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 c00397e:	f7fe fddf 	bl	c002540 <HAL_GetTick>
 c003982:	4602      	mov	r2, r0
 c003984:	697b      	ldr	r3, [r7, #20]
 c003986:	1ad3      	subs	r3, r2, r3
 c003988:	683a      	ldr	r2, [r7, #0]
 c00398a:	429a      	cmp	r2, r3
 c00398c:	d302      	bcc.n	c003994 <HASH_WaitOnFlagUntilTimeout+0x3c>
 c00398e:	683b      	ldr	r3, [r7, #0]
 c003990:	2b00      	cmp	r3, #0
 c003992:	d10d      	bne.n	c0039b0 <HASH_WaitOnFlagUntilTimeout+0x58>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 c003994:	68fb      	ldr	r3, [r7, #12]
 c003996:	2201      	movs	r2, #1
 c003998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 c00399c:	68fb      	ldr	r3, [r7, #12]
 c00399e:	2203      	movs	r2, #3
 c0039a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 c0039a4:	68fb      	ldr	r3, [r7, #12]
 c0039a6:	2200      	movs	r2, #0
 c0039a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 c0039ac:	2303      	movs	r3, #3
 c0039ae:	e052      	b.n	c003a56 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 c0039b0:	68bb      	ldr	r3, [r7, #8]
 c0039b2:	2b08      	cmp	r3, #8
 c0039b4:	d90a      	bls.n	c0039cc <HASH_WaitOnFlagUntilTimeout+0x74>
 c0039b6:	4b2a      	ldr	r3, [pc, #168]	; (c003a60 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c0039b8:	681a      	ldr	r2, [r3, #0]
 c0039ba:	68bb      	ldr	r3, [r7, #8]
 c0039bc:	4013      	ands	r3, r2
 c0039be:	68ba      	ldr	r2, [r7, #8]
 c0039c0:	429a      	cmp	r2, r3
 c0039c2:	bf14      	ite	ne
 c0039c4:	2301      	movne	r3, #1
 c0039c6:	2300      	moveq	r3, #0
 c0039c8:	b2db      	uxtb	r3, r3
 c0039ca:	e009      	b.n	c0039e0 <HASH_WaitOnFlagUntilTimeout+0x88>
 c0039cc:	4b24      	ldr	r3, [pc, #144]	; (c003a60 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c0039ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c0039d0:	68bb      	ldr	r3, [r7, #8]
 c0039d2:	4013      	ands	r3, r2
 c0039d4:	68ba      	ldr	r2, [r7, #8]
 c0039d6:	429a      	cmp	r2, r3
 c0039d8:	bf14      	ite	ne
 c0039da:	2301      	movne	r3, #1
 c0039dc:	2300      	moveq	r3, #0
 c0039de:	b2db      	uxtb	r3, r3
 c0039e0:	2b00      	cmp	r3, #0
 c0039e2:	d1c8      	bne.n	c003976 <HASH_WaitOnFlagUntilTimeout+0x1e>
 c0039e4:	e036      	b.n	c003a54 <HASH_WaitOnFlagUntilTimeout+0xfc>
  else
  {
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 c0039e6:	683b      	ldr	r3, [r7, #0]
 c0039e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 c0039ec:	d018      	beq.n	c003a20 <HASH_WaitOnFlagUntilTimeout+0xc8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 c0039ee:	f7fe fda7 	bl	c002540 <HAL_GetTick>
 c0039f2:	4602      	mov	r2, r0
 c0039f4:	697b      	ldr	r3, [r7, #20]
 c0039f6:	1ad3      	subs	r3, r2, r3
 c0039f8:	683a      	ldr	r2, [r7, #0]
 c0039fa:	429a      	cmp	r2, r3
 c0039fc:	d302      	bcc.n	c003a04 <HASH_WaitOnFlagUntilTimeout+0xac>
 c0039fe:	683b      	ldr	r3, [r7, #0]
 c003a00:	2b00      	cmp	r3, #0
 c003a02:	d10d      	bne.n	c003a20 <HASH_WaitOnFlagUntilTimeout+0xc8>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 c003a04:	68fb      	ldr	r3, [r7, #12]
 c003a06:	2201      	movs	r2, #1
 c003a08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 c003a0c:	68fb      	ldr	r3, [r7, #12]
 c003a0e:	2203      	movs	r2, #3
 c003a10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 c003a14:	68fb      	ldr	r3, [r7, #12]
 c003a16:	2200      	movs	r2, #0
 c003a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 c003a1c:	2303      	movs	r3, #3
 c003a1e:	e01a      	b.n	c003a56 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
 c003a20:	68bb      	ldr	r3, [r7, #8]
 c003a22:	2b08      	cmp	r3, #8
 c003a24:	d90a      	bls.n	c003a3c <HASH_WaitOnFlagUntilTimeout+0xe4>
 c003a26:	4b0e      	ldr	r3, [pc, #56]	; (c003a60 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c003a28:	681a      	ldr	r2, [r3, #0]
 c003a2a:	68bb      	ldr	r3, [r7, #8]
 c003a2c:	4013      	ands	r3, r2
 c003a2e:	68ba      	ldr	r2, [r7, #8]
 c003a30:	429a      	cmp	r2, r3
 c003a32:	bf0c      	ite	eq
 c003a34:	2301      	moveq	r3, #1
 c003a36:	2300      	movne	r3, #0
 c003a38:	b2db      	uxtb	r3, r3
 c003a3a:	e009      	b.n	c003a50 <HASH_WaitOnFlagUntilTimeout+0xf8>
 c003a3c:	4b08      	ldr	r3, [pc, #32]	; (c003a60 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c003a3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c003a40:	68bb      	ldr	r3, [r7, #8]
 c003a42:	4013      	ands	r3, r2
 c003a44:	68ba      	ldr	r2, [r7, #8]
 c003a46:	429a      	cmp	r2, r3
 c003a48:	bf0c      	ite	eq
 c003a4a:	2301      	moveq	r3, #1
 c003a4c:	2300      	movne	r3, #0
 c003a4e:	b2db      	uxtb	r3, r3
 c003a50:	2b00      	cmp	r3, #0
 c003a52:	d1c8      	bne.n	c0039e6 <HASH_WaitOnFlagUntilTimeout+0x8e>
        }
      }
    }
  }
  return HAL_OK;
 c003a54:	2300      	movs	r3, #0
}
 c003a56:	4618      	mov	r0, r3
 c003a58:	3718      	adds	r7, #24
 c003a5a:	46bd      	mov	sp, r7
 c003a5c:	bd80      	pop	{r7, pc}
 c003a5e:	bf00      	nop
 c003a60:	520c0400 	.word	0x520c0400

0c003a64 <HASH_Start>:
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t *pOutBuffer,
                             uint32_t Timeout, uint32_t Algorithm)
{
 c003a64:	b580      	push	{r7, lr}
 c003a66:	b088      	sub	sp, #32
 c003a68:	af00      	add	r7, sp, #0
 c003a6a:	60f8      	str	r0, [r7, #12]
 c003a6c:	60b9      	str	r1, [r7, #8]
 c003a6e:	607a      	str	r2, [r7, #4]
 c003a70:	603b      	str	r3, [r7, #0]
  uint8_t *pInBuffer_tmp;  /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp; /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 c003a72:	68fb      	ldr	r3, [r7, #12]
 c003a74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c003a78:	75fb      	strb	r3, [r7, #23]


  /* Initiate HASH processing in case of start or resumption */
  if ((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 c003a7a:	7dfb      	ldrb	r3, [r7, #23]
 c003a7c:	2b01      	cmp	r3, #1
 c003a7e:	d003      	beq.n	c003a88 <HASH_Start+0x24>
 c003a80:	7dfb      	ldrb	r3, [r7, #23]
 c003a82:	2b08      	cmp	r3, #8
 c003a84:	f040 80c7 	bne.w	c003c16 <HASH_Start+0x1b2>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (pOutBuffer == NULL))
 c003a88:	68bb      	ldr	r3, [r7, #8]
 c003a8a:	2b00      	cmp	r3, #0
 c003a8c:	d002      	beq.n	c003a94 <HASH_Start+0x30>
 c003a8e:	683b      	ldr	r3, [r7, #0]
 c003a90:	2b00      	cmp	r3, #0
 c003a92:	d105      	bne.n	c003aa0 <HASH_Start+0x3c>
    {
      hhash->State = HAL_HASH_STATE_READY;
 c003a94:	68fb      	ldr	r3, [r7, #12]
 c003a96:	2201      	movs	r2, #1
 c003a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      return  HAL_ERROR;
 c003a9c:	2301      	movs	r3, #1
 c003a9e:	e0bb      	b.n	c003c18 <HASH_Start+0x1b4>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 c003aa0:	68fb      	ldr	r3, [r7, #12]
 c003aa2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 c003aa6:	2b01      	cmp	r3, #1
 c003aa8:	d101      	bne.n	c003aae <HASH_Start+0x4a>
 c003aaa:	2302      	movs	r3, #2
 c003aac:	e0b4      	b.n	c003c18 <HASH_Start+0x1b4>
 c003aae:	68fb      	ldr	r3, [r7, #12]
 c003ab0:	2201      	movs	r2, #1
 c003ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Check if initialization phase has not been already performed */
    if (hhash->Phase == HAL_HASH_PHASE_READY)
 c003ab6:	68fb      	ldr	r3, [r7, #12]
 c003ab8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003abc:	2b01      	cmp	r3, #1
 c003abe:	d123      	bne.n	c003b08 <HASH_Start+0xa4>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 c003ac0:	68fb      	ldr	r3, [r7, #12]
 c003ac2:	2202      	movs	r2, #2
 c003ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Select the HASH algorithm, clear HMAC mode and long key selection bit, reset the HASH processor core */
      MODIFY_REG(HASH->CR, HASH_CR_LKEY | HASH_CR_ALGO | HASH_CR_MODE | HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 c003ac8:	4b55      	ldr	r3, [pc, #340]	; (c003c20 <HASH_Start+0x1bc>)
 c003aca:	681b      	ldr	r3, [r3, #0]
 c003acc:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 c003ad0:	f023 03c4 	bic.w	r3, r3, #196	; 0xc4
 c003ad4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c003ad6:	4313      	orrs	r3, r2
 c003ad8:	4a51      	ldr	r2, [pc, #324]	; (c003c20 <HASH_Start+0x1bc>)
 c003ada:	f043 0304 	orr.w	r3, r3, #4
 c003ade:	6013      	str	r3, [r2, #0]

      /* Configure the number of valid bits in last word of the message */
      __HAL_HASH_SET_NBVALIDBITS(Size);
 c003ae0:	4b4f      	ldr	r3, [pc, #316]	; (c003c20 <HASH_Start+0x1bc>)
 c003ae2:	689b      	ldr	r3, [r3, #8]
 c003ae4:	f023 021f 	bic.w	r2, r3, #31
 c003ae8:	687b      	ldr	r3, [r7, #4]
 c003aea:	f003 0303 	and.w	r3, r3, #3
 c003aee:	00db      	lsls	r3, r3, #3
 c003af0:	494b      	ldr	r1, [pc, #300]	; (c003c20 <HASH_Start+0x1bc>)
 c003af2:	4313      	orrs	r3, r2
 c003af4:	608b      	str	r3, [r1, #8]

      /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
      input parameters of HASH_WriteData() */
      pInBuffer_tmp = pInBuffer;   /* pInBuffer_tmp is set to the input data address */
 c003af6:	68bb      	ldr	r3, [r7, #8]
 c003af8:	61fb      	str	r3, [r7, #28]
      Size_tmp = Size;             /* Size_tmp contains the input data size in bytes */
 c003afa:	687b      	ldr	r3, [r7, #4]
 c003afc:	61bb      	str	r3, [r7, #24]

      /* Set the phase */
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 c003afe:	68fb      	ldr	r3, [r7, #12]
 c003b00:	2202      	movs	r2, #2
 c003b02:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 c003b06:	e02f      	b.n	c003b68 <HASH_Start+0x104>
    }
    else if (hhash->Phase == HAL_HASH_PHASE_PROCESS)
 c003b08:	68fb      	ldr	r3, [r7, #12]
 c003b0a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003b0e:	2b02      	cmp	r3, #2
 c003b10:	d120      	bne.n	c003b54 <HASH_Start+0xf0>
    {
      /* if the Peripheral has already been initialized, two cases are possible */

      /* Process resumption time ... */
      if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 c003b12:	68fb      	ldr	r3, [r7, #12]
 c003b14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c003b18:	b2db      	uxtb	r3, r3
 c003b1a:	2b08      	cmp	r3, #8
 c003b1c:	d106      	bne.n	c003b2c <HASH_Start+0xc8>
      {
        /* Since this is resumption, pInBuffer_tmp and Size_tmp are not set
        to the API input parameters but to those saved beforehand by HASH_WriteData()
        when the processing was suspended */
        pInBuffer_tmp = hhash->pHashInBuffPtr;
 c003b1e:	68fb      	ldr	r3, [r7, #12]
 c003b20:	68db      	ldr	r3, [r3, #12]
 c003b22:	61fb      	str	r3, [r7, #28]
        Size_tmp = hhash->HashInCount;
 c003b24:	68fb      	ldr	r3, [r7, #12]
 c003b26:	6a1b      	ldr	r3, [r3, #32]
 c003b28:	61bb      	str	r3, [r7, #24]
 c003b2a:	e00e      	b.n	c003b4a <HASH_Start+0xe6>
      /* ... or multi-buffer HASH processing end */
      else
      {
        /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
        input parameters of HASH_WriteData() */
        pInBuffer_tmp = pInBuffer;
 c003b2c:	68bb      	ldr	r3, [r7, #8]
 c003b2e:	61fb      	str	r3, [r7, #28]
        Size_tmp = Size;
 c003b30:	687b      	ldr	r3, [r7, #4]
 c003b32:	61bb      	str	r3, [r7, #24]
        /* Configure the number of valid bits in last word of the message */
        __HAL_HASH_SET_NBVALIDBITS(Size);
 c003b34:	4b3a      	ldr	r3, [pc, #232]	; (c003c20 <HASH_Start+0x1bc>)
 c003b36:	689b      	ldr	r3, [r3, #8]
 c003b38:	f023 021f 	bic.w	r2, r3, #31
 c003b3c:	687b      	ldr	r3, [r7, #4]
 c003b3e:	f003 0303 	and.w	r3, r3, #3
 c003b42:	00db      	lsls	r3, r3, #3
 c003b44:	4936      	ldr	r1, [pc, #216]	; (c003c20 <HASH_Start+0x1bc>)
 c003b46:	4313      	orrs	r3, r2
 c003b48:	608b      	str	r3, [r1, #8]
      }
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 c003b4a:	68fb      	ldr	r3, [r7, #12]
 c003b4c:	2202      	movs	r2, #2
 c003b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 c003b52:	e009      	b.n	c003b68 <HASH_Start+0x104>
    }
    else
    {
      /* Phase error */
      hhash->State = HAL_HASH_STATE_READY;
 c003b54:	68fb      	ldr	r3, [r7, #12]
 c003b56:	2201      	movs	r2, #1
 c003b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 c003b5c:	68fb      	ldr	r3, [r7, #12]
 c003b5e:	2200      	movs	r2, #0
 c003b60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Return function status */
      return HAL_ERROR;
 c003b64:	2301      	movs	r3, #1
 c003b66:	e057      	b.n	c003c18 <HASH_Start+0x1b4>
    }


    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 c003b68:	69ba      	ldr	r2, [r7, #24]
 c003b6a:	69f9      	ldr	r1, [r7, #28]
 c003b6c:	68f8      	ldr	r0, [r7, #12]
 c003b6e:	f7ff fd5d 	bl	c00362c <HASH_WriteData>
 c003b72:	4603      	mov	r3, r0
 c003b74:	461a      	mov	r2, r3
 c003b76:	68fb      	ldr	r3, [r7, #12]
 c003b78:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 c003b7c:	68fb      	ldr	r3, [r7, #12]
 c003b7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c003b82:	2b00      	cmp	r3, #0
 c003b84:	d003      	beq.n	c003b8e <HASH_Start+0x12a>
    {
      return hhash->Status;
 c003b86:	68fb      	ldr	r3, [r7, #12]
 c003b88:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c003b8c:	e044      	b.n	c003c18 <HASH_Start+0x1b4>
    }

    /* If the process has not been suspended, carry on to digest calculation */
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 c003b8e:	68fb      	ldr	r3, [r7, #12]
 c003b90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c003b94:	b2db      	uxtb	r3, r3
 c003b96:	2b08      	cmp	r3, #8
 c003b98:	d037      	beq.n	c003c0a <HASH_Start+0x1a6>
    {
      /* Start the Digest calculation */
      __HAL_HASH_START_DIGEST();
 c003b9a:	4b21      	ldr	r3, [pc, #132]	; (c003c20 <HASH_Start+0x1bc>)
 c003b9c:	689b      	ldr	r3, [r3, #8]
 c003b9e:	4a20      	ldr	r2, [pc, #128]	; (c003c20 <HASH_Start+0x1bc>)
 c003ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c003ba4:	6093      	str	r3, [r2, #8]

      /* Wait for DCIS flag to be set */
      if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 c003ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c003ba8:	2200      	movs	r2, #0
 c003baa:	2102      	movs	r1, #2
 c003bac:	68f8      	ldr	r0, [r7, #12]
 c003bae:	f7ff fed3 	bl	c003958 <HASH_WaitOnFlagUntilTimeout>
 c003bb2:	4603      	mov	r3, r0
 c003bb4:	2b00      	cmp	r3, #0
 c003bb6:	d001      	beq.n	c003bbc <HASH_Start+0x158>
      {
        return HAL_TIMEOUT;
 c003bb8:	2303      	movs	r3, #3
 c003bba:	e02d      	b.n	c003c18 <HASH_Start+0x1b4>
      }

      /* Read the message digest */
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 c003bbc:	4b18      	ldr	r3, [pc, #96]	; (c003c20 <HASH_Start+0x1bc>)
 c003bbe:	681a      	ldr	r2, [r3, #0]
 c003bc0:	4b18      	ldr	r3, [pc, #96]	; (c003c24 <HASH_Start+0x1c0>)
 c003bc2:	4013      	ands	r3, r2
 c003bc4:	2b00      	cmp	r3, #0
 c003bc6:	d013      	beq.n	c003bf0 <HASH_Start+0x18c>
 c003bc8:	4b15      	ldr	r3, [pc, #84]	; (c003c20 <HASH_Start+0x1bc>)
 c003bca:	681a      	ldr	r2, [r3, #0]
 c003bcc:	4b15      	ldr	r3, [pc, #84]	; (c003c24 <HASH_Start+0x1c0>)
 c003bce:	4013      	ands	r3, r2
 c003bd0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c003bd4:	d00a      	beq.n	c003bec <HASH_Start+0x188>
 c003bd6:	4b12      	ldr	r3, [pc, #72]	; (c003c20 <HASH_Start+0x1bc>)
 c003bd8:	681a      	ldr	r2, [r3, #0]
 c003bda:	4b12      	ldr	r3, [pc, #72]	; (c003c24 <HASH_Start+0x1c0>)
 c003bdc:	4013      	ands	r3, r2
 c003bde:	4a11      	ldr	r2, [pc, #68]	; (c003c24 <HASH_Start+0x1c0>)
 c003be0:	4293      	cmp	r3, r2
 c003be2:	d101      	bne.n	c003be8 <HASH_Start+0x184>
 c003be4:	2320      	movs	r3, #32
 c003be6:	e004      	b.n	c003bf2 <HASH_Start+0x18e>
 c003be8:	2310      	movs	r3, #16
 c003bea:	e002      	b.n	c003bf2 <HASH_Start+0x18e>
 c003bec:	231c      	movs	r3, #28
 c003bee:	e000      	b.n	c003bf2 <HASH_Start+0x18e>
 c003bf0:	2314      	movs	r3, #20
 c003bf2:	4619      	mov	r1, r3
 c003bf4:	6838      	ldr	r0, [r7, #0]
 c003bf6:	f7ff fd89 	bl	c00370c <HASH_GetDigest>

      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 c003bfa:	68fb      	ldr	r3, [r7, #12]
 c003bfc:	2201      	movs	r2, #1
 c003bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 c003c02:	68fb      	ldr	r3, [r7, #12]
 c003c04:	2201      	movs	r2, #1
 c003c06:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    }

    /* Process Unlocked */
    __HAL_UNLOCK(hhash);
 c003c0a:	68fb      	ldr	r3, [r7, #12]
 c003c0c:	2200      	movs	r2, #0
 c003c0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return function status */
    return HAL_OK;
 c003c12:	2300      	movs	r3, #0
 c003c14:	e000      	b.n	c003c18 <HASH_Start+0x1b4>

  }
  else
  {
    return HAL_BUSY;
 c003c16:	2302      	movs	r3, #2
  }
}
 c003c18:	4618      	mov	r0, r3
 c003c1a:	3720      	adds	r7, #32
 c003c1c:	46bd      	mov	sp, r7
 c003c1e:	bd80      	pop	{r7, pc}
 c003c20:	520c0400 	.word	0x520c0400
 c003c24:	00040080 	.word	0x00040080

0c003c28 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 c003c28:	b480      	push	{r7}
 c003c2a:	b085      	sub	sp, #20
 c003c2c:	af00      	add	r7, sp, #0
 c003c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c003c30:	2300      	movs	r3, #0
 c003c32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c003c34:	4b0b      	ldr	r3, [pc, #44]	; (c003c64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c003c36:	681b      	ldr	r3, [r3, #0]
 c003c38:	f003 0301 	and.w	r3, r3, #1
 c003c3c:	2b00      	cmp	r3, #0
 c003c3e:	d002      	beq.n	c003c46 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 c003c40:	2301      	movs	r3, #1
 c003c42:	73fb      	strb	r3, [r7, #15]
 c003c44:	e007      	b.n	c003c56 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c003c46:	4b07      	ldr	r3, [pc, #28]	; (c003c64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c003c48:	681b      	ldr	r3, [r3, #0]
 c003c4a:	f023 0204 	bic.w	r2, r3, #4
 c003c4e:	4905      	ldr	r1, [pc, #20]	; (c003c64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c003c50:	687b      	ldr	r3, [r7, #4]
 c003c52:	4313      	orrs	r3, r2
 c003c54:	600b      	str	r3, [r1, #0]
  }

  return status;
 c003c56:	7bfb      	ldrb	r3, [r7, #15]
}
 c003c58:	4618      	mov	r0, r3
 c003c5a:	3714      	adds	r7, #20
 c003c5c:	46bd      	mov	sp, r7
 c003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003c62:	4770      	bx	lr
 c003c64:	50030400 	.word	0x50030400

0c003c68 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 c003c68:	b480      	push	{r7}
 c003c6a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c003c6c:	4b05      	ldr	r3, [pc, #20]	; (c003c84 <HAL_ICACHE_Enable+0x1c>)
 c003c6e:	681b      	ldr	r3, [r3, #0]
 c003c70:	4a04      	ldr	r2, [pc, #16]	; (c003c84 <HAL_ICACHE_Enable+0x1c>)
 c003c72:	f043 0301 	orr.w	r3, r3, #1
 c003c76:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 c003c78:	2300      	movs	r3, #0
}
 c003c7a:	4618      	mov	r0, r3
 c003c7c:	46bd      	mov	sp, r7
 c003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003c82:	4770      	bx	lr
 c003c84:	50030400 	.word	0x50030400

0c003c88 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 c003c88:	b480      	push	{r7}
 c003c8a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 c003c8c:	4b04      	ldr	r3, [pc, #16]	; (c003ca0 <HAL_PWREx_GetVoltageRange+0x18>)
 c003c8e:	681b      	ldr	r3, [r3, #0]
 c003c90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 c003c94:	4618      	mov	r0, r3
 c003c96:	46bd      	mov	sp, r7
 c003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003c9c:	4770      	bx	lr
 c003c9e:	bf00      	nop
 c003ca0:	50007000 	.word	0x50007000

0c003ca4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 c003ca4:	b580      	push	{r7, lr}
 c003ca6:	b084      	sub	sp, #16
 c003ca8:	af00      	add	r7, sp, #0
 c003caa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c003cac:	4b27      	ldr	r3, [pc, #156]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003cae:	681b      	ldr	r3, [r3, #0]
 c003cb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 c003cb4:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c003cb6:	f000 f871 	bl	c003d9c <HAL_PWREx_SMPS_GetEffectiveMode>
 c003cba:	4603      	mov	r3, r0
 c003cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c003cc0:	d101      	bne.n	c003cc6 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 c003cc2:	2301      	movs	r3, #1
 c003cc4:	e03e      	b.n	c003d44 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c003cc6:	4b21      	ldr	r3, [pc, #132]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003cc8:	68db      	ldr	r3, [r3, #12]
 c003cca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c003cce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c003cd2:	d101      	bne.n	c003cd8 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 c003cd4:	2301      	movs	r3, #1
 c003cd6:	e035      	b.n	c003d44 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 c003cd8:	68ba      	ldr	r2, [r7, #8]
 c003cda:	687b      	ldr	r3, [r7, #4]
 c003cdc:	429a      	cmp	r2, r3
 c003cde:	d101      	bne.n	c003ce4 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 c003ce0:	2300      	movs	r3, #0
 c003ce2:	e02f      	b.n	c003d44 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c003ce4:	4b19      	ldr	r3, [pc, #100]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003ce6:	681b      	ldr	r3, [r3, #0]
 c003ce8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 c003cec:	4917      	ldr	r1, [pc, #92]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003cee:	687b      	ldr	r3, [r7, #4]
 c003cf0:	4313      	orrs	r3, r2
 c003cf2:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c003cf4:	4b16      	ldr	r3, [pc, #88]	; (c003d50 <HAL_PWREx_ControlVoltageScaling+0xac>)
 c003cf6:	681b      	ldr	r3, [r3, #0]
 c003cf8:	095b      	lsrs	r3, r3, #5
 c003cfa:	4a16      	ldr	r2, [pc, #88]	; (c003d54 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 c003cfc:	fba2 2303 	umull	r2, r3, r2, r3
 c003d00:	09db      	lsrs	r3, r3, #7
 c003d02:	2232      	movs	r2, #50	; 0x32
 c003d04:	fb02 f303 	mul.w	r3, r2, r3
 c003d08:	4a13      	ldr	r2, [pc, #76]	; (c003d58 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 c003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 c003d0e:	08db      	lsrs	r3, r3, #3
 c003d10:	3301      	adds	r3, #1
 c003d12:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c003d14:	e002      	b.n	c003d1c <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 c003d16:	68fb      	ldr	r3, [r7, #12]
 c003d18:	3b01      	subs	r3, #1
 c003d1a:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c003d1c:	4b0b      	ldr	r3, [pc, #44]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003d1e:	695b      	ldr	r3, [r3, #20]
 c003d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c003d24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c003d28:	d102      	bne.n	c003d30 <HAL_PWREx_ControlVoltageScaling+0x8c>
 c003d2a:	68fb      	ldr	r3, [r7, #12]
 c003d2c:	2b00      	cmp	r3, #0
 c003d2e:	d1f2      	bne.n	c003d16 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c003d30:	4b06      	ldr	r3, [pc, #24]	; (c003d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c003d32:	695b      	ldr	r3, [r3, #20]
 c003d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c003d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c003d3c:	d101      	bne.n	c003d42 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 c003d3e:	2303      	movs	r3, #3
 c003d40:	e000      	b.n	c003d44 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 c003d42:	2300      	movs	r3, #0
}
 c003d44:	4618      	mov	r0, r3
 c003d46:	3710      	adds	r7, #16
 c003d48:	46bd      	mov	sp, r7
 c003d4a:	bd80      	pop	{r7, pc}
 c003d4c:	50007000 	.word	0x50007000
 c003d50:	300000f8 	.word	0x300000f8
 c003d54:	0a7c5ac5 	.word	0x0a7c5ac5
 c003d58:	cccccccd 	.word	0xcccccccd

0c003d5c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 c003d5c:	b480      	push	{r7}
 c003d5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c003d60:	4b05      	ldr	r3, [pc, #20]	; (c003d78 <HAL_PWREx_EnableVddIO2+0x1c>)
 c003d62:	685b      	ldr	r3, [r3, #4]
 c003d64:	4a04      	ldr	r2, [pc, #16]	; (c003d78 <HAL_PWREx_EnableVddIO2+0x1c>)
 c003d66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 c003d6a:	6053      	str	r3, [r2, #4]
}
 c003d6c:	bf00      	nop
 c003d6e:	46bd      	mov	sp, r7
 c003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003d74:	4770      	bx	lr
 c003d76:	bf00      	nop
 c003d78:	50007000 	.word	0x50007000

0c003d7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c003d7c:	b480      	push	{r7}
 c003d7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c003d80:	4b05      	ldr	r3, [pc, #20]	; (c003d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c003d82:	689b      	ldr	r3, [r3, #8]
 c003d84:	4a04      	ldr	r2, [pc, #16]	; (c003d98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c003d86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c003d8a:	6093      	str	r3, [r2, #8]
}
 c003d8c:	bf00      	nop
 c003d8e:	46bd      	mov	sp, r7
 c003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003d94:	4770      	bx	lr
 c003d96:	bf00      	nop
 c003d98:	50007000 	.word	0x50007000

0c003d9c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 c003d9c:	b480      	push	{r7}
 c003d9e:	b083      	sub	sp, #12
 c003da0:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c003da2:	4b0f      	ldr	r3, [pc, #60]	; (c003de0 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 c003da4:	691b      	ldr	r3, [r3, #16]
 c003da6:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c003da8:	683b      	ldr	r3, [r7, #0]
 c003daa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c003dae:	2b00      	cmp	r3, #0
 c003db0:	d003      	beq.n	c003dba <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 c003db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c003db6:	607b      	str	r3, [r7, #4]
 c003db8:	e00a      	b.n	c003dd0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c003dba:	683b      	ldr	r3, [r7, #0]
 c003dbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c003dc0:	2b00      	cmp	r3, #0
 c003dc2:	d103      	bne.n	c003dcc <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 c003dc4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c003dc8:	607b      	str	r3, [r7, #4]
 c003dca:	e001      	b.n	c003dd0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 c003dcc:	2300      	movs	r3, #0
 c003dce:	607b      	str	r3, [r7, #4]
  }

  return mode;
 c003dd0:	687b      	ldr	r3, [r7, #4]
}
 c003dd2:	4618      	mov	r0, r3
 c003dd4:	370c      	adds	r7, #12
 c003dd6:	46bd      	mov	sp, r7
 c003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003ddc:	4770      	bx	lr
 c003dde:	bf00      	nop
 c003de0:	50007000 	.word	0x50007000

0c003de4 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 c003de4:	b580      	push	{r7, lr}
 c003de6:	b088      	sub	sp, #32
 c003de8:	af00      	add	r7, sp, #0
 c003dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 c003dec:	687b      	ldr	r3, [r7, #4]
 c003dee:	2b00      	cmp	r3, #0
 c003df0:	d102      	bne.n	c003df8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 c003df2:	2301      	movs	r3, #1
 c003df4:	f000 bcc2 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c003df8:	4b99      	ldr	r3, [pc, #612]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003dfa:	689b      	ldr	r3, [r3, #8]
 c003dfc:	f003 030c 	and.w	r3, r3, #12
 c003e00:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c003e02:	4b97      	ldr	r3, [pc, #604]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e04:	68db      	ldr	r3, [r3, #12]
 c003e06:	f003 0303 	and.w	r3, r3, #3
 c003e0a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c003e0c:	687b      	ldr	r3, [r7, #4]
 c003e0e:	681b      	ldr	r3, [r3, #0]
 c003e10:	f003 0310 	and.w	r3, r3, #16
 c003e14:	2b00      	cmp	r3, #0
 c003e16:	f000 80e9 	beq.w	c003fec <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c003e1a:	69bb      	ldr	r3, [r7, #24]
 c003e1c:	2b00      	cmp	r3, #0
 c003e1e:	d006      	beq.n	c003e2e <HAL_RCC_OscConfig+0x4a>
 c003e20:	69bb      	ldr	r3, [r7, #24]
 c003e22:	2b0c      	cmp	r3, #12
 c003e24:	f040 8083 	bne.w	c003f2e <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c003e28:	697b      	ldr	r3, [r7, #20]
 c003e2a:	2b01      	cmp	r3, #1
 c003e2c:	d17f      	bne.n	c003f2e <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c003e2e:	4b8c      	ldr	r3, [pc, #560]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e30:	681b      	ldr	r3, [r3, #0]
 c003e32:	f003 0302 	and.w	r3, r3, #2
 c003e36:	2b00      	cmp	r3, #0
 c003e38:	d006      	beq.n	c003e48 <HAL_RCC_OscConfig+0x64>
 c003e3a:	687b      	ldr	r3, [r7, #4]
 c003e3c:	69db      	ldr	r3, [r3, #28]
 c003e3e:	2b00      	cmp	r3, #0
 c003e40:	d102      	bne.n	c003e48 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 c003e42:	2301      	movs	r3, #1
 c003e44:	f000 bc9a 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c003e48:	687b      	ldr	r3, [r7, #4]
 c003e4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c003e4c:	4b84      	ldr	r3, [pc, #528]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e4e:	681b      	ldr	r3, [r3, #0]
 c003e50:	f003 0308 	and.w	r3, r3, #8
 c003e54:	2b00      	cmp	r3, #0
 c003e56:	d004      	beq.n	c003e62 <HAL_RCC_OscConfig+0x7e>
 c003e58:	4b81      	ldr	r3, [pc, #516]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e5a:	681b      	ldr	r3, [r3, #0]
 c003e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c003e60:	e005      	b.n	c003e6e <HAL_RCC_OscConfig+0x8a>
 c003e62:	4b7f      	ldr	r3, [pc, #508]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c003e68:	091b      	lsrs	r3, r3, #4
 c003e6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c003e6e:	4293      	cmp	r3, r2
 c003e70:	d224      	bcs.n	c003ebc <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c003e72:	687b      	ldr	r3, [r7, #4]
 c003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003e76:	4618      	mov	r0, r3
 c003e78:	f000 fe9c 	bl	c004bb4 <RCC_SetFlashLatencyFromMSIRange>
 c003e7c:	4603      	mov	r3, r0
 c003e7e:	2b00      	cmp	r3, #0
 c003e80:	d002      	beq.n	c003e88 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 c003e82:	2301      	movs	r3, #1
 c003e84:	f000 bc7a 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c003e88:	4b75      	ldr	r3, [pc, #468]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e8a:	681b      	ldr	r3, [r3, #0]
 c003e8c:	4a74      	ldr	r2, [pc, #464]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e8e:	f043 0308 	orr.w	r3, r3, #8
 c003e92:	6013      	str	r3, [r2, #0]
 c003e94:	4b72      	ldr	r3, [pc, #456]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003e96:	681b      	ldr	r3, [r3, #0]
 c003e98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c003e9c:	687b      	ldr	r3, [r7, #4]
 c003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003ea0:	496f      	ldr	r1, [pc, #444]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003ea2:	4313      	orrs	r3, r2
 c003ea4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c003ea6:	4b6e      	ldr	r3, [pc, #440]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003ea8:	685b      	ldr	r3, [r3, #4]
 c003eaa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c003eae:	687b      	ldr	r3, [r7, #4]
 c003eb0:	6a1b      	ldr	r3, [r3, #32]
 c003eb2:	021b      	lsls	r3, r3, #8
 c003eb4:	496a      	ldr	r1, [pc, #424]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003eb6:	4313      	orrs	r3, r2
 c003eb8:	604b      	str	r3, [r1, #4]
 c003eba:	e026      	b.n	c003f0a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c003ebc:	4b68      	ldr	r3, [pc, #416]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003ebe:	681b      	ldr	r3, [r3, #0]
 c003ec0:	4a67      	ldr	r2, [pc, #412]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003ec2:	f043 0308 	orr.w	r3, r3, #8
 c003ec6:	6013      	str	r3, [r2, #0]
 c003ec8:	4b65      	ldr	r3, [pc, #404]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003eca:	681b      	ldr	r3, [r3, #0]
 c003ecc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c003ed0:	687b      	ldr	r3, [r7, #4]
 c003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003ed4:	4962      	ldr	r1, [pc, #392]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003ed6:	4313      	orrs	r3, r2
 c003ed8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c003eda:	4b61      	ldr	r3, [pc, #388]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003edc:	685b      	ldr	r3, [r3, #4]
 c003ede:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c003ee2:	687b      	ldr	r3, [r7, #4]
 c003ee4:	6a1b      	ldr	r3, [r3, #32]
 c003ee6:	021b      	lsls	r3, r3, #8
 c003ee8:	495d      	ldr	r1, [pc, #372]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003eea:	4313      	orrs	r3, r2
 c003eec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c003eee:	69bb      	ldr	r3, [r7, #24]
 c003ef0:	2b00      	cmp	r3, #0
 c003ef2:	d10a      	bne.n	c003f0a <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c003ef4:	687b      	ldr	r3, [r7, #4]
 c003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003ef8:	4618      	mov	r0, r3
 c003efa:	f000 fe5b 	bl	c004bb4 <RCC_SetFlashLatencyFromMSIRange>
 c003efe:	4603      	mov	r3, r0
 c003f00:	2b00      	cmp	r3, #0
 c003f02:	d002      	beq.n	c003f0a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 c003f04:	2301      	movs	r3, #1
 c003f06:	f000 bc39 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c003f0a:	f000 fe17 	bl	c004b3c <HAL_RCC_GetHCLKFreq>
 c003f0e:	4603      	mov	r3, r0
 c003f10:	4a54      	ldr	r2, [pc, #336]	; (c004064 <HAL_RCC_OscConfig+0x280>)
 c003f12:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 c003f14:	4b54      	ldr	r3, [pc, #336]	; (c004068 <HAL_RCC_OscConfig+0x284>)
 c003f16:	681b      	ldr	r3, [r3, #0]
 c003f18:	4618      	mov	r0, r3
 c003f1a:	f7fe fac1 	bl	c0024a0 <HAL_InitTick>
 c003f1e:	4603      	mov	r3, r0
 c003f20:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 c003f22:	7bfb      	ldrb	r3, [r7, #15]
 c003f24:	2b00      	cmp	r3, #0
 c003f26:	d060      	beq.n	c003fea <HAL_RCC_OscConfig+0x206>
        {
          return status;
 c003f28:	7bfb      	ldrb	r3, [r7, #15]
 c003f2a:	f000 bc27 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c003f2e:	687b      	ldr	r3, [r7, #4]
 c003f30:	69db      	ldr	r3, [r3, #28]
 c003f32:	2b00      	cmp	r3, #0
 c003f34:	d039      	beq.n	c003faa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 c003f36:	4b4a      	ldr	r3, [pc, #296]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f38:	681b      	ldr	r3, [r3, #0]
 c003f3a:	4a49      	ldr	r2, [pc, #292]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f3c:	f043 0301 	orr.w	r3, r3, #1
 c003f40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c003f42:	f7fe fafd 	bl	c002540 <HAL_GetTick>
 c003f46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c003f48:	e00f      	b.n	c003f6a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c003f4a:	f7fe faf9 	bl	c002540 <HAL_GetTick>
 c003f4e:	4602      	mov	r2, r0
 c003f50:	693b      	ldr	r3, [r7, #16]
 c003f52:	1ad3      	subs	r3, r2, r3
 c003f54:	2b02      	cmp	r3, #2
 c003f56:	d908      	bls.n	c003f6a <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c003f58:	4b41      	ldr	r3, [pc, #260]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f5a:	681b      	ldr	r3, [r3, #0]
 c003f5c:	f003 0302 	and.w	r3, r3, #2
 c003f60:	2b00      	cmp	r3, #0
 c003f62:	d102      	bne.n	c003f6a <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 c003f64:	2303      	movs	r3, #3
 c003f66:	f000 bc09 	b.w	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c003f6a:	4b3d      	ldr	r3, [pc, #244]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f6c:	681b      	ldr	r3, [r3, #0]
 c003f6e:	f003 0302 	and.w	r3, r3, #2
 c003f72:	2b00      	cmp	r3, #0
 c003f74:	d0e9      	beq.n	c003f4a <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c003f76:	4b3a      	ldr	r3, [pc, #232]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f78:	681b      	ldr	r3, [r3, #0]
 c003f7a:	4a39      	ldr	r2, [pc, #228]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f7c:	f043 0308 	orr.w	r3, r3, #8
 c003f80:	6013      	str	r3, [r2, #0]
 c003f82:	4b37      	ldr	r3, [pc, #220]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f84:	681b      	ldr	r3, [r3, #0]
 c003f86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c003f8a:	687b      	ldr	r3, [r7, #4]
 c003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003f8e:	4934      	ldr	r1, [pc, #208]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f90:	4313      	orrs	r3, r2
 c003f92:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c003f94:	4b32      	ldr	r3, [pc, #200]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003f96:	685b      	ldr	r3, [r3, #4]
 c003f98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c003f9c:	687b      	ldr	r3, [r7, #4]
 c003f9e:	6a1b      	ldr	r3, [r3, #32]
 c003fa0:	021b      	lsls	r3, r3, #8
 c003fa2:	492f      	ldr	r1, [pc, #188]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003fa4:	4313      	orrs	r3, r2
 c003fa6:	604b      	str	r3, [r1, #4]
 c003fa8:	e020      	b.n	c003fec <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 c003faa:	4b2d      	ldr	r3, [pc, #180]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003fac:	681b      	ldr	r3, [r3, #0]
 c003fae:	4a2c      	ldr	r2, [pc, #176]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003fb0:	f023 0301 	bic.w	r3, r3, #1
 c003fb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c003fb6:	f7fe fac3 	bl	c002540 <HAL_GetTick>
 c003fba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c003fbc:	e00e      	b.n	c003fdc <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c003fbe:	f7fe fabf 	bl	c002540 <HAL_GetTick>
 c003fc2:	4602      	mov	r2, r0
 c003fc4:	693b      	ldr	r3, [r7, #16]
 c003fc6:	1ad3      	subs	r3, r2, r3
 c003fc8:	2b02      	cmp	r3, #2
 c003fca:	d907      	bls.n	c003fdc <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c003fcc:	4b24      	ldr	r3, [pc, #144]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003fce:	681b      	ldr	r3, [r3, #0]
 c003fd0:	f003 0302 	and.w	r3, r3, #2
 c003fd4:	2b00      	cmp	r3, #0
 c003fd6:	d001      	beq.n	c003fdc <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 c003fd8:	2303      	movs	r3, #3
 c003fda:	e3cf      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c003fdc:	4b20      	ldr	r3, [pc, #128]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c003fde:	681b      	ldr	r3, [r3, #0]
 c003fe0:	f003 0302 	and.w	r3, r3, #2
 c003fe4:	2b00      	cmp	r3, #0
 c003fe6:	d1ea      	bne.n	c003fbe <HAL_RCC_OscConfig+0x1da>
 c003fe8:	e000      	b.n	c003fec <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c003fea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c003fec:	687b      	ldr	r3, [r7, #4]
 c003fee:	681b      	ldr	r3, [r3, #0]
 c003ff0:	f003 0301 	and.w	r3, r3, #1
 c003ff4:	2b00      	cmp	r3, #0
 c003ff6:	d07e      	beq.n	c0040f6 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c003ff8:	69bb      	ldr	r3, [r7, #24]
 c003ffa:	2b08      	cmp	r3, #8
 c003ffc:	d005      	beq.n	c00400a <HAL_RCC_OscConfig+0x226>
 c003ffe:	69bb      	ldr	r3, [r7, #24]
 c004000:	2b0c      	cmp	r3, #12
 c004002:	d10e      	bne.n	c004022 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c004004:	697b      	ldr	r3, [r7, #20]
 c004006:	2b03      	cmp	r3, #3
 c004008:	d10b      	bne.n	c004022 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c00400a:	4b15      	ldr	r3, [pc, #84]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c00400c:	681b      	ldr	r3, [r3, #0]
 c00400e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004012:	2b00      	cmp	r3, #0
 c004014:	d06e      	beq.n	c0040f4 <HAL_RCC_OscConfig+0x310>
 c004016:	687b      	ldr	r3, [r7, #4]
 c004018:	685b      	ldr	r3, [r3, #4]
 c00401a:	2b00      	cmp	r3, #0
 c00401c:	d16a      	bne.n	c0040f4 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 c00401e:	2301      	movs	r3, #1
 c004020:	e3ac      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c004022:	687b      	ldr	r3, [r7, #4]
 c004024:	685b      	ldr	r3, [r3, #4]
 c004026:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c00402a:	d106      	bne.n	c00403a <HAL_RCC_OscConfig+0x256>
 c00402c:	4b0c      	ldr	r3, [pc, #48]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c00402e:	681b      	ldr	r3, [r3, #0]
 c004030:	4a0b      	ldr	r2, [pc, #44]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c004032:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c004036:	6013      	str	r3, [r2, #0]
 c004038:	e024      	b.n	c004084 <HAL_RCC_OscConfig+0x2a0>
 c00403a:	687b      	ldr	r3, [r7, #4]
 c00403c:	685b      	ldr	r3, [r3, #4]
 c00403e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c004042:	d113      	bne.n	c00406c <HAL_RCC_OscConfig+0x288>
 c004044:	4b06      	ldr	r3, [pc, #24]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c004046:	681b      	ldr	r3, [r3, #0]
 c004048:	4a05      	ldr	r2, [pc, #20]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c00404a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c00404e:	6013      	str	r3, [r2, #0]
 c004050:	4b03      	ldr	r3, [pc, #12]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c004052:	681b      	ldr	r3, [r3, #0]
 c004054:	4a02      	ldr	r2, [pc, #8]	; (c004060 <HAL_RCC_OscConfig+0x27c>)
 c004056:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c00405a:	6013      	str	r3, [r2, #0]
 c00405c:	e012      	b.n	c004084 <HAL_RCC_OscConfig+0x2a0>
 c00405e:	bf00      	nop
 c004060:	50021000 	.word	0x50021000
 c004064:	300000f8 	.word	0x300000f8
 c004068:	300000fc 	.word	0x300000fc
 c00406c:	4b8b      	ldr	r3, [pc, #556]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00406e:	681b      	ldr	r3, [r3, #0]
 c004070:	4a8a      	ldr	r2, [pc, #552]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c004076:	6013      	str	r3, [r2, #0]
 c004078:	4b88      	ldr	r3, [pc, #544]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00407a:	681b      	ldr	r3, [r3, #0]
 c00407c:	4a87      	ldr	r2, [pc, #540]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00407e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c004082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c004084:	687b      	ldr	r3, [r7, #4]
 c004086:	685b      	ldr	r3, [r3, #4]
 c004088:	2b00      	cmp	r3, #0
 c00408a:	d019      	beq.n	c0040c0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00408c:	f7fe fa58 	bl	c002540 <HAL_GetTick>
 c004090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c004092:	e00e      	b.n	c0040b2 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c004094:	f7fe fa54 	bl	c002540 <HAL_GetTick>
 c004098:	4602      	mov	r2, r0
 c00409a:	693b      	ldr	r3, [r7, #16]
 c00409c:	1ad3      	subs	r3, r2, r3
 c00409e:	2b64      	cmp	r3, #100	; 0x64
 c0040a0:	d907      	bls.n	c0040b2 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0040a2:	4b7e      	ldr	r3, [pc, #504]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0040a4:	681b      	ldr	r3, [r3, #0]
 c0040a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0040aa:	2b00      	cmp	r3, #0
 c0040ac:	d101      	bne.n	c0040b2 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 c0040ae:	2303      	movs	r3, #3
 c0040b0:	e364      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0040b2:	4b7a      	ldr	r3, [pc, #488]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0040b4:	681b      	ldr	r3, [r3, #0]
 c0040b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0040ba:	2b00      	cmp	r3, #0
 c0040bc:	d0ea      	beq.n	c004094 <HAL_RCC_OscConfig+0x2b0>
 c0040be:	e01a      	b.n	c0040f6 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0040c0:	f7fe fa3e 	bl	c002540 <HAL_GetTick>
 c0040c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c0040c6:	e00e      	b.n	c0040e6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c0040c8:	f7fe fa3a 	bl	c002540 <HAL_GetTick>
 c0040cc:	4602      	mov	r2, r0
 c0040ce:	693b      	ldr	r3, [r7, #16]
 c0040d0:	1ad3      	subs	r3, r2, r3
 c0040d2:	2b64      	cmp	r3, #100	; 0x64
 c0040d4:	d907      	bls.n	c0040e6 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c0040d6:	4b71      	ldr	r3, [pc, #452]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0040d8:	681b      	ldr	r3, [r3, #0]
 c0040da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0040de:	2b00      	cmp	r3, #0
 c0040e0:	d001      	beq.n	c0040e6 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 c0040e2:	2303      	movs	r3, #3
 c0040e4:	e34a      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c0040e6:	4b6d      	ldr	r3, [pc, #436]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0040e8:	681b      	ldr	r3, [r3, #0]
 c0040ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0040ee:	2b00      	cmp	r3, #0
 c0040f0:	d1ea      	bne.n	c0040c8 <HAL_RCC_OscConfig+0x2e4>
 c0040f2:	e000      	b.n	c0040f6 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c0040f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c0040f6:	687b      	ldr	r3, [r7, #4]
 c0040f8:	681b      	ldr	r3, [r3, #0]
 c0040fa:	f003 0302 	and.w	r3, r3, #2
 c0040fe:	2b00      	cmp	r3, #0
 c004100:	d06c      	beq.n	c0041dc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c004102:	69bb      	ldr	r3, [r7, #24]
 c004104:	2b04      	cmp	r3, #4
 c004106:	d005      	beq.n	c004114 <HAL_RCC_OscConfig+0x330>
 c004108:	69bb      	ldr	r3, [r7, #24]
 c00410a:	2b0c      	cmp	r3, #12
 c00410c:	d119      	bne.n	c004142 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c00410e:	697b      	ldr	r3, [r7, #20]
 c004110:	2b02      	cmp	r3, #2
 c004112:	d116      	bne.n	c004142 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c004114:	4b61      	ldr	r3, [pc, #388]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004116:	681b      	ldr	r3, [r3, #0]
 c004118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00411c:	2b00      	cmp	r3, #0
 c00411e:	d005      	beq.n	c00412c <HAL_RCC_OscConfig+0x348>
 c004120:	687b      	ldr	r3, [r7, #4]
 c004122:	68db      	ldr	r3, [r3, #12]
 c004124:	2b00      	cmp	r3, #0
 c004126:	d101      	bne.n	c00412c <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 c004128:	2301      	movs	r3, #1
 c00412a:	e327      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c00412c:	4b5b      	ldr	r3, [pc, #364]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00412e:	685b      	ldr	r3, [r3, #4]
 c004130:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c004134:	687b      	ldr	r3, [r7, #4]
 c004136:	691b      	ldr	r3, [r3, #16]
 c004138:	061b      	lsls	r3, r3, #24
 c00413a:	4958      	ldr	r1, [pc, #352]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00413c:	4313      	orrs	r3, r2
 c00413e:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c004140:	e04c      	b.n	c0041dc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c004142:	687b      	ldr	r3, [r7, #4]
 c004144:	68db      	ldr	r3, [r3, #12]
 c004146:	2b00      	cmp	r3, #0
 c004148:	d029      	beq.n	c00419e <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 c00414a:	4b54      	ldr	r3, [pc, #336]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00414c:	681b      	ldr	r3, [r3, #0]
 c00414e:	4a53      	ldr	r2, [pc, #332]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004156:	f7fe f9f3 	bl	c002540 <HAL_GetTick>
 c00415a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00415c:	e00e      	b.n	c00417c <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c00415e:	f7fe f9ef 	bl	c002540 <HAL_GetTick>
 c004162:	4602      	mov	r2, r0
 c004164:	693b      	ldr	r3, [r7, #16]
 c004166:	1ad3      	subs	r3, r2, r3
 c004168:	2b02      	cmp	r3, #2
 c00416a:	d907      	bls.n	c00417c <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00416c:	4b4b      	ldr	r3, [pc, #300]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00416e:	681b      	ldr	r3, [r3, #0]
 c004170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004174:	2b00      	cmp	r3, #0
 c004176:	d101      	bne.n	c00417c <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 c004178:	2303      	movs	r3, #3
 c00417a:	e2ff      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00417c:	4b47      	ldr	r3, [pc, #284]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00417e:	681b      	ldr	r3, [r3, #0]
 c004180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004184:	2b00      	cmp	r3, #0
 c004186:	d0ea      	beq.n	c00415e <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c004188:	4b44      	ldr	r3, [pc, #272]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00418a:	685b      	ldr	r3, [r3, #4]
 c00418c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c004190:	687b      	ldr	r3, [r7, #4]
 c004192:	691b      	ldr	r3, [r3, #16]
 c004194:	061b      	lsls	r3, r3, #24
 c004196:	4941      	ldr	r1, [pc, #260]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004198:	4313      	orrs	r3, r2
 c00419a:	604b      	str	r3, [r1, #4]
 c00419c:	e01e      	b.n	c0041dc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 c00419e:	4b3f      	ldr	r3, [pc, #252]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0041a0:	681b      	ldr	r3, [r3, #0]
 c0041a2:	4a3e      	ldr	r2, [pc, #248]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0041a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 c0041a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0041aa:	f7fe f9c9 	bl	c002540 <HAL_GetTick>
 c0041ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0041b0:	e00e      	b.n	c0041d0 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c0041b2:	f7fe f9c5 	bl	c002540 <HAL_GetTick>
 c0041b6:	4602      	mov	r2, r0
 c0041b8:	693b      	ldr	r3, [r7, #16]
 c0041ba:	1ad3      	subs	r3, r2, r3
 c0041bc:	2b02      	cmp	r3, #2
 c0041be:	d907      	bls.n	c0041d0 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0041c0:	4b36      	ldr	r3, [pc, #216]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0041c2:	681b      	ldr	r3, [r3, #0]
 c0041c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0041c8:	2b00      	cmp	r3, #0
 c0041ca:	d001      	beq.n	c0041d0 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 c0041cc:	2303      	movs	r3, #3
 c0041ce:	e2d5      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0041d0:	4b32      	ldr	r3, [pc, #200]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0041d2:	681b      	ldr	r3, [r3, #0]
 c0041d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0041d8:	2b00      	cmp	r3, #0
 c0041da:	d1ea      	bne.n	c0041b2 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c0041dc:	687b      	ldr	r3, [r7, #4]
 c0041de:	681b      	ldr	r3, [r3, #0]
 c0041e0:	f003 0308 	and.w	r3, r3, #8
 c0041e4:	2b00      	cmp	r3, #0
 c0041e6:	d062      	beq.n	c0042ae <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c0041e8:	687b      	ldr	r3, [r7, #4]
 c0041ea:	695b      	ldr	r3, [r3, #20]
 c0041ec:	2b00      	cmp	r3, #0
 c0041ee:	d038      	beq.n	c004262 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c0041f0:	687b      	ldr	r3, [r7, #4]
 c0041f2:	699b      	ldr	r3, [r3, #24]
 c0041f4:	2b00      	cmp	r3, #0
 c0041f6:	d108      	bne.n	c00420a <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c0041f8:	4b28      	ldr	r3, [pc, #160]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c0041fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0041fe:	4a27      	ldr	r2, [pc, #156]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004200:	f023 0310 	bic.w	r3, r3, #16
 c004204:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 c004208:	e007      	b.n	c00421a <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00420a:	4b24      	ldr	r3, [pc, #144]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00420c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004210:	4a22      	ldr	r2, [pc, #136]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004212:	f043 0310 	orr.w	r3, r3, #16
 c004216:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 c00421a:	4b20      	ldr	r3, [pc, #128]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00421c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004220:	4a1e      	ldr	r2, [pc, #120]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004222:	f043 0301 	orr.w	r3, r3, #1
 c004226:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c00422a:	f7fe f989 	bl	c002540 <HAL_GetTick>
 c00422e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004230:	e00f      	b.n	c004252 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c004232:	f7fe f985 	bl	c002540 <HAL_GetTick>
 c004236:	4602      	mov	r2, r0
 c004238:	693b      	ldr	r3, [r7, #16]
 c00423a:	1ad3      	subs	r3, r2, r3
 c00423c:	2b07      	cmp	r3, #7
 c00423e:	d908      	bls.n	c004252 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004240:	4b16      	ldr	r3, [pc, #88]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004246:	f003 0302 	and.w	r3, r3, #2
 c00424a:	2b00      	cmp	r3, #0
 c00424c:	d101      	bne.n	c004252 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 c00424e:	2303      	movs	r3, #3
 c004250:	e294      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004252:	4b12      	ldr	r3, [pc, #72]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004254:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004258:	f003 0302 	and.w	r3, r3, #2
 c00425c:	2b00      	cmp	r3, #0
 c00425e:	d0e8      	beq.n	c004232 <HAL_RCC_OscConfig+0x44e>
 c004260:	e025      	b.n	c0042ae <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 c004262:	4b0e      	ldr	r3, [pc, #56]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c004264:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004268:	4a0c      	ldr	r2, [pc, #48]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00426a:	f023 0301 	bic.w	r3, r3, #1
 c00426e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004272:	f7fe f965 	bl	c002540 <HAL_GetTick>
 c004276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c004278:	e012      	b.n	c0042a0 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c00427a:	f7fe f961 	bl	c002540 <HAL_GetTick>
 c00427e:	4602      	mov	r2, r0
 c004280:	693b      	ldr	r3, [r7, #16]
 c004282:	1ad3      	subs	r3, r2, r3
 c004284:	2b07      	cmp	r3, #7
 c004286:	d90b      	bls.n	c0042a0 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c004288:	4b04      	ldr	r3, [pc, #16]	; (c00429c <HAL_RCC_OscConfig+0x4b8>)
 c00428a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c00428e:	f003 0302 	and.w	r3, r3, #2
 c004292:	2b00      	cmp	r3, #0
 c004294:	d004      	beq.n	c0042a0 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 c004296:	2303      	movs	r3, #3
 c004298:	e270      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
 c00429a:	bf00      	nop
 c00429c:	50021000 	.word	0x50021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c0042a0:	4ba8      	ldr	r3, [pc, #672]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0042a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0042a6:	f003 0302 	and.w	r3, r3, #2
 c0042aa:	2b00      	cmp	r3, #0
 c0042ac:	d1e5      	bne.n	c00427a <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c0042ae:	687b      	ldr	r3, [r7, #4]
 c0042b0:	681b      	ldr	r3, [r3, #0]
 c0042b2:	f003 0304 	and.w	r3, r3, #4
 c0042b6:	2b00      	cmp	r3, #0
 c0042b8:	f000 812d 	beq.w	c004516 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 c0042bc:	2300      	movs	r3, #0
 c0042be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c0042c0:	4ba0      	ldr	r3, [pc, #640]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0042c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0042c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c0042c8:	2b00      	cmp	r3, #0
 c0042ca:	d10d      	bne.n	c0042e8 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c0042cc:	4b9d      	ldr	r3, [pc, #628]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0042ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0042d0:	4a9c      	ldr	r2, [pc, #624]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0042d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0042d6:	6593      	str	r3, [r2, #88]	; 0x58
 c0042d8:	4b9a      	ldr	r3, [pc, #616]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0042da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0042dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c0042e0:	60bb      	str	r3, [r7, #8]
 c0042e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 c0042e4:	2301      	movs	r3, #1
 c0042e6:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0042e8:	4b97      	ldr	r3, [pc, #604]	; (c004548 <HAL_RCC_OscConfig+0x764>)
 c0042ea:	681b      	ldr	r3, [r3, #0]
 c0042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0042f0:	2b00      	cmp	r3, #0
 c0042f2:	d11e      	bne.n	c004332 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0042f4:	4b94      	ldr	r3, [pc, #592]	; (c004548 <HAL_RCC_OscConfig+0x764>)
 c0042f6:	681b      	ldr	r3, [r3, #0]
 c0042f8:	4a93      	ldr	r2, [pc, #588]	; (c004548 <HAL_RCC_OscConfig+0x764>)
 c0042fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c0042fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 c004300:	f7fe f91e 	bl	c002540 <HAL_GetTick>
 c004304:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004306:	e00e      	b.n	c004326 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c004308:	f7fe f91a 	bl	c002540 <HAL_GetTick>
 c00430c:	4602      	mov	r2, r0
 c00430e:	693b      	ldr	r3, [r7, #16]
 c004310:	1ad3      	subs	r3, r2, r3
 c004312:	2b02      	cmp	r3, #2
 c004314:	d907      	bls.n	c004326 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004316:	4b8c      	ldr	r3, [pc, #560]	; (c004548 <HAL_RCC_OscConfig+0x764>)
 c004318:	681b      	ldr	r3, [r3, #0]
 c00431a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00431e:	2b00      	cmp	r3, #0
 c004320:	d101      	bne.n	c004326 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 c004322:	2303      	movs	r3, #3
 c004324:	e22a      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004326:	4b88      	ldr	r3, [pc, #544]	; (c004548 <HAL_RCC_OscConfig+0x764>)
 c004328:	681b      	ldr	r3, [r3, #0]
 c00432a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00432e:	2b00      	cmp	r3, #0
 c004330:	d0ea      	beq.n	c004308 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c004332:	687b      	ldr	r3, [r7, #4]
 c004334:	689b      	ldr	r3, [r3, #8]
 c004336:	f003 0301 	and.w	r3, r3, #1
 c00433a:	2b00      	cmp	r3, #0
 c00433c:	d01f      	beq.n	c00437e <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c00433e:	687b      	ldr	r3, [r7, #4]
 c004340:	689b      	ldr	r3, [r3, #8]
 c004342:	f003 0304 	and.w	r3, r3, #4
 c004346:	2b00      	cmp	r3, #0
 c004348:	d010      	beq.n	c00436c <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c00434a:	4b7e      	ldr	r3, [pc, #504]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00434c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004350:	4a7c      	ldr	r2, [pc, #496]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004352:	f043 0304 	orr.w	r3, r3, #4
 c004356:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c00435a:	4b7a      	ldr	r3, [pc, #488]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004360:	4a78      	ldr	r2, [pc, #480]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004362:	f043 0301 	orr.w	r3, r3, #1
 c004366:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c00436a:	e018      	b.n	c00439e <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c00436c:	4b75      	ldr	r3, [pc, #468]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00436e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004372:	4a74      	ldr	r2, [pc, #464]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004374:	f043 0301 	orr.w	r3, r3, #1
 c004378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c00437c:	e00f      	b.n	c00439e <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c00437e:	4b71      	ldr	r3, [pc, #452]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004384:	4a6f      	ldr	r2, [pc, #444]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004386:	f023 0301 	bic.w	r3, r3, #1
 c00438a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c00438e:	4b6d      	ldr	r3, [pc, #436]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004394:	4a6b      	ldr	r2, [pc, #428]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004396:	f023 0304 	bic.w	r3, r3, #4
 c00439a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c00439e:	687b      	ldr	r3, [r7, #4]
 c0043a0:	689b      	ldr	r3, [r3, #8]
 c0043a2:	2b00      	cmp	r3, #0
 c0043a4:	d068      	beq.n	c004478 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0043a6:	f7fe f8cb 	bl	c002540 <HAL_GetTick>
 c0043aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0043ac:	e011      	b.n	c0043d2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0043ae:	f7fe f8c7 	bl	c002540 <HAL_GetTick>
 c0043b2:	4602      	mov	r2, r0
 c0043b4:	693b      	ldr	r3, [r7, #16]
 c0043b6:	1ad3      	subs	r3, r2, r3
 c0043b8:	f241 3288 	movw	r2, #5000	; 0x1388
 c0043bc:	4293      	cmp	r3, r2
 c0043be:	d908      	bls.n	c0043d2 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0043c0:	4b60      	ldr	r3, [pc, #384]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0043c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0043c6:	f003 0302 	and.w	r3, r3, #2
 c0043ca:	2b00      	cmp	r3, #0
 c0043cc:	d101      	bne.n	c0043d2 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 c0043ce:	2303      	movs	r3, #3
 c0043d0:	e1d4      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0043d2:	4b5c      	ldr	r3, [pc, #368]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0043d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0043d8:	f003 0302 	and.w	r3, r3, #2
 c0043dc:	2b00      	cmp	r3, #0
 c0043de:	d0e6      	beq.n	c0043ae <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c0043e0:	687b      	ldr	r3, [r7, #4]
 c0043e2:	689b      	ldr	r3, [r3, #8]
 c0043e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0043e8:	2b00      	cmp	r3, #0
 c0043ea:	d022      	beq.n	c004432 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0043ec:	4b55      	ldr	r3, [pc, #340]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0043f2:	4a54      	ldr	r2, [pc, #336]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0043f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0043f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c0043fc:	e011      	b.n	c004422 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0043fe:	f7fe f89f 	bl	c002540 <HAL_GetTick>
 c004402:	4602      	mov	r2, r0
 c004404:	693b      	ldr	r3, [r7, #16]
 c004406:	1ad3      	subs	r3, r2, r3
 c004408:	f241 3288 	movw	r2, #5000	; 0x1388
 c00440c:	4293      	cmp	r3, r2
 c00440e:	d908      	bls.n	c004422 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c004410:	4b4c      	ldr	r3, [pc, #304]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00441a:	2b00      	cmp	r3, #0
 c00441c:	d101      	bne.n	c004422 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 c00441e:	2303      	movs	r3, #3
 c004420:	e1ac      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c004422:	4b48      	ldr	r3, [pc, #288]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004428:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00442c:	2b00      	cmp	r3, #0
 c00442e:	d0e6      	beq.n	c0043fe <HAL_RCC_OscConfig+0x61a>
 c004430:	e068      	b.n	c004504 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c004432:	4b44      	ldr	r3, [pc, #272]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004438:	4a42      	ldr	r2, [pc, #264]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00443a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c00443e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004442:	e011      	b.n	c004468 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004444:	f7fe f87c 	bl	c002540 <HAL_GetTick>
 c004448:	4602      	mov	r2, r0
 c00444a:	693b      	ldr	r3, [r7, #16]
 c00444c:	1ad3      	subs	r3, r2, r3
 c00444e:	f241 3288 	movw	r2, #5000	; 0x1388
 c004452:	4293      	cmp	r3, r2
 c004454:	d908      	bls.n	c004468 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004456:	4b3b      	ldr	r3, [pc, #236]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00445c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004460:	2b00      	cmp	r3, #0
 c004462:	d001      	beq.n	c004468 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 c004464:	2303      	movs	r3, #3
 c004466:	e189      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004468:	4b36      	ldr	r3, [pc, #216]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00446a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00446e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004472:	2b00      	cmp	r3, #0
 c004474:	d1e6      	bne.n	c004444 <HAL_RCC_OscConfig+0x660>
 c004476:	e045      	b.n	c004504 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004478:	f7fe f862 	bl	c002540 <HAL_GetTick>
 c00447c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c00447e:	e011      	b.n	c0044a4 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004480:	f7fe f85e 	bl	c002540 <HAL_GetTick>
 c004484:	4602      	mov	r2, r0
 c004486:	693b      	ldr	r3, [r7, #16]
 c004488:	1ad3      	subs	r3, r2, r3
 c00448a:	f241 3288 	movw	r2, #5000	; 0x1388
 c00448e:	4293      	cmp	r3, r2
 c004490:	d908      	bls.n	c0044a4 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c004492:	4b2c      	ldr	r3, [pc, #176]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004498:	f003 0302 	and.w	r3, r3, #2
 c00449c:	2b00      	cmp	r3, #0
 c00449e:	d001      	beq.n	c0044a4 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 c0044a0:	2303      	movs	r3, #3
 c0044a2:	e16b      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c0044a4:	4b27      	ldr	r3, [pc, #156]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0044aa:	f003 0302 	and.w	r3, r3, #2
 c0044ae:	2b00      	cmp	r3, #0
 c0044b0:	d1e6      	bne.n	c004480 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c0044b2:	4b24      	ldr	r3, [pc, #144]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0044b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0044bc:	2b00      	cmp	r3, #0
 c0044be:	d021      	beq.n	c004504 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0044c0:	4b20      	ldr	r3, [pc, #128]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0044c6:	4a1f      	ldr	r2, [pc, #124]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0044cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0044d0:	e011      	b.n	c0044f6 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0044d2:	f7fe f835 	bl	c002540 <HAL_GetTick>
 c0044d6:	4602      	mov	r2, r0
 c0044d8:	693b      	ldr	r3, [r7, #16]
 c0044da:	1ad3      	subs	r3, r2, r3
 c0044dc:	f241 3288 	movw	r2, #5000	; 0x1388
 c0044e0:	4293      	cmp	r3, r2
 c0044e2:	d908      	bls.n	c0044f6 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0044e4:	4b17      	ldr	r3, [pc, #92]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0044ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0044ee:	2b00      	cmp	r3, #0
 c0044f0:	d001      	beq.n	c0044f6 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 c0044f2:	2303      	movs	r3, #3
 c0044f4:	e142      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0044f6:	4b13      	ldr	r3, [pc, #76]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c0044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0044fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004500:	2b00      	cmp	r3, #0
 c004502:	d1e6      	bne.n	c0044d2 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c004504:	7ffb      	ldrb	r3, [r7, #31]
 c004506:	2b01      	cmp	r3, #1
 c004508:	d105      	bne.n	c004516 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c00450a:	4b0e      	ldr	r3, [pc, #56]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00450c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00450e:	4a0d      	ldr	r2, [pc, #52]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004510:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c004514:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c004516:	687b      	ldr	r3, [r7, #4]
 c004518:	681b      	ldr	r3, [r3, #0]
 c00451a:	f003 0320 	and.w	r3, r3, #32
 c00451e:	2b00      	cmp	r3, #0
 c004520:	d04f      	beq.n	c0045c2 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c004522:	687b      	ldr	r3, [r7, #4]
 c004524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004526:	2b00      	cmp	r3, #0
 c004528:	d028      	beq.n	c00457c <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 c00452a:	4b06      	ldr	r3, [pc, #24]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c00452c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004530:	4a04      	ldr	r2, [pc, #16]	; (c004544 <HAL_RCC_OscConfig+0x760>)
 c004532:	f043 0301 	orr.w	r3, r3, #1
 c004536:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c00453a:	f7fe f801 	bl	c002540 <HAL_GetTick>
 c00453e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c004540:	e014      	b.n	c00456c <HAL_RCC_OscConfig+0x788>
 c004542:	bf00      	nop
 c004544:	50021000 	.word	0x50021000
 c004548:	50007000 	.word	0x50007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c00454c:	f7fd fff8 	bl	c002540 <HAL_GetTick>
 c004550:	4602      	mov	r2, r0
 c004552:	693b      	ldr	r3, [r7, #16]
 c004554:	1ad3      	subs	r3, r2, r3
 c004556:	2b02      	cmp	r3, #2
 c004558:	d908      	bls.n	c00456c <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00455a:	4b8a      	ldr	r3, [pc, #552]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c00455c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004560:	f003 0302 	and.w	r3, r3, #2
 c004564:	2b00      	cmp	r3, #0
 c004566:	d101      	bne.n	c00456c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 c004568:	2303      	movs	r3, #3
 c00456a:	e107      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00456c:	4b85      	ldr	r3, [pc, #532]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c00456e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004572:	f003 0302 	and.w	r3, r3, #2
 c004576:	2b00      	cmp	r3, #0
 c004578:	d0e8      	beq.n	c00454c <HAL_RCC_OscConfig+0x768>
 c00457a:	e022      	b.n	c0045c2 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 c00457c:	4b81      	ldr	r3, [pc, #516]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c00457e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004582:	4a80      	ldr	r2, [pc, #512]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004584:	f023 0301 	bic.w	r3, r3, #1
 c004588:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c00458c:	f7fd ffd8 	bl	c002540 <HAL_GetTick>
 c004590:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c004592:	e00f      	b.n	c0045b4 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c004594:	f7fd ffd4 	bl	c002540 <HAL_GetTick>
 c004598:	4602      	mov	r2, r0
 c00459a:	693b      	ldr	r3, [r7, #16]
 c00459c:	1ad3      	subs	r3, r2, r3
 c00459e:	2b02      	cmp	r3, #2
 c0045a0:	d908      	bls.n	c0045b4 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c0045a2:	4b78      	ldr	r3, [pc, #480]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0045a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0045a8:	f003 0302 	and.w	r3, r3, #2
 c0045ac:	2b00      	cmp	r3, #0
 c0045ae:	d001      	beq.n	c0045b4 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 c0045b0:	2303      	movs	r3, #3
 c0045b2:	e0e3      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c0045b4:	4b73      	ldr	r3, [pc, #460]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0045b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0045ba:	f003 0302 	and.w	r3, r3, #2
 c0045be:	2b00      	cmp	r3, #0
 c0045c0:	d1e8      	bne.n	c004594 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c0045c2:	687b      	ldr	r3, [r7, #4]
 c0045c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0045c6:	2b00      	cmp	r3, #0
 c0045c8:	f000 80d7 	beq.w	c00477a <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c0045cc:	4b6d      	ldr	r3, [pc, #436]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0045ce:	689b      	ldr	r3, [r3, #8]
 c0045d0:	f003 030c 	and.w	r3, r3, #12
 c0045d4:	2b0c      	cmp	r3, #12
 c0045d6:	f000 8091 	beq.w	c0046fc <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c0045da:	687b      	ldr	r3, [r7, #4]
 c0045dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0045de:	2b02      	cmp	r3, #2
 c0045e0:	d166      	bne.n	c0046b0 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c0045e2:	4b68      	ldr	r3, [pc, #416]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0045e4:	681b      	ldr	r3, [r3, #0]
 c0045e6:	4a67      	ldr	r2, [pc, #412]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0045e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c0045ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0045ee:	f7fd ffa7 	bl	c002540 <HAL_GetTick>
 c0045f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0045f4:	e00e      	b.n	c004614 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0045f6:	f7fd ffa3 	bl	c002540 <HAL_GetTick>
 c0045fa:	4602      	mov	r2, r0
 c0045fc:	693b      	ldr	r3, [r7, #16]
 c0045fe:	1ad3      	subs	r3, r2, r3
 c004600:	2b02      	cmp	r3, #2
 c004602:	d907      	bls.n	c004614 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c004604:	4b5f      	ldr	r3, [pc, #380]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004606:	681b      	ldr	r3, [r3, #0]
 c004608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c00460c:	2b00      	cmp	r3, #0
 c00460e:	d001      	beq.n	c004614 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 c004610:	2303      	movs	r3, #3
 c004612:	e0b3      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c004614:	4b5b      	ldr	r3, [pc, #364]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004616:	681b      	ldr	r3, [r3, #0]
 c004618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c00461c:	2b00      	cmp	r3, #0
 c00461e:	d1ea      	bne.n	c0045f6 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c004620:	4b58      	ldr	r3, [pc, #352]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004622:	68da      	ldr	r2, [r3, #12]
 c004624:	4b58      	ldr	r3, [pc, #352]	; (c004788 <HAL_RCC_OscConfig+0x9a4>)
 c004626:	4013      	ands	r3, r2
 c004628:	687a      	ldr	r2, [r7, #4]
 c00462a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 c00462c:	687a      	ldr	r2, [r7, #4]
 c00462e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 c004630:	3a01      	subs	r2, #1
 c004632:	0112      	lsls	r2, r2, #4
 c004634:	4311      	orrs	r1, r2
 c004636:	687a      	ldr	r2, [r7, #4]
 c004638:	6b92      	ldr	r2, [r2, #56]	; 0x38
 c00463a:	0212      	lsls	r2, r2, #8
 c00463c:	4311      	orrs	r1, r2
 c00463e:	687a      	ldr	r2, [r7, #4]
 c004640:	6c12      	ldr	r2, [r2, #64]	; 0x40
 c004642:	0852      	lsrs	r2, r2, #1
 c004644:	3a01      	subs	r2, #1
 c004646:	0552      	lsls	r2, r2, #21
 c004648:	4311      	orrs	r1, r2
 c00464a:	687a      	ldr	r2, [r7, #4]
 c00464c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 c00464e:	0852      	lsrs	r2, r2, #1
 c004650:	3a01      	subs	r2, #1
 c004652:	0652      	lsls	r2, r2, #25
 c004654:	4311      	orrs	r1, r2
 c004656:	687a      	ldr	r2, [r7, #4]
 c004658:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 c00465a:	06d2      	lsls	r2, r2, #27
 c00465c:	430a      	orrs	r2, r1
 c00465e:	4949      	ldr	r1, [pc, #292]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004660:	4313      	orrs	r3, r2
 c004662:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 c004664:	4b47      	ldr	r3, [pc, #284]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004666:	681b      	ldr	r3, [r3, #0]
 c004668:	4a46      	ldr	r2, [pc, #280]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c00466a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c00466e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c004670:	4b44      	ldr	r3, [pc, #272]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004672:	68db      	ldr	r3, [r3, #12]
 c004674:	4a43      	ldr	r2, [pc, #268]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004676:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c00467a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00467c:	f7fd ff60 	bl	c002540 <HAL_GetTick>
 c004680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c004682:	e00e      	b.n	c0046a2 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c004684:	f7fd ff5c 	bl	c002540 <HAL_GetTick>
 c004688:	4602      	mov	r2, r0
 c00468a:	693b      	ldr	r3, [r7, #16]
 c00468c:	1ad3      	subs	r3, r2, r3
 c00468e:	2b02      	cmp	r3, #2
 c004690:	d907      	bls.n	c0046a2 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c004692:	4b3c      	ldr	r3, [pc, #240]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c004694:	681b      	ldr	r3, [r3, #0]
 c004696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c00469a:	2b00      	cmp	r3, #0
 c00469c:	d101      	bne.n	c0046a2 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 c00469e:	2303      	movs	r3, #3
 c0046a0:	e06c      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0046a2:	4b38      	ldr	r3, [pc, #224]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046a4:	681b      	ldr	r3, [r3, #0]
 c0046a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0046aa:	2b00      	cmp	r3, #0
 c0046ac:	d0ea      	beq.n	c004684 <HAL_RCC_OscConfig+0x8a0>
 c0046ae:	e064      	b.n	c00477a <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c0046b0:	4b34      	ldr	r3, [pc, #208]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046b2:	681b      	ldr	r3, [r3, #0]
 c0046b4:	4a33      	ldr	r2, [pc, #204]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c0046ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0046bc:	f7fd ff40 	bl	c002540 <HAL_GetTick>
 c0046c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0046c2:	e00e      	b.n	c0046e2 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0046c4:	f7fd ff3c 	bl	c002540 <HAL_GetTick>
 c0046c8:	4602      	mov	r2, r0
 c0046ca:	693b      	ldr	r3, [r7, #16]
 c0046cc:	1ad3      	subs	r3, r2, r3
 c0046ce:	2b02      	cmp	r3, #2
 c0046d0:	d907      	bls.n	c0046e2 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0046d2:	4b2c      	ldr	r3, [pc, #176]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046d4:	681b      	ldr	r3, [r3, #0]
 c0046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0046da:	2b00      	cmp	r3, #0
 c0046dc:	d001      	beq.n	c0046e2 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 c0046de:	2303      	movs	r3, #3
 c0046e0:	e04c      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0046e2:	4b28      	ldr	r3, [pc, #160]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046e4:	681b      	ldr	r3, [r3, #0]
 c0046e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0046ea:	2b00      	cmp	r3, #0
 c0046ec:	d1ea      	bne.n	c0046c4 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c0046ee:	4b25      	ldr	r3, [pc, #148]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046f0:	68da      	ldr	r2, [r3, #12]
 c0046f2:	4924      	ldr	r1, [pc, #144]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c0046f4:	4b25      	ldr	r3, [pc, #148]	; (c00478c <HAL_RCC_OscConfig+0x9a8>)
 c0046f6:	4013      	ands	r3, r2
 c0046f8:	60cb      	str	r3, [r1, #12]
 c0046fa:	e03e      	b.n	c00477a <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c0046fc:	687b      	ldr	r3, [r7, #4]
 c0046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c004700:	2b01      	cmp	r3, #1
 c004702:	d101      	bne.n	c004708 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 c004704:	2301      	movs	r3, #1
 c004706:	e039      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 c004708:	4b1e      	ldr	r3, [pc, #120]	; (c004784 <HAL_RCC_OscConfig+0x9a0>)
 c00470a:	68db      	ldr	r3, [r3, #12]
 c00470c:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c00470e:	697b      	ldr	r3, [r7, #20]
 c004710:	f003 0203 	and.w	r2, r3, #3
 c004714:	687b      	ldr	r3, [r7, #4]
 c004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c004718:	429a      	cmp	r2, r3
 c00471a:	d12c      	bne.n	c004776 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c00471c:	697b      	ldr	r3, [r7, #20]
 c00471e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 c004722:	687b      	ldr	r3, [r7, #4]
 c004724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c004726:	3b01      	subs	r3, #1
 c004728:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c00472a:	429a      	cmp	r2, r3
 c00472c:	d123      	bne.n	c004776 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c00472e:	697b      	ldr	r3, [r7, #20]
 c004730:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 c004734:	687b      	ldr	r3, [r7, #4]
 c004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c004738:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c00473a:	429a      	cmp	r2, r3
 c00473c:	d11b      	bne.n	c004776 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c00473e:	697b      	ldr	r3, [r7, #20]
 c004740:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 c004744:	687b      	ldr	r3, [r7, #4]
 c004746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c004748:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c00474a:	429a      	cmp	r2, r3
 c00474c:	d113      	bne.n	c004776 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c00474e:	697b      	ldr	r3, [r7, #20]
 c004750:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 c004754:	687b      	ldr	r3, [r7, #4]
 c004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c004758:	085b      	lsrs	r3, r3, #1
 c00475a:	3b01      	subs	r3, #1
 c00475c:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c00475e:	429a      	cmp	r2, r3
 c004760:	d109      	bne.n	c004776 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c004762:	697b      	ldr	r3, [r7, #20]
 c004764:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 c004768:	687b      	ldr	r3, [r7, #4]
 c00476a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c00476c:	085b      	lsrs	r3, r3, #1
 c00476e:	3b01      	subs	r3, #1
 c004770:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c004772:	429a      	cmp	r2, r3
 c004774:	d001      	beq.n	c00477a <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 c004776:	2301      	movs	r3, #1
 c004778:	e000      	b.n	c00477c <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 c00477a:	2300      	movs	r3, #0
}
 c00477c:	4618      	mov	r0, r3
 c00477e:	3720      	adds	r7, #32
 c004780:	46bd      	mov	sp, r7
 c004782:	bd80      	pop	{r7, pc}
 c004784:	50021000 	.word	0x50021000
 c004788:	019f800c 	.word	0x019f800c
 c00478c:	feeefffc 	.word	0xfeeefffc

0c004790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 c004790:	b580      	push	{r7, lr}
 c004792:	b086      	sub	sp, #24
 c004794:	af00      	add	r7, sp, #0
 c004796:	6078      	str	r0, [r7, #4]
 c004798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c00479a:	2300      	movs	r3, #0
 c00479c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 c00479e:	687b      	ldr	r3, [r7, #4]
 c0047a0:	2b00      	cmp	r3, #0
 c0047a2:	d101      	bne.n	c0047a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 c0047a4:	2301      	movs	r3, #1
 c0047a6:	e11c      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c0047a8:	4b90      	ldr	r3, [pc, #576]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c0047aa:	681b      	ldr	r3, [r3, #0]
 c0047ac:	f003 030f 	and.w	r3, r3, #15
 c0047b0:	683a      	ldr	r2, [r7, #0]
 c0047b2:	429a      	cmp	r2, r3
 c0047b4:	d910      	bls.n	c0047d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0047b6:	4b8d      	ldr	r3, [pc, #564]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c0047b8:	681b      	ldr	r3, [r3, #0]
 c0047ba:	f023 020f 	bic.w	r2, r3, #15
 c0047be:	498b      	ldr	r1, [pc, #556]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c0047c0:	683b      	ldr	r3, [r7, #0]
 c0047c2:	4313      	orrs	r3, r2
 c0047c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0047c6:	4b89      	ldr	r3, [pc, #548]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c0047c8:	681b      	ldr	r3, [r3, #0]
 c0047ca:	f003 030f 	and.w	r3, r3, #15
 c0047ce:	683a      	ldr	r2, [r7, #0]
 c0047d0:	429a      	cmp	r2, r3
 c0047d2:	d001      	beq.n	c0047d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 c0047d4:	2301      	movs	r3, #1
 c0047d6:	e104      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c0047d8:	687b      	ldr	r3, [r7, #4]
 c0047da:	681b      	ldr	r3, [r3, #0]
 c0047dc:	f003 0302 	and.w	r3, r3, #2
 c0047e0:	2b00      	cmp	r3, #0
 c0047e2:	d010      	beq.n	c004806 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c0047e4:	687b      	ldr	r3, [r7, #4]
 c0047e6:	689a      	ldr	r2, [r3, #8]
 c0047e8:	4b81      	ldr	r3, [pc, #516]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0047ea:	689b      	ldr	r3, [r3, #8]
 c0047ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c0047f0:	429a      	cmp	r2, r3
 c0047f2:	d908      	bls.n	c004806 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c0047f4:	4b7e      	ldr	r3, [pc, #504]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0047f6:	689b      	ldr	r3, [r3, #8]
 c0047f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c0047fc:	687b      	ldr	r3, [r7, #4]
 c0047fe:	689b      	ldr	r3, [r3, #8]
 c004800:	497b      	ldr	r1, [pc, #492]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004802:	4313      	orrs	r3, r2
 c004804:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c004806:	687b      	ldr	r3, [r7, #4]
 c004808:	681b      	ldr	r3, [r3, #0]
 c00480a:	f003 0301 	and.w	r3, r3, #1
 c00480e:	2b00      	cmp	r3, #0
 c004810:	f000 8085 	beq.w	c00491e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c004814:	687b      	ldr	r3, [r7, #4]
 c004816:	685b      	ldr	r3, [r3, #4]
 c004818:	2b03      	cmp	r3, #3
 c00481a:	d11f      	bne.n	c00485c <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00481c:	4b74      	ldr	r3, [pc, #464]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00481e:	681b      	ldr	r3, [r3, #0]
 c004820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c004824:	2b00      	cmp	r3, #0
 c004826:	d101      	bne.n	c00482c <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 c004828:	2301      	movs	r3, #1
 c00482a:	e0da      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 c00482c:	f000 fa26 	bl	c004c7c <RCC_GetSysClockFreqFromPLLSource>
 c004830:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 c004832:	693b      	ldr	r3, [r7, #16]
 c004834:	4a6f      	ldr	r2, [pc, #444]	; (c0049f4 <HAL_RCC_ClockConfig+0x264>)
 c004836:	4293      	cmp	r3, r2
 c004838:	d947      	bls.n	c0048ca <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c00483a:	4b6d      	ldr	r3, [pc, #436]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00483c:	689b      	ldr	r3, [r3, #8]
 c00483e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c004842:	2b00      	cmp	r3, #0
 c004844:	d141      	bne.n	c0048ca <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c004846:	4b6a      	ldr	r3, [pc, #424]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004848:	689b      	ldr	r3, [r3, #8]
 c00484a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00484e:	4a68      	ldr	r2, [pc, #416]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c004854:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c004856:	2380      	movs	r3, #128	; 0x80
 c004858:	617b      	str	r3, [r7, #20]
 c00485a:	e036      	b.n	c0048ca <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c00485c:	687b      	ldr	r3, [r7, #4]
 c00485e:	685b      	ldr	r3, [r3, #4]
 c004860:	2b02      	cmp	r3, #2
 c004862:	d107      	bne.n	c004874 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c004864:	4b62      	ldr	r3, [pc, #392]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004866:	681b      	ldr	r3, [r3, #0]
 c004868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00486c:	2b00      	cmp	r3, #0
 c00486e:	d115      	bne.n	c00489c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 c004870:	2301      	movs	r3, #1
 c004872:	e0b6      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c004874:	687b      	ldr	r3, [r7, #4]
 c004876:	685b      	ldr	r3, [r3, #4]
 c004878:	2b00      	cmp	r3, #0
 c00487a:	d107      	bne.n	c00488c <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c00487c:	4b5c      	ldr	r3, [pc, #368]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00487e:	681b      	ldr	r3, [r3, #0]
 c004880:	f003 0302 	and.w	r3, r3, #2
 c004884:	2b00      	cmp	r3, #0
 c004886:	d109      	bne.n	c00489c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 c004888:	2301      	movs	r3, #1
 c00488a:	e0aa      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00488c:	4b58      	ldr	r3, [pc, #352]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00488e:	681b      	ldr	r3, [r3, #0]
 c004890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004894:	2b00      	cmp	r3, #0
 c004896:	d101      	bne.n	c00489c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 c004898:	2301      	movs	r3, #1
 c00489a:	e0a2      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 c00489c:	f000 f8b0 	bl	c004a00 <HAL_RCC_GetSysClockFreq>
 c0048a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 c0048a2:	693b      	ldr	r3, [r7, #16]
 c0048a4:	4a53      	ldr	r2, [pc, #332]	; (c0049f4 <HAL_RCC_ClockConfig+0x264>)
 c0048a6:	4293      	cmp	r3, r2
 c0048a8:	d90f      	bls.n	c0048ca <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c0048aa:	4b51      	ldr	r3, [pc, #324]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048ac:	689b      	ldr	r3, [r3, #8]
 c0048ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c0048b2:	2b00      	cmp	r3, #0
 c0048b4:	d109      	bne.n	c0048ca <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0048b6:	4b4e      	ldr	r3, [pc, #312]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048b8:	689b      	ldr	r3, [r3, #8]
 c0048ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0048be:	4a4c      	ldr	r2, [pc, #304]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0048c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c0048c6:	2380      	movs	r3, #128	; 0x80
 c0048c8:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c0048ca:	4b49      	ldr	r3, [pc, #292]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048cc:	689b      	ldr	r3, [r3, #8]
 c0048ce:	f023 0203 	bic.w	r2, r3, #3
 c0048d2:	687b      	ldr	r3, [r7, #4]
 c0048d4:	685b      	ldr	r3, [r3, #4]
 c0048d6:	4946      	ldr	r1, [pc, #280]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048d8:	4313      	orrs	r3, r2
 c0048da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c0048dc:	f7fd fe30 	bl	c002540 <HAL_GetTick>
 c0048e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c0048e2:	e013      	b.n	c00490c <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c0048e4:	f7fd fe2c 	bl	c002540 <HAL_GetTick>
 c0048e8:	4602      	mov	r2, r0
 c0048ea:	68fb      	ldr	r3, [r7, #12]
 c0048ec:	1ad3      	subs	r3, r2, r3
 c0048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 c0048f2:	4293      	cmp	r3, r2
 c0048f4:	d90a      	bls.n	c00490c <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c0048f6:	4b3e      	ldr	r3, [pc, #248]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0048f8:	689b      	ldr	r3, [r3, #8]
 c0048fa:	f003 020c 	and.w	r2, r3, #12
 c0048fe:	687b      	ldr	r3, [r7, #4]
 c004900:	685b      	ldr	r3, [r3, #4]
 c004902:	009b      	lsls	r3, r3, #2
 c004904:	429a      	cmp	r2, r3
 c004906:	d001      	beq.n	c00490c <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 c004908:	2303      	movs	r3, #3
 c00490a:	e06a      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00490c:	4b38      	ldr	r3, [pc, #224]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00490e:	689b      	ldr	r3, [r3, #8]
 c004910:	f003 020c 	and.w	r2, r3, #12
 c004914:	687b      	ldr	r3, [r7, #4]
 c004916:	685b      	ldr	r3, [r3, #4]
 c004918:	009b      	lsls	r3, r3, #2
 c00491a:	429a      	cmp	r2, r3
 c00491c:	d1e2      	bne.n	c0048e4 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 c00491e:	697b      	ldr	r3, [r7, #20]
 c004920:	2b80      	cmp	r3, #128	; 0x80
 c004922:	d105      	bne.n	c004930 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c004924:	4b32      	ldr	r3, [pc, #200]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004926:	689b      	ldr	r3, [r3, #8]
 c004928:	4a31      	ldr	r2, [pc, #196]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00492a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00492e:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c004930:	687b      	ldr	r3, [r7, #4]
 c004932:	681b      	ldr	r3, [r3, #0]
 c004934:	f003 0302 	and.w	r3, r3, #2
 c004938:	2b00      	cmp	r3, #0
 c00493a:	d010      	beq.n	c00495e <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c00493c:	687b      	ldr	r3, [r7, #4]
 c00493e:	689a      	ldr	r2, [r3, #8]
 c004940:	4b2b      	ldr	r3, [pc, #172]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c004942:	689b      	ldr	r3, [r3, #8]
 c004944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c004948:	429a      	cmp	r2, r3
 c00494a:	d208      	bcs.n	c00495e <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c00494c:	4b28      	ldr	r3, [pc, #160]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00494e:	689b      	ldr	r3, [r3, #8]
 c004950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c004954:	687b      	ldr	r3, [r7, #4]
 c004956:	689b      	ldr	r3, [r3, #8]
 c004958:	4925      	ldr	r1, [pc, #148]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00495a:	4313      	orrs	r3, r2
 c00495c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c00495e:	4b23      	ldr	r3, [pc, #140]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c004960:	681b      	ldr	r3, [r3, #0]
 c004962:	f003 030f 	and.w	r3, r3, #15
 c004966:	683a      	ldr	r2, [r7, #0]
 c004968:	429a      	cmp	r2, r3
 c00496a:	d210      	bcs.n	c00498e <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c00496c:	4b1f      	ldr	r3, [pc, #124]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c00496e:	681b      	ldr	r3, [r3, #0]
 c004970:	f023 020f 	bic.w	r2, r3, #15
 c004974:	491d      	ldr	r1, [pc, #116]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c004976:	683b      	ldr	r3, [r7, #0]
 c004978:	4313      	orrs	r3, r2
 c00497a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c00497c:	4b1b      	ldr	r3, [pc, #108]	; (c0049ec <HAL_RCC_ClockConfig+0x25c>)
 c00497e:	681b      	ldr	r3, [r3, #0]
 c004980:	f003 030f 	and.w	r3, r3, #15
 c004984:	683a      	ldr	r2, [r7, #0]
 c004986:	429a      	cmp	r2, r3
 c004988:	d001      	beq.n	c00498e <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 c00498a:	2301      	movs	r3, #1
 c00498c:	e029      	b.n	c0049e2 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c00498e:	687b      	ldr	r3, [r7, #4]
 c004990:	681b      	ldr	r3, [r3, #0]
 c004992:	f003 0304 	and.w	r3, r3, #4
 c004996:	2b00      	cmp	r3, #0
 c004998:	d008      	beq.n	c0049ac <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c00499a:	4b15      	ldr	r3, [pc, #84]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c00499c:	689b      	ldr	r3, [r3, #8]
 c00499e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c0049a2:	687b      	ldr	r3, [r7, #4]
 c0049a4:	68db      	ldr	r3, [r3, #12]
 c0049a6:	4912      	ldr	r1, [pc, #72]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0049a8:	4313      	orrs	r3, r2
 c0049aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c0049ac:	687b      	ldr	r3, [r7, #4]
 c0049ae:	681b      	ldr	r3, [r3, #0]
 c0049b0:	f003 0308 	and.w	r3, r3, #8
 c0049b4:	2b00      	cmp	r3, #0
 c0049b6:	d009      	beq.n	c0049cc <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c0049b8:	4b0d      	ldr	r3, [pc, #52]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0049ba:	689b      	ldr	r3, [r3, #8]
 c0049bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 c0049c0:	687b      	ldr	r3, [r7, #4]
 c0049c2:	691b      	ldr	r3, [r3, #16]
 c0049c4:	00db      	lsls	r3, r3, #3
 c0049c6:	490a      	ldr	r1, [pc, #40]	; (c0049f0 <HAL_RCC_ClockConfig+0x260>)
 c0049c8:	4313      	orrs	r3, r2
 c0049ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c0049cc:	f000 f8b6 	bl	c004b3c <HAL_RCC_GetHCLKFreq>
 c0049d0:	4603      	mov	r3, r0
 c0049d2:	4a09      	ldr	r2, [pc, #36]	; (c0049f8 <HAL_RCC_ClockConfig+0x268>)
 c0049d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 c0049d6:	4b09      	ldr	r3, [pc, #36]	; (c0049fc <HAL_RCC_ClockConfig+0x26c>)
 c0049d8:	681b      	ldr	r3, [r3, #0]
 c0049da:	4618      	mov	r0, r3
 c0049dc:	f7fd fd60 	bl	c0024a0 <HAL_InitTick>
 c0049e0:	4603      	mov	r3, r0
}
 c0049e2:	4618      	mov	r0, r3
 c0049e4:	3718      	adds	r7, #24
 c0049e6:	46bd      	mov	sp, r7
 c0049e8:	bd80      	pop	{r7, pc}
 c0049ea:	bf00      	nop
 c0049ec:	50022000 	.word	0x50022000
 c0049f0:	50021000 	.word	0x50021000
 c0049f4:	04c4b400 	.word	0x04c4b400
 c0049f8:	300000f8 	.word	0x300000f8
 c0049fc:	300000fc 	.word	0x300000fc

0c004a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 c004a00:	b480      	push	{r7}
 c004a02:	b089      	sub	sp, #36	; 0x24
 c004a04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c004a06:	2300      	movs	r3, #0
 c004a08:	61fb      	str	r3, [r7, #28]
 c004a0a:	2300      	movs	r3, #0
 c004a0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c004a0e:	4b47      	ldr	r3, [pc, #284]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a10:	689b      	ldr	r3, [r3, #8]
 c004a12:	f003 030c 	and.w	r3, r3, #12
 c004a16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c004a18:	4b44      	ldr	r3, [pc, #272]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a1a:	68db      	ldr	r3, [r3, #12]
 c004a1c:	f003 0303 	and.w	r3, r3, #3
 c004a20:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c004a22:	693b      	ldr	r3, [r7, #16]
 c004a24:	2b00      	cmp	r3, #0
 c004a26:	d005      	beq.n	c004a34 <HAL_RCC_GetSysClockFreq+0x34>
 c004a28:	693b      	ldr	r3, [r7, #16]
 c004a2a:	2b0c      	cmp	r3, #12
 c004a2c:	d121      	bne.n	c004a72 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c004a2e:	68fb      	ldr	r3, [r7, #12]
 c004a30:	2b01      	cmp	r3, #1
 c004a32:	d11e      	bne.n	c004a72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c004a34:	4b3d      	ldr	r3, [pc, #244]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a36:	681b      	ldr	r3, [r3, #0]
 c004a38:	f003 0308 	and.w	r3, r3, #8
 c004a3c:	2b00      	cmp	r3, #0
 c004a3e:	d107      	bne.n	c004a50 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c004a40:	4b3a      	ldr	r3, [pc, #232]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004a46:	0a1b      	lsrs	r3, r3, #8
 c004a48:	f003 030f 	and.w	r3, r3, #15
 c004a4c:	61fb      	str	r3, [r7, #28]
 c004a4e:	e005      	b.n	c004a5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c004a50:	4b36      	ldr	r3, [pc, #216]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a52:	681b      	ldr	r3, [r3, #0]
 c004a54:	091b      	lsrs	r3, r3, #4
 c004a56:	f003 030f 	and.w	r3, r3, #15
 c004a5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c004a5c:	4a34      	ldr	r2, [pc, #208]	; (c004b30 <HAL_RCC_GetSysClockFreq+0x130>)
 c004a5e:	69fb      	ldr	r3, [r7, #28]
 c004a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c004a64:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c004a66:	693b      	ldr	r3, [r7, #16]
 c004a68:	2b00      	cmp	r3, #0
 c004a6a:	d10d      	bne.n	c004a88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 c004a6c:	69fb      	ldr	r3, [r7, #28]
 c004a6e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c004a70:	e00a      	b.n	c004a88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c004a72:	693b      	ldr	r3, [r7, #16]
 c004a74:	2b04      	cmp	r3, #4
 c004a76:	d102      	bne.n	c004a7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 c004a78:	4b2e      	ldr	r3, [pc, #184]	; (c004b34 <HAL_RCC_GetSysClockFreq+0x134>)
 c004a7a:	61bb      	str	r3, [r7, #24]
 c004a7c:	e004      	b.n	c004a88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 c004a7e:	693b      	ldr	r3, [r7, #16]
 c004a80:	2b08      	cmp	r3, #8
 c004a82:	d101      	bne.n	c004a88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 c004a84:	4b2c      	ldr	r3, [pc, #176]	; (c004b38 <HAL_RCC_GetSysClockFreq+0x138>)
 c004a86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c004a88:	693b      	ldr	r3, [r7, #16]
 c004a8a:	2b0c      	cmp	r3, #12
 c004a8c:	d146      	bne.n	c004b1c <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c004a8e:	4b27      	ldr	r3, [pc, #156]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a90:	68db      	ldr	r3, [r3, #12]
 c004a92:	f003 0303 	and.w	r3, r3, #3
 c004a96:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c004a98:	4b24      	ldr	r3, [pc, #144]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004a9a:	68db      	ldr	r3, [r3, #12]
 c004a9c:	091b      	lsrs	r3, r3, #4
 c004a9e:	f003 030f 	and.w	r3, r3, #15
 c004aa2:	3301      	adds	r3, #1
 c004aa4:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 c004aa6:	68bb      	ldr	r3, [r7, #8]
 c004aa8:	2b02      	cmp	r3, #2
 c004aaa:	d003      	beq.n	c004ab4 <HAL_RCC_GetSysClockFreq+0xb4>
 c004aac:	68bb      	ldr	r3, [r7, #8]
 c004aae:	2b03      	cmp	r3, #3
 c004ab0:	d00d      	beq.n	c004ace <HAL_RCC_GetSysClockFreq+0xce>
 c004ab2:	e019      	b.n	c004ae8 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c004ab4:	4a1f      	ldr	r2, [pc, #124]	; (c004b34 <HAL_RCC_GetSysClockFreq+0x134>)
 c004ab6:	687b      	ldr	r3, [r7, #4]
 c004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 c004abc:	4a1b      	ldr	r2, [pc, #108]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004abe:	68d2      	ldr	r2, [r2, #12]
 c004ac0:	0a12      	lsrs	r2, r2, #8
 c004ac2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c004ac6:	fb02 f303 	mul.w	r3, r2, r3
 c004aca:	617b      	str	r3, [r7, #20]
        break;
 c004acc:	e019      	b.n	c004b02 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c004ace:	4a1a      	ldr	r2, [pc, #104]	; (c004b38 <HAL_RCC_GetSysClockFreq+0x138>)
 c004ad0:	687b      	ldr	r3, [r7, #4]
 c004ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 c004ad6:	4a15      	ldr	r2, [pc, #84]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004ad8:	68d2      	ldr	r2, [r2, #12]
 c004ada:	0a12      	lsrs	r2, r2, #8
 c004adc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c004ae0:	fb02 f303 	mul.w	r3, r2, r3
 c004ae4:	617b      	str	r3, [r7, #20]
        break;
 c004ae6:	e00c      	b.n	c004b02 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c004ae8:	69fa      	ldr	r2, [r7, #28]
 c004aea:	687b      	ldr	r3, [r7, #4]
 c004aec:	fbb2 f3f3 	udiv	r3, r2, r3
 c004af0:	4a0e      	ldr	r2, [pc, #56]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004af2:	68d2      	ldr	r2, [r2, #12]
 c004af4:	0a12      	lsrs	r2, r2, #8
 c004af6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c004afa:	fb02 f303 	mul.w	r3, r2, r3
 c004afe:	617b      	str	r3, [r7, #20]
        break;
 c004b00:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c004b02:	4b0a      	ldr	r3, [pc, #40]	; (c004b2c <HAL_RCC_GetSysClockFreq+0x12c>)
 c004b04:	68db      	ldr	r3, [r3, #12]
 c004b06:	0e5b      	lsrs	r3, r3, #25
 c004b08:	f003 0303 	and.w	r3, r3, #3
 c004b0c:	3301      	adds	r3, #1
 c004b0e:	005b      	lsls	r3, r3, #1
 c004b10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 c004b12:	697a      	ldr	r2, [r7, #20]
 c004b14:	683b      	ldr	r3, [r7, #0]
 c004b16:	fbb2 f3f3 	udiv	r3, r2, r3
 c004b1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 c004b1c:	69bb      	ldr	r3, [r7, #24]
}
 c004b1e:	4618      	mov	r0, r3
 c004b20:	3724      	adds	r7, #36	; 0x24
 c004b22:	46bd      	mov	sp, r7
 c004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004b28:	4770      	bx	lr
 c004b2a:	bf00      	nop
 c004b2c:	50021000 	.word	0x50021000
 c004b30:	0c008ce8 	.word	0x0c008ce8
 c004b34:	00f42400 	.word	0x00f42400
 c004b38:	007a1200 	.word	0x007a1200

0c004b3c <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 c004b3c:	b580      	push	{r7, lr}
 c004b3e:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c004b40:	f7ff ff5e 	bl	c004a00 <HAL_RCC_GetSysClockFreq>
 c004b44:	4602      	mov	r2, r0
 c004b46:	4b05      	ldr	r3, [pc, #20]	; (c004b5c <HAL_RCC_GetHCLKFreq+0x20>)
 c004b48:	689b      	ldr	r3, [r3, #8]
 c004b4a:	091b      	lsrs	r3, r3, #4
 c004b4c:	f003 030f 	and.w	r3, r3, #15
 c004b50:	4903      	ldr	r1, [pc, #12]	; (c004b60 <HAL_RCC_GetHCLKFreq+0x24>)
 c004b52:	5ccb      	ldrb	r3, [r1, r3]
 c004b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 c004b58:	4618      	mov	r0, r3
 c004b5a:	bd80      	pop	{r7, pc}
 c004b5c:	50021000 	.word	0x50021000
 c004b60:	0c008cd0 	.word	0x0c008cd0

0c004b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 c004b64:	b580      	push	{r7, lr}
 c004b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c004b68:	f7ff ffe8 	bl	c004b3c <HAL_RCC_GetHCLKFreq>
 c004b6c:	4602      	mov	r2, r0
 c004b6e:	4b05      	ldr	r3, [pc, #20]	; (c004b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 c004b70:	689b      	ldr	r3, [r3, #8]
 c004b72:	0a1b      	lsrs	r3, r3, #8
 c004b74:	f003 0307 	and.w	r3, r3, #7
 c004b78:	4903      	ldr	r1, [pc, #12]	; (c004b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 c004b7a:	5ccb      	ldrb	r3, [r1, r3]
 c004b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 c004b80:	4618      	mov	r0, r3
 c004b82:	bd80      	pop	{r7, pc}
 c004b84:	50021000 	.word	0x50021000
 c004b88:	0c008ce0 	.word	0x0c008ce0

0c004b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 c004b8c:	b580      	push	{r7, lr}
 c004b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c004b90:	f7ff ffd4 	bl	c004b3c <HAL_RCC_GetHCLKFreq>
 c004b94:	4602      	mov	r2, r0
 c004b96:	4b05      	ldr	r3, [pc, #20]	; (c004bac <HAL_RCC_GetPCLK2Freq+0x20>)
 c004b98:	689b      	ldr	r3, [r3, #8]
 c004b9a:	0adb      	lsrs	r3, r3, #11
 c004b9c:	f003 0307 	and.w	r3, r3, #7
 c004ba0:	4903      	ldr	r1, [pc, #12]	; (c004bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 c004ba2:	5ccb      	ldrb	r3, [r1, r3]
 c004ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 c004ba8:	4618      	mov	r0, r3
 c004baa:	bd80      	pop	{r7, pc}
 c004bac:	50021000 	.word	0x50021000
 c004bb0:	0c008ce0 	.word	0x0c008ce0

0c004bb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c004bb4:	b580      	push	{r7, lr}
 c004bb6:	b086      	sub	sp, #24
 c004bb8:	af00      	add	r7, sp, #0
 c004bba:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 c004bbc:	2300      	movs	r3, #0
 c004bbe:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c004bc0:	4b2c      	ldr	r3, [pc, #176]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004bc8:	2b00      	cmp	r3, #0
 c004bca:	d003      	beq.n	c004bd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c004bcc:	f7ff f85c 	bl	c003c88 <HAL_PWREx_GetVoltageRange>
 c004bd0:	6138      	str	r0, [r7, #16]
 c004bd2:	e014      	b.n	c004bfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 c004bd4:	4b27      	ldr	r3, [pc, #156]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004bd8:	4a26      	ldr	r2, [pc, #152]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c004bde:	6593      	str	r3, [r2, #88]	; 0x58
 c004be0:	4b24      	ldr	r3, [pc, #144]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004be8:	60fb      	str	r3, [r7, #12]
 c004bea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 c004bec:	f7ff f84c 	bl	c003c88 <HAL_PWREx_GetVoltageRange>
 c004bf0:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 c004bf2:	4b20      	ldr	r3, [pc, #128]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004bf6:	4a1f      	ldr	r2, [pc, #124]	; (c004c74 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c004bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c004bfc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c004bfe:	693b      	ldr	r3, [r7, #16]
 c004c00:	2b00      	cmp	r3, #0
 c004c02:	d003      	beq.n	c004c0c <RCC_SetFlashLatencyFromMSIRange+0x58>
 c004c04:	693b      	ldr	r3, [r7, #16]
 c004c06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c004c0a:	d10b      	bne.n	c004c24 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 c004c0c:	687b      	ldr	r3, [r7, #4]
 c004c0e:	2b80      	cmp	r3, #128	; 0x80
 c004c10:	d919      	bls.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 c004c12:	687b      	ldr	r3, [r7, #4]
 c004c14:	2ba0      	cmp	r3, #160	; 0xa0
 c004c16:	d902      	bls.n	c004c1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c004c18:	2302      	movs	r3, #2
 c004c1a:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c004c1c:	e013      	b.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c004c1e:	2301      	movs	r3, #1
 c004c20:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c004c22:	e010      	b.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 c004c24:	687b      	ldr	r3, [r7, #4]
 c004c26:	2b80      	cmp	r3, #128	; 0x80
 c004c28:	d902      	bls.n	c004c30 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 c004c2a:	2303      	movs	r3, #3
 c004c2c:	617b      	str	r3, [r7, #20]
 c004c2e:	e00a      	b.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 c004c30:	687b      	ldr	r3, [r7, #4]
 c004c32:	2b80      	cmp	r3, #128	; 0x80
 c004c34:	d102      	bne.n	c004c3c <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c004c36:	2302      	movs	r3, #2
 c004c38:	617b      	str	r3, [r7, #20]
 c004c3a:	e004      	b.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 c004c3c:	687b      	ldr	r3, [r7, #4]
 c004c3e:	2b70      	cmp	r3, #112	; 0x70
 c004c40:	d101      	bne.n	c004c46 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c004c42:	2301      	movs	r3, #1
 c004c44:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c004c46:	4b0c      	ldr	r3, [pc, #48]	; (c004c78 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c004c48:	681b      	ldr	r3, [r3, #0]
 c004c4a:	f023 020f 	bic.w	r2, r3, #15
 c004c4e:	490a      	ldr	r1, [pc, #40]	; (c004c78 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c004c50:	697b      	ldr	r3, [r7, #20]
 c004c52:	4313      	orrs	r3, r2
 c004c54:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c004c56:	4b08      	ldr	r3, [pc, #32]	; (c004c78 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c004c58:	681b      	ldr	r3, [r3, #0]
 c004c5a:	f003 030f 	and.w	r3, r3, #15
 c004c5e:	697a      	ldr	r2, [r7, #20]
 c004c60:	429a      	cmp	r2, r3
 c004c62:	d001      	beq.n	c004c68 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 c004c64:	2301      	movs	r3, #1
 c004c66:	e000      	b.n	c004c6a <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 c004c68:	2300      	movs	r3, #0
}
 c004c6a:	4618      	mov	r0, r3
 c004c6c:	3718      	adds	r7, #24
 c004c6e:	46bd      	mov	sp, r7
 c004c70:	bd80      	pop	{r7, pc}
 c004c72:	bf00      	nop
 c004c74:	50021000 	.word	0x50021000
 c004c78:	50022000 	.word	0x50022000

0c004c7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 c004c7c:	b480      	push	{r7}
 c004c7e:	b087      	sub	sp, #28
 c004c80:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c004c82:	4b31      	ldr	r3, [pc, #196]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004c84:	68db      	ldr	r3, [r3, #12]
 c004c86:	f003 0303 	and.w	r3, r3, #3
 c004c8a:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c004c8c:	4b2e      	ldr	r3, [pc, #184]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004c8e:	68db      	ldr	r3, [r3, #12]
 c004c90:	091b      	lsrs	r3, r3, #4
 c004c92:	f003 030f 	and.w	r3, r3, #15
 c004c96:	3301      	adds	r3, #1
 c004c98:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 c004c9a:	68fb      	ldr	r3, [r7, #12]
 c004c9c:	2b03      	cmp	r3, #3
 c004c9e:	d015      	beq.n	c004ccc <RCC_GetSysClockFreqFromPLLSource+0x50>
 c004ca0:	68fb      	ldr	r3, [r7, #12]
 c004ca2:	2b03      	cmp	r3, #3
 c004ca4:	d839      	bhi.n	c004d1a <RCC_GetSysClockFreqFromPLLSource+0x9e>
 c004ca6:	68fb      	ldr	r3, [r7, #12]
 c004ca8:	2b01      	cmp	r3, #1
 c004caa:	d01c      	beq.n	c004ce6 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 c004cac:	68fb      	ldr	r3, [r7, #12]
 c004cae:	2b02      	cmp	r3, #2
 c004cb0:	d133      	bne.n	c004d1a <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c004cb2:	4a26      	ldr	r2, [pc, #152]	; (c004d4c <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 c004cb4:	68bb      	ldr	r3, [r7, #8]
 c004cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 c004cba:	4a23      	ldr	r2, [pc, #140]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004cbc:	68d2      	ldr	r2, [r2, #12]
 c004cbe:	0a12      	lsrs	r2, r2, #8
 c004cc0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c004cc4:	fb02 f303 	mul.w	r3, r2, r3
 c004cc8:	613b      	str	r3, [r7, #16]
      break;
 c004cca:	e029      	b.n	c004d20 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c004ccc:	4a20      	ldr	r2, [pc, #128]	; (c004d50 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 c004cce:	68bb      	ldr	r3, [r7, #8]
 c004cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 c004cd4:	4a1c      	ldr	r2, [pc, #112]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004cd6:	68d2      	ldr	r2, [r2, #12]
 c004cd8:	0a12      	lsrs	r2, r2, #8
 c004cda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c004cde:	fb02 f303 	mul.w	r3, r2, r3
 c004ce2:	613b      	str	r3, [r7, #16]
      break;
 c004ce4:	e01c      	b.n	c004d20 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c004ce6:	4b18      	ldr	r3, [pc, #96]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004ce8:	681b      	ldr	r3, [r3, #0]
 c004cea:	f003 0308 	and.w	r3, r3, #8
 c004cee:	2b00      	cmp	r3, #0
 c004cf0:	d107      	bne.n	c004d02 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c004cf2:	4b15      	ldr	r3, [pc, #84]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004cf8:	0a1b      	lsrs	r3, r3, #8
 c004cfa:	f003 030f 	and.w	r3, r3, #15
 c004cfe:	617b      	str	r3, [r7, #20]
 c004d00:	e005      	b.n	c004d0e <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c004d02:	4b11      	ldr	r3, [pc, #68]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004d04:	681b      	ldr	r3, [r3, #0]
 c004d06:	091b      	lsrs	r3, r3, #4
 c004d08:	f003 030f 	and.w	r3, r3, #15
 c004d0c:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 c004d0e:	4a11      	ldr	r2, [pc, #68]	; (c004d54 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 c004d10:	697b      	ldr	r3, [r7, #20]
 c004d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c004d16:	613b      	str	r3, [r7, #16]
        break;
 c004d18:	e002      	b.n	c004d20 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 c004d1a:	2300      	movs	r3, #0
 c004d1c:	613b      	str	r3, [r7, #16]
      break;
 c004d1e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c004d20:	4b09      	ldr	r3, [pc, #36]	; (c004d48 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 c004d22:	68db      	ldr	r3, [r3, #12]
 c004d24:	0e5b      	lsrs	r3, r3, #25
 c004d26:	f003 0303 	and.w	r3, r3, #3
 c004d2a:	3301      	adds	r3, #1
 c004d2c:	005b      	lsls	r3, r3, #1
 c004d2e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 c004d30:	693a      	ldr	r2, [r7, #16]
 c004d32:	687b      	ldr	r3, [r7, #4]
 c004d34:	fbb2 f3f3 	udiv	r3, r2, r3
 c004d38:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 c004d3a:	683b      	ldr	r3, [r7, #0]
}
 c004d3c:	4618      	mov	r0, r3
 c004d3e:	371c      	adds	r7, #28
 c004d40:	46bd      	mov	sp, r7
 c004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004d46:	4770      	bx	lr
 c004d48:	50021000 	.word	0x50021000
 c004d4c:	00f42400 	.word	0x00f42400
 c004d50:	007a1200 	.word	0x007a1200
 c004d54:	0c008ce8 	.word	0x0c008ce8

0c004d58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 c004d58:	b580      	push	{r7, lr}
 c004d5a:	b088      	sub	sp, #32
 c004d5c:	af00      	add	r7, sp, #0
 c004d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c004d60:	2300      	movs	r3, #0
 c004d62:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 c004d64:	2300      	movs	r3, #0
 c004d66:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c004d68:	687b      	ldr	r3, [r7, #4]
 c004d6a:	681b      	ldr	r3, [r3, #0]
 c004d6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004d70:	2b00      	cmp	r3, #0
 c004d72:	d040      	beq.n	c004df6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 c004d74:	687b      	ldr	r3, [r7, #4]
 c004d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c004d78:	2b80      	cmp	r3, #128	; 0x80
 c004d7a:	d02a      	beq.n	c004dd2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c004d7c:	2b80      	cmp	r3, #128	; 0x80
 c004d7e:	d825      	bhi.n	c004dcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 c004d80:	2b60      	cmp	r3, #96	; 0x60
 c004d82:	d026      	beq.n	c004dd2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c004d84:	2b60      	cmp	r3, #96	; 0x60
 c004d86:	d821      	bhi.n	c004dcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 c004d88:	2b40      	cmp	r3, #64	; 0x40
 c004d8a:	d006      	beq.n	c004d9a <HAL_RCCEx_PeriphCLKConfig+0x42>
 c004d8c:	2b40      	cmp	r3, #64	; 0x40
 c004d8e:	d81d      	bhi.n	c004dcc <HAL_RCCEx_PeriphCLKConfig+0x74>
 c004d90:	2b00      	cmp	r3, #0
 c004d92:	d009      	beq.n	c004da8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 c004d94:	2b20      	cmp	r3, #32
 c004d96:	d010      	beq.n	c004dba <HAL_RCCEx_PeriphCLKConfig+0x62>
 c004d98:	e018      	b.n	c004dcc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c004d9a:	4b8f      	ldr	r3, [pc, #572]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004d9c:	68db      	ldr	r3, [r3, #12]
 c004d9e:	4a8e      	ldr	r2, [pc, #568]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c004da4:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c004da6:	e015      	b.n	c004dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c004da8:	687b      	ldr	r3, [r7, #4]
 c004daa:	3304      	adds	r3, #4
 c004dac:	2100      	movs	r1, #0
 c004dae:	4618      	mov	r0, r3
 c004db0:	f000 fb56 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c004db4:	4603      	mov	r3, r0
 c004db6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c004db8:	e00c      	b.n	c004dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c004dba:	687b      	ldr	r3, [r7, #4]
 c004dbc:	3320      	adds	r3, #32
 c004dbe:	2100      	movs	r1, #0
 c004dc0:	4618      	mov	r0, r3
 c004dc2:	f000 fc33 	bl	c00562c <RCCEx_PLLSAI2_Config>
 c004dc6:	4603      	mov	r3, r0
 c004dc8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c004dca:	e003      	b.n	c004dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004dcc:	2301      	movs	r3, #1
 c004dce:	77fb      	strb	r3, [r7, #31]
        break;
 c004dd0:	e000      	b.n	c004dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 c004dd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004dd4:	7ffb      	ldrb	r3, [r7, #31]
 c004dd6:	2b00      	cmp	r3, #0
 c004dd8:	d10b      	bne.n	c004df2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c004dda:	4b7f      	ldr	r3, [pc, #508]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004ddc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c004de0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 c004de4:	687b      	ldr	r3, [r7, #4]
 c004de6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c004de8:	497b      	ldr	r1, [pc, #492]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004dea:	4313      	orrs	r3, r2
 c004dec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c004df0:	e001      	b.n	c004df6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004df2:	7ffb      	ldrb	r3, [r7, #31]
 c004df4:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c004df6:	687b      	ldr	r3, [r7, #4]
 c004df8:	681b      	ldr	r3, [r3, #0]
 c004dfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c004dfe:	2b00      	cmp	r3, #0
 c004e00:	d047      	beq.n	c004e92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 c004e02:	687b      	ldr	r3, [r7, #4]
 c004e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c004e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c004e0a:	d030      	beq.n	c004e6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 c004e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c004e10:	d82a      	bhi.n	c004e68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c004e12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c004e16:	d02a      	beq.n	c004e6e <HAL_RCCEx_PeriphCLKConfig+0x116>
 c004e18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c004e1c:	d824      	bhi.n	c004e68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c004e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c004e22:	d008      	beq.n	c004e36 <HAL_RCCEx_PeriphCLKConfig+0xde>
 c004e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c004e28:	d81e      	bhi.n	c004e68 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c004e2a:	2b00      	cmp	r3, #0
 c004e2c:	d00a      	beq.n	c004e44 <HAL_RCCEx_PeriphCLKConfig+0xec>
 c004e2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c004e32:	d010      	beq.n	c004e56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 c004e34:	e018      	b.n	c004e68 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c004e36:	4b68      	ldr	r3, [pc, #416]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004e38:	68db      	ldr	r3, [r3, #12]
 c004e3a:	4a67      	ldr	r2, [pc, #412]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004e3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c004e40:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c004e42:	e015      	b.n	c004e70 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c004e44:	687b      	ldr	r3, [r7, #4]
 c004e46:	3304      	adds	r3, #4
 c004e48:	2100      	movs	r1, #0
 c004e4a:	4618      	mov	r0, r3
 c004e4c:	f000 fb08 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c004e50:	4603      	mov	r3, r0
 c004e52:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c004e54:	e00c      	b.n	c004e70 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c004e56:	687b      	ldr	r3, [r7, #4]
 c004e58:	3320      	adds	r3, #32
 c004e5a:	2100      	movs	r1, #0
 c004e5c:	4618      	mov	r0, r3
 c004e5e:	f000 fbe5 	bl	c00562c <RCCEx_PLLSAI2_Config>
 c004e62:	4603      	mov	r3, r0
 c004e64:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c004e66:	e003      	b.n	c004e70 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c004e68:	2301      	movs	r3, #1
 c004e6a:	77fb      	strb	r3, [r7, #31]
        break;
 c004e6c:	e000      	b.n	c004e70 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 c004e6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 c004e70:	7ffb      	ldrb	r3, [r7, #31]
 c004e72:	2b00      	cmp	r3, #0
 c004e74:	d10b      	bne.n	c004e8e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c004e76:	4b58      	ldr	r3, [pc, #352]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004e78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c004e7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c004e80:	687b      	ldr	r3, [r7, #4]
 c004e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c004e84:	4954      	ldr	r1, [pc, #336]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004e86:	4313      	orrs	r3, r2
 c004e88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c004e8c:	e001      	b.n	c004e92 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004e8e:	7ffb      	ldrb	r3, [r7, #31]
 c004e90:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c004e92:	687b      	ldr	r3, [r7, #4]
 c004e94:	681b      	ldr	r3, [r3, #0]
 c004e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004e9a:	2b00      	cmp	r3, #0
 c004e9c:	f000 80ab 	beq.w	c004ff6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 c004ea0:	2300      	movs	r3, #0
 c004ea2:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 c004ea4:	4b4c      	ldr	r3, [pc, #304]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004eac:	2b00      	cmp	r3, #0
 c004eae:	d10d      	bne.n	c004ecc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c004eb0:	4b49      	ldr	r3, [pc, #292]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004eb4:	4a48      	ldr	r2, [pc, #288]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c004eba:	6593      	str	r3, [r2, #88]	; 0x58
 c004ebc:	4b46      	ldr	r3, [pc, #280]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004ec4:	60fb      	str	r3, [r7, #12]
 c004ec6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 c004ec8:	2301      	movs	r3, #1
 c004eca:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c004ecc:	4b43      	ldr	r3, [pc, #268]	; (c004fdc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c004ece:	681b      	ldr	r3, [r3, #0]
 c004ed0:	4a42      	ldr	r2, [pc, #264]	; (c004fdc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c004ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004ed6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 c004ed8:	f7fd fb32 	bl	c002540 <HAL_GetTick>
 c004edc:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c004ede:	e00f      	b.n	c004f00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c004ee0:	f7fd fb2e 	bl	c002540 <HAL_GetTick>
 c004ee4:	4602      	mov	r2, r0
 c004ee6:	693b      	ldr	r3, [r7, #16]
 c004ee8:	1ad3      	subs	r3, r2, r3
 c004eea:	2b02      	cmp	r3, #2
 c004eec:	d908      	bls.n	c004f00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c004eee:	4b3b      	ldr	r3, [pc, #236]	; (c004fdc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c004ef0:	681b      	ldr	r3, [r3, #0]
 c004ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c004ef6:	2b00      	cmp	r3, #0
 c004ef8:	d109      	bne.n	c004f0e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 c004efa:	2303      	movs	r3, #3
 c004efc:	77fb      	strb	r3, [r7, #31]
        }
        break;
 c004efe:	e006      	b.n	c004f0e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c004f00:	4b36      	ldr	r3, [pc, #216]	; (c004fdc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c004f02:	681b      	ldr	r3, [r3, #0]
 c004f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c004f08:	2b00      	cmp	r3, #0
 c004f0a:	d0e9      	beq.n	c004ee0 <HAL_RCCEx_PeriphCLKConfig+0x188>
 c004f0c:	e000      	b.n	c004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 c004f0e:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 c004f10:	7ffb      	ldrb	r3, [r7, #31]
 c004f12:	2b00      	cmp	r3, #0
 c004f14:	d164      	bne.n	c004fe0 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c004f16:	4b30      	ldr	r3, [pc, #192]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c004f20:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c004f22:	69bb      	ldr	r3, [r7, #24]
 c004f24:	2b00      	cmp	r3, #0
 c004f26:	d01f      	beq.n	c004f68 <HAL_RCCEx_PeriphCLKConfig+0x210>
 c004f28:	687b      	ldr	r3, [r7, #4]
 c004f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f2e:	69ba      	ldr	r2, [r7, #24]
 c004f30:	429a      	cmp	r2, r3
 c004f32:	d019      	beq.n	c004f68 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c004f34:	4b28      	ldr	r3, [pc, #160]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c004f3e:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 c004f40:	4b25      	ldr	r3, [pc, #148]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f46:	4a24      	ldr	r2, [pc, #144]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c004f4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 c004f50:	4b21      	ldr	r3, [pc, #132]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f56:	4a20      	ldr	r2, [pc, #128]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c004f5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 c004f60:	4a1d      	ldr	r2, [pc, #116]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f62:	69bb      	ldr	r3, [r7, #24]
 c004f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c004f68:	69bb      	ldr	r3, [r7, #24]
 c004f6a:	f003 0301 	and.w	r3, r3, #1
 c004f6e:	2b00      	cmp	r3, #0
 c004f70:	d01f      	beq.n	c004fb2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004f72:	f7fd fae5 	bl	c002540 <HAL_GetTick>
 c004f76:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004f78:	e012      	b.n	c004fa0 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004f7a:	f7fd fae1 	bl	c002540 <HAL_GetTick>
 c004f7e:	4602      	mov	r2, r0
 c004f80:	693b      	ldr	r3, [r7, #16]
 c004f82:	1ad3      	subs	r3, r2, r3
 c004f84:	f241 3288 	movw	r2, #5000	; 0x1388
 c004f88:	4293      	cmp	r3, r2
 c004f8a:	d909      	bls.n	c004fa0 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004f8c:	4b12      	ldr	r3, [pc, #72]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004f92:	f003 0302 	and.w	r3, r3, #2
 c004f96:	2b00      	cmp	r3, #0
 c004f98:	d10a      	bne.n	c004fb0 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 c004f9a:	2303      	movs	r3, #3
 c004f9c:	77fb      	strb	r3, [r7, #31]
            }
            break;
 c004f9e:	e007      	b.n	c004fb0 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004fa0:	4b0d      	ldr	r3, [pc, #52]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004fa6:	f003 0302 	and.w	r3, r3, #2
 c004faa:	2b00      	cmp	r3, #0
 c004fac:	d0e5      	beq.n	c004f7a <HAL_RCCEx_PeriphCLKConfig+0x222>
 c004fae:	e000      	b.n	c004fb2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 c004fb0:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 c004fb2:	7ffb      	ldrb	r3, [r7, #31]
 c004fb4:	2b00      	cmp	r3, #0
 c004fb6:	d10c      	bne.n	c004fd2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 c004fb8:	4b07      	ldr	r3, [pc, #28]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004fbe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c004fc2:	687b      	ldr	r3, [r7, #4]
 c004fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004fc8:	4903      	ldr	r1, [pc, #12]	; (c004fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c004fca:	4313      	orrs	r3, r2
 c004fcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 c004fd0:	e008      	b.n	c004fe4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 c004fd2:	7ffb      	ldrb	r3, [r7, #31]
 c004fd4:	77bb      	strb	r3, [r7, #30]
 c004fd6:	e005      	b.n	c004fe4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 c004fd8:	50021000 	.word	0x50021000
 c004fdc:	50007000 	.word	0x50007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 c004fe0:	7ffb      	ldrb	r3, [r7, #31]
 c004fe2:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c004fe4:	7dfb      	ldrb	r3, [r7, #23]
 c004fe6:	2b01      	cmp	r3, #1
 c004fe8:	d105      	bne.n	c004ff6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c004fea:	4b9c      	ldr	r3, [pc, #624]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c004fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004fee:	4a9b      	ldr	r2, [pc, #620]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c004ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c004ff4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c004ff6:	687b      	ldr	r3, [r7, #4]
 c004ff8:	681b      	ldr	r3, [r3, #0]
 c004ffa:	f003 0301 	and.w	r3, r3, #1
 c004ffe:	2b00      	cmp	r3, #0
 c005000:	d00a      	beq.n	c005018 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 c005002:	4b96      	ldr	r3, [pc, #600]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005008:	f023 0203 	bic.w	r2, r3, #3
 c00500c:	687b      	ldr	r3, [r7, #4]
 c00500e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c005010:	4992      	ldr	r1, [pc, #584]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005012:	4313      	orrs	r3, r2
 c005014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c005018:	687b      	ldr	r3, [r7, #4]
 c00501a:	681b      	ldr	r3, [r3, #0]
 c00501c:	f003 0302 	and.w	r3, r3, #2
 c005020:	2b00      	cmp	r3, #0
 c005022:	d00a      	beq.n	c00503a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 c005024:	4b8d      	ldr	r3, [pc, #564]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00502a:	f023 020c 	bic.w	r2, r3, #12
 c00502e:	687b      	ldr	r3, [r7, #4]
 c005030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c005032:	498a      	ldr	r1, [pc, #552]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005034:	4313      	orrs	r3, r2
 c005036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c00503a:	687b      	ldr	r3, [r7, #4]
 c00503c:	681b      	ldr	r3, [r3, #0]
 c00503e:	f003 0304 	and.w	r3, r3, #4
 c005042:	2b00      	cmp	r3, #0
 c005044:	d00a      	beq.n	c00505c <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 c005046:	4b85      	ldr	r3, [pc, #532]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00504c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c005050:	687b      	ldr	r3, [r7, #4]
 c005052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c005054:	4981      	ldr	r1, [pc, #516]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005056:	4313      	orrs	r3, r2
 c005058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c00505c:	687b      	ldr	r3, [r7, #4]
 c00505e:	681b      	ldr	r3, [r3, #0]
 c005060:	f003 0308 	and.w	r3, r3, #8
 c005064:	2b00      	cmp	r3, #0
 c005066:	d00a      	beq.n	c00507e <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 c005068:	4b7c      	ldr	r3, [pc, #496]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00506e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 c005072:	687b      	ldr	r3, [r7, #4]
 c005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c005076:	4979      	ldr	r1, [pc, #484]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005078:	4313      	orrs	r3, r2
 c00507a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c00507e:	687b      	ldr	r3, [r7, #4]
 c005080:	681b      	ldr	r3, [r3, #0]
 c005082:	f003 0310 	and.w	r3, r3, #16
 c005086:	2b00      	cmp	r3, #0
 c005088:	d00a      	beq.n	c0050a0 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 c00508a:	4b74      	ldr	r3, [pc, #464]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c005094:	687b      	ldr	r3, [r7, #4]
 c005096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c005098:	4970      	ldr	r1, [pc, #448]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00509a:	4313      	orrs	r3, r2
 c00509c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c0050a0:	687b      	ldr	r3, [r7, #4]
 c0050a2:	681b      	ldr	r3, [r3, #0]
 c0050a4:	f003 0320 	and.w	r3, r3, #32
 c0050a8:	2b00      	cmp	r3, #0
 c0050aa:	d00a      	beq.n	c0050c2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 c0050ac:	4b6b      	ldr	r3, [pc, #428]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0050b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 c0050b6:	687b      	ldr	r3, [r7, #4]
 c0050b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0050ba:	4968      	ldr	r1, [pc, #416]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0050bc:	4313      	orrs	r3, r2
 c0050be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 c0050c2:	687b      	ldr	r3, [r7, #4]
 c0050c4:	681b      	ldr	r3, [r3, #0]
 c0050c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0050ca:	2b00      	cmp	r3, #0
 c0050cc:	d00a      	beq.n	c0050e4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 c0050ce:	4b63      	ldr	r3, [pc, #396]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0050d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 c0050d8:	687b      	ldr	r3, [r7, #4]
 c0050da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0050dc:	495f      	ldr	r1, [pc, #380]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0050de:	4313      	orrs	r3, r2
 c0050e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 c0050e4:	687b      	ldr	r3, [r7, #4]
 c0050e6:	681b      	ldr	r3, [r3, #0]
 c0050e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0050ec:	2b00      	cmp	r3, #0
 c0050ee:	d00a      	beq.n	c005106 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 c0050f0:	4b5a      	ldr	r3, [pc, #360]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0050f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c0050fa:	687b      	ldr	r3, [r7, #4]
 c0050fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0050fe:	4957      	ldr	r1, [pc, #348]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005100:	4313      	orrs	r3, r2
 c005102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 c005106:	687b      	ldr	r3, [r7, #4]
 c005108:	681b      	ldr	r3, [r3, #0]
 c00510a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c00510e:	2b00      	cmp	r3, #0
 c005110:	d00a      	beq.n	c005128 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 c005112:	4b52      	ldr	r3, [pc, #328]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005118:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 c00511c:	687b      	ldr	r3, [r7, #4]
 c00511e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c005120:	494e      	ldr	r1, [pc, #312]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005122:	4313      	orrs	r3, r2
 c005124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 c005128:	687b      	ldr	r3, [r7, #4]
 c00512a:	681b      	ldr	r3, [r3, #0]
 c00512c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c005130:	2b00      	cmp	r3, #0
 c005132:	d031      	beq.n	c005198 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 c005134:	687b      	ldr	r3, [r7, #4]
 c005136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c005138:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c00513c:	d00e      	beq.n	c00515c <HAL_RCCEx_PeriphCLKConfig+0x404>
 c00513e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c005142:	d814      	bhi.n	c00516e <HAL_RCCEx_PeriphCLKConfig+0x416>
 c005144:	2b00      	cmp	r3, #0
 c005146:	d015      	beq.n	c005174 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c005148:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c00514c:	d10f      	bne.n	c00516e <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00514e:	4b43      	ldr	r3, [pc, #268]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005150:	68db      	ldr	r3, [r3, #12]
 c005152:	4a42      	ldr	r2, [pc, #264]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005154:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005158:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c00515a:	e00c      	b.n	c005176 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c00515c:	687b      	ldr	r3, [r7, #4]
 c00515e:	3304      	adds	r3, #4
 c005160:	2100      	movs	r1, #0
 c005162:	4618      	mov	r0, r3
 c005164:	f000 f97c 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c005168:	4603      	mov	r3, r0
 c00516a:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c00516c:	e003      	b.n	c005176 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 c00516e:	2301      	movs	r3, #1
 c005170:	77fb      	strb	r3, [r7, #31]
        break;
 c005172:	e000      	b.n	c005176 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 c005174:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005176:	7ffb      	ldrb	r3, [r7, #31]
 c005178:	2b00      	cmp	r3, #0
 c00517a:	d10b      	bne.n	c005194 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 c00517c:	4b37      	ldr	r3, [pc, #220]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00517e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005182:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 c005186:	687b      	ldr	r3, [r7, #4]
 c005188:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c00518a:	4934      	ldr	r1, [pc, #208]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00518c:	4313      	orrs	r3, r2
 c00518e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c005192:	e001      	b.n	c005198 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005194:	7ffb      	ldrb	r3, [r7, #31]
 c005196:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c005198:	687b      	ldr	r3, [r7, #4]
 c00519a:	681b      	ldr	r3, [r3, #0]
 c00519c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0051a0:	2b00      	cmp	r3, #0
 c0051a2:	d00a      	beq.n	c0051ba <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 c0051a4:	4b2d      	ldr	r3, [pc, #180]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0051aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 c0051ae:	687b      	ldr	r3, [r7, #4]
 c0051b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c0051b2:	492a      	ldr	r1, [pc, #168]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051b4:	4313      	orrs	r3, r2
 c0051b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c0051ba:	687b      	ldr	r3, [r7, #4]
 c0051bc:	681b      	ldr	r3, [r3, #0]
 c0051be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0051c2:	2b00      	cmp	r3, #0
 c0051c4:	d00a      	beq.n	c0051dc <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 c0051c6:	4b25      	ldr	r3, [pc, #148]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0051cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 c0051d0:	687b      	ldr	r3, [r7, #4]
 c0051d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c0051d4:	4921      	ldr	r1, [pc, #132]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051d6:	4313      	orrs	r3, r2
 c0051d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c0051dc:	687b      	ldr	r3, [r7, #4]
 c0051de:	681b      	ldr	r3, [r3, #0]
 c0051e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0051e4:	2b00      	cmp	r3, #0
 c0051e6:	d00a      	beq.n	c0051fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 c0051e8:	4b1c      	ldr	r3, [pc, #112]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0051ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 c0051f2:	687b      	ldr	r3, [r7, #4]
 c0051f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c0051f6:	4919      	ldr	r1, [pc, #100]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0051f8:	4313      	orrs	r3, r2
 c0051fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c0051fe:	687b      	ldr	r3, [r7, #4]
 c005200:	681b      	ldr	r3, [r3, #0]
 c005202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c005206:	2b00      	cmp	r3, #0
 c005208:	d00a      	beq.n	c005220 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 c00520a:	4b14      	ldr	r3, [pc, #80]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00520c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005210:	f023 0203 	bic.w	r2, r3, #3
 c005214:	687b      	ldr	r3, [r7, #4]
 c005216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005218:	4910      	ldr	r1, [pc, #64]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00521a:	4313      	orrs	r3, r2
 c00521c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 c005220:	687b      	ldr	r3, [r7, #4]
 c005222:	681b      	ldr	r3, [r3, #0]
 c005224:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c005228:	2b00      	cmp	r3, #0
 c00522a:	d02b      	beq.n	c005284 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c00522c:	4b0b      	ldr	r3, [pc, #44]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005232:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c005236:	687b      	ldr	r3, [r7, #4]
 c005238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c00523a:	4908      	ldr	r1, [pc, #32]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00523c:	4313      	orrs	r3, r2
 c00523e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c005242:	687b      	ldr	r3, [r7, #4]
 c005244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c005246:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c00524a:	d109      	bne.n	c005260 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00524c:	4b03      	ldr	r3, [pc, #12]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00524e:	68db      	ldr	r3, [r3, #12]
 c005250:	4a02      	ldr	r2, [pc, #8]	; (c00525c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005252:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005256:	60d3      	str	r3, [r2, #12]
 c005258:	e014      	b.n	c005284 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 c00525a:	bf00      	nop
 c00525c:	50021000 	.word	0x50021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 c005260:	687b      	ldr	r3, [r7, #4]
 c005262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c005264:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c005268:	d10c      	bne.n	c005284 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c00526a:	687b      	ldr	r3, [r7, #4]
 c00526c:	3304      	adds	r3, #4
 c00526e:	2101      	movs	r1, #1
 c005270:	4618      	mov	r0, r3
 c005272:	f000 f8f5 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c005276:	4603      	mov	r3, r0
 c005278:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 c00527a:	7ffb      	ldrb	r3, [r7, #31]
 c00527c:	2b00      	cmp	r3, #0
 c00527e:	d001      	beq.n	c005284 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 c005280:	7ffb      	ldrb	r3, [r7, #31]
 c005282:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c005284:	687b      	ldr	r3, [r7, #4]
 c005286:	681b      	ldr	r3, [r3, #0]
 c005288:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c00528c:	2b00      	cmp	r3, #0
 c00528e:	d04a      	beq.n	c005326 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c005290:	687b      	ldr	r3, [r7, #4]
 c005292:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005294:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005298:	d108      	bne.n	c0052ac <HAL_RCCEx_PeriphCLKConfig+0x554>
 c00529a:	4b70      	ldr	r3, [pc, #448]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00529c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0052a0:	4a6e      	ldr	r2, [pc, #440]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0052a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c0052a6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 c0052aa:	e012      	b.n	c0052d2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 c0052ac:	4b6b      	ldr	r3, [pc, #428]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0052ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0052b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c0052b6:	687b      	ldr	r3, [r7, #4]
 c0052b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c0052ba:	4968      	ldr	r1, [pc, #416]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0052bc:	4313      	orrs	r3, r2
 c0052be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c0052c2:	4b66      	ldr	r3, [pc, #408]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0052c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0052c8:	4a64      	ldr	r2, [pc, #400]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0052ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 c0052ce:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c0052d2:	687b      	ldr	r3, [r7, #4]
 c0052d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c0052d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c0052da:	d10d      	bne.n	c0052f8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c0052dc:	687b      	ldr	r3, [r7, #4]
 c0052de:	3304      	adds	r3, #4
 c0052e0:	2101      	movs	r1, #1
 c0052e2:	4618      	mov	r0, r3
 c0052e4:	f000 f8bc 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c0052e8:	4603      	mov	r3, r0
 c0052ea:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c0052ec:	7ffb      	ldrb	r3, [r7, #31]
 c0052ee:	2b00      	cmp	r3, #0
 c0052f0:	d019      	beq.n	c005326 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 c0052f2:	7ffb      	ldrb	r3, [r7, #31]
 c0052f4:	77bb      	strb	r3, [r7, #30]
 c0052f6:	e016      	b.n	c005326 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 c0052f8:	687b      	ldr	r3, [r7, #4]
 c0052fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c0052fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c005300:	d106      	bne.n	c005310 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005302:	4b56      	ldr	r3, [pc, #344]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005304:	68db      	ldr	r3, [r3, #12]
 c005306:	4a55      	ldr	r2, [pc, #340]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c00530c:	60d3      	str	r3, [r2, #12]
 c00530e:	e00a      	b.n	c005326 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 c005310:	687b      	ldr	r3, [r7, #4]
 c005312:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005314:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005318:	d105      	bne.n	c005326 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c00531a:	4b50      	ldr	r3, [pc, #320]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00531c:	68db      	ldr	r3, [r3, #12]
 c00531e:	4a4f      	ldr	r2, [pc, #316]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005324:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c005326:	687b      	ldr	r3, [r7, #4]
 c005328:	681b      	ldr	r3, [r3, #0]
 c00532a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c00532e:	2b00      	cmp	r3, #0
 c005330:	d028      	beq.n	c005384 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c005332:	4b4a      	ldr	r3, [pc, #296]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005338:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c00533c:	687b      	ldr	r3, [r7, #4]
 c00533e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c005340:	4946      	ldr	r1, [pc, #280]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005342:	4313      	orrs	r3, r2
 c005344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c005348:	687b      	ldr	r3, [r7, #4]
 c00534a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c00534c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c005350:	d106      	bne.n	c005360 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005352:	4b42      	ldr	r3, [pc, #264]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005354:	68db      	ldr	r3, [r3, #12]
 c005356:	4a41      	ldr	r2, [pc, #260]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005358:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c00535c:	60d3      	str	r3, [r2, #12]
 c00535e:	e011      	b.n	c005384 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 c005360:	687b      	ldr	r3, [r7, #4]
 c005362:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c005364:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c005368:	d10c      	bne.n	c005384 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c00536a:	687b      	ldr	r3, [r7, #4]
 c00536c:	3304      	adds	r3, #4
 c00536e:	2101      	movs	r1, #1
 c005370:	4618      	mov	r0, r3
 c005372:	f000 f875 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c005376:	4603      	mov	r3, r0
 c005378:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c00537a:	7ffb      	ldrb	r3, [r7, #31]
 c00537c:	2b00      	cmp	r3, #0
 c00537e:	d001      	beq.n	c005384 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 c005380:	7ffb      	ldrb	r3, [r7, #31]
 c005382:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c005384:	687b      	ldr	r3, [r7, #4]
 c005386:	681b      	ldr	r3, [r3, #0]
 c005388:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c00538c:	2b00      	cmp	r3, #0
 c00538e:	d01e      	beq.n	c0053ce <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c005390:	4b32      	ldr	r3, [pc, #200]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005396:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 c00539a:	687b      	ldr	r3, [r7, #4]
 c00539c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0053a0:	492e      	ldr	r1, [pc, #184]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0053a2:	4313      	orrs	r3, r2
 c0053a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c0053a8:	687b      	ldr	r3, [r7, #4]
 c0053aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0053ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c0053b2:	d10c      	bne.n	c0053ce <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 c0053b4:	687b      	ldr	r3, [r7, #4]
 c0053b6:	3304      	adds	r3, #4
 c0053b8:	2102      	movs	r1, #2
 c0053ba:	4618      	mov	r0, r3
 c0053bc:	f000 f850 	bl	c005460 <RCCEx_PLLSAI1_Config>
 c0053c0:	4603      	mov	r3, r0
 c0053c2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c0053c4:	7ffb      	ldrb	r3, [r7, #31]
 c0053c6:	2b00      	cmp	r3, #0
 c0053c8:	d001      	beq.n	c0053ce <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 c0053ca:	7ffb      	ldrb	r3, [r7, #31]
 c0053cc:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c0053ce:	687b      	ldr	r3, [r7, #4]
 c0053d0:	681b      	ldr	r3, [r3, #0]
 c0053d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0053d6:	2b00      	cmp	r3, #0
 c0053d8:	d00b      	beq.n	c0053f2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 c0053da:	4b20      	ldr	r3, [pc, #128]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0053dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0053e0:	f023 0204 	bic.w	r2, r3, #4
 c0053e4:	687b      	ldr	r3, [r7, #4]
 c0053e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c0053ea:	491c      	ldr	r1, [pc, #112]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0053ec:	4313      	orrs	r3, r2
 c0053ee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 c0053f2:	687b      	ldr	r3, [r7, #4]
 c0053f4:	681b      	ldr	r3, [r3, #0]
 c0053f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c0053fa:	2b00      	cmp	r3, #0
 c0053fc:	d00b      	beq.n	c005416 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 c0053fe:	4b17      	ldr	r3, [pc, #92]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005400:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005404:	f023 0218 	bic.w	r2, r3, #24
 c005408:	687b      	ldr	r3, [r7, #4]
 c00540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00540e:	4913      	ldr	r1, [pc, #76]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005410:	4313      	orrs	r3, r2
 c005412:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c005416:	687b      	ldr	r3, [r7, #4]
 c005418:	681b      	ldr	r3, [r3, #0]
 c00541a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c00541e:	2b00      	cmp	r3, #0
 c005420:	d017      	beq.n	c005452 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c005422:	4b0e      	ldr	r3, [pc, #56]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005424:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005428:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c00542c:	687b      	ldr	r3, [r7, #4]
 c00542e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c005432:	490a      	ldr	r1, [pc, #40]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005434:	4313      	orrs	r3, r2
 c005436:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c00543a:	687b      	ldr	r3, [r7, #4]
 c00543c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c005440:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c005444:	d105      	bne.n	c005452 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005446:	4b05      	ldr	r3, [pc, #20]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005448:	68db      	ldr	r3, [r3, #12]
 c00544a:	4a04      	ldr	r2, [pc, #16]	; (c00545c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00544c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005450:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 c005452:	7fbb      	ldrb	r3, [r7, #30]
}
 c005454:	4618      	mov	r0, r3
 c005456:	3720      	adds	r7, #32
 c005458:	46bd      	mov	sp, r7
 c00545a:	bd80      	pop	{r7, pc}
 c00545c:	50021000 	.word	0x50021000

0c005460 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 c005460:	b580      	push	{r7, lr}
 c005462:	b084      	sub	sp, #16
 c005464:	af00      	add	r7, sp, #0
 c005466:	6078      	str	r0, [r7, #4]
 c005468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c00546a:	2300      	movs	r3, #0
 c00546c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 c00546e:	687b      	ldr	r3, [r7, #4]
 c005470:	681b      	ldr	r3, [r3, #0]
 c005472:	2b03      	cmp	r3, #3
 c005474:	d018      	beq.n	c0054a8 <RCCEx_PLLSAI1_Config+0x48>
 c005476:	2b03      	cmp	r3, #3
 c005478:	d81f      	bhi.n	c0054ba <RCCEx_PLLSAI1_Config+0x5a>
 c00547a:	2b01      	cmp	r3, #1
 c00547c:	d002      	beq.n	c005484 <RCCEx_PLLSAI1_Config+0x24>
 c00547e:	2b02      	cmp	r3, #2
 c005480:	d009      	beq.n	c005496 <RCCEx_PLLSAI1_Config+0x36>
 c005482:	e01a      	b.n	c0054ba <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c005484:	4b65      	ldr	r3, [pc, #404]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005486:	681b      	ldr	r3, [r3, #0]
 c005488:	f003 0302 	and.w	r3, r3, #2
 c00548c:	2b00      	cmp	r3, #0
 c00548e:	d117      	bne.n	c0054c0 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 c005490:	2301      	movs	r3, #1
 c005492:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005494:	e014      	b.n	c0054c0 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c005496:	4b61      	ldr	r3, [pc, #388]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005498:	681b      	ldr	r3, [r3, #0]
 c00549a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00549e:	2b00      	cmp	r3, #0
 c0054a0:	d110      	bne.n	c0054c4 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 c0054a2:	2301      	movs	r3, #1
 c0054a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c0054a6:	e00d      	b.n	c0054c4 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c0054a8:	4b5c      	ldr	r3, [pc, #368]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0054aa:	681b      	ldr	r3, [r3, #0]
 c0054ac:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c0054b0:	2b00      	cmp	r3, #0
 c0054b2:	d109      	bne.n	c0054c8 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 c0054b4:	2301      	movs	r3, #1
 c0054b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c0054b8:	e006      	b.n	c0054c8 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 c0054ba:	2301      	movs	r3, #1
 c0054bc:	73fb      	strb	r3, [r7, #15]
      break;
 c0054be:	e004      	b.n	c0054ca <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0054c0:	bf00      	nop
 c0054c2:	e002      	b.n	c0054ca <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0054c4:	bf00      	nop
 c0054c6:	e000      	b.n	c0054ca <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0054c8:	bf00      	nop
  }

  if (status == HAL_OK)
 c0054ca:	7bfb      	ldrb	r3, [r7, #15]
 c0054cc:	2b00      	cmp	r3, #0
 c0054ce:	f040 809f 	bne.w	c005610 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 c0054d2:	4b52      	ldr	r3, [pc, #328]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0054d4:	681b      	ldr	r3, [r3, #0]
 c0054d6:	4a51      	ldr	r2, [pc, #324]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0054d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c0054dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c0054de:	f7fd f82f 	bl	c002540 <HAL_GetTick>
 c0054e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c0054e4:	e00f      	b.n	c005506 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c0054e6:	f7fd f82b 	bl	c002540 <HAL_GetTick>
 c0054ea:	4602      	mov	r2, r0
 c0054ec:	68bb      	ldr	r3, [r7, #8]
 c0054ee:	1ad3      	subs	r3, r2, r3
 c0054f0:	2b02      	cmp	r3, #2
 c0054f2:	d908      	bls.n	c005506 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c0054f4:	4b49      	ldr	r3, [pc, #292]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0054f6:	681b      	ldr	r3, [r3, #0]
 c0054f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0054fc:	2b00      	cmp	r3, #0
 c0054fe:	d009      	beq.n	c005514 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 c005500:	2303      	movs	r3, #3
 c005502:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c005504:	e006      	b.n	c005514 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c005506:	4b45      	ldr	r3, [pc, #276]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005508:	681b      	ldr	r3, [r3, #0]
 c00550a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c00550e:	2b00      	cmp	r3, #0
 c005510:	d1e9      	bne.n	c0054e6 <RCCEx_PLLSAI1_Config+0x86>
 c005512:	e000      	b.n	c005516 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 c005514:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c005516:	7bfb      	ldrb	r3, [r7, #15]
 c005518:	2b00      	cmp	r3, #0
 c00551a:	d179      	bne.n	c005610 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c00551c:	683b      	ldr	r3, [r7, #0]
 c00551e:	2b00      	cmp	r3, #0
 c005520:	d116      	bne.n	c005550 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005522:	4b3e      	ldr	r3, [pc, #248]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005524:	691a      	ldr	r2, [r3, #16]
 c005526:	4b3e      	ldr	r3, [pc, #248]	; (c005620 <RCCEx_PLLSAI1_Config+0x1c0>)
 c005528:	4013      	ands	r3, r2
 c00552a:	687a      	ldr	r2, [r7, #4]
 c00552c:	6892      	ldr	r2, [r2, #8]
 c00552e:	0211      	lsls	r1, r2, #8
 c005530:	687a      	ldr	r2, [r7, #4]
 c005532:	68d2      	ldr	r2, [r2, #12]
 c005534:	06d2      	lsls	r2, r2, #27
 c005536:	4311      	orrs	r1, r2
 c005538:	687a      	ldr	r2, [r7, #4]
 c00553a:	6852      	ldr	r2, [r2, #4]
 c00553c:	3a01      	subs	r2, #1
 c00553e:	0112      	lsls	r2, r2, #4
 c005540:	4311      	orrs	r1, r2
 c005542:	687a      	ldr	r2, [r7, #4]
 c005544:	6812      	ldr	r2, [r2, #0]
 c005546:	430a      	orrs	r2, r1
 c005548:	4934      	ldr	r1, [pc, #208]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c00554a:	4313      	orrs	r3, r2
 c00554c:	610b      	str	r3, [r1, #16]
 c00554e:	e033      	b.n	c0055b8 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 c005550:	683b      	ldr	r3, [r7, #0]
 c005552:	2b01      	cmp	r3, #1
 c005554:	d118      	bne.n	c005588 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005556:	4b31      	ldr	r3, [pc, #196]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005558:	691a      	ldr	r2, [r3, #16]
 c00555a:	4b32      	ldr	r3, [pc, #200]	; (c005624 <RCCEx_PLLSAI1_Config+0x1c4>)
 c00555c:	4013      	ands	r3, r2
 c00555e:	687a      	ldr	r2, [r7, #4]
 c005560:	6892      	ldr	r2, [r2, #8]
 c005562:	0211      	lsls	r1, r2, #8
 c005564:	687a      	ldr	r2, [r7, #4]
 c005566:	6912      	ldr	r2, [r2, #16]
 c005568:	0852      	lsrs	r2, r2, #1
 c00556a:	3a01      	subs	r2, #1
 c00556c:	0552      	lsls	r2, r2, #21
 c00556e:	4311      	orrs	r1, r2
 c005570:	687a      	ldr	r2, [r7, #4]
 c005572:	6852      	ldr	r2, [r2, #4]
 c005574:	3a01      	subs	r2, #1
 c005576:	0112      	lsls	r2, r2, #4
 c005578:	4311      	orrs	r1, r2
 c00557a:	687a      	ldr	r2, [r7, #4]
 c00557c:	6812      	ldr	r2, [r2, #0]
 c00557e:	430a      	orrs	r2, r1
 c005580:	4926      	ldr	r1, [pc, #152]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005582:	4313      	orrs	r3, r2
 c005584:	610b      	str	r3, [r1, #16]
 c005586:	e017      	b.n	c0055b8 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005588:	4b24      	ldr	r3, [pc, #144]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c00558a:	691a      	ldr	r2, [r3, #16]
 c00558c:	4b26      	ldr	r3, [pc, #152]	; (c005628 <RCCEx_PLLSAI1_Config+0x1c8>)
 c00558e:	4013      	ands	r3, r2
 c005590:	687a      	ldr	r2, [r7, #4]
 c005592:	6892      	ldr	r2, [r2, #8]
 c005594:	0211      	lsls	r1, r2, #8
 c005596:	687a      	ldr	r2, [r7, #4]
 c005598:	6952      	ldr	r2, [r2, #20]
 c00559a:	0852      	lsrs	r2, r2, #1
 c00559c:	3a01      	subs	r2, #1
 c00559e:	0652      	lsls	r2, r2, #25
 c0055a0:	4311      	orrs	r1, r2
 c0055a2:	687a      	ldr	r2, [r7, #4]
 c0055a4:	6852      	ldr	r2, [r2, #4]
 c0055a6:	3a01      	subs	r2, #1
 c0055a8:	0112      	lsls	r2, r2, #4
 c0055aa:	4311      	orrs	r1, r2
 c0055ac:	687a      	ldr	r2, [r7, #4]
 c0055ae:	6812      	ldr	r2, [r2, #0]
 c0055b0:	430a      	orrs	r2, r1
 c0055b2:	491a      	ldr	r1, [pc, #104]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0055b4:	4313      	orrs	r3, r2
 c0055b6:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 c0055b8:	4b18      	ldr	r3, [pc, #96]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0055ba:	681b      	ldr	r3, [r3, #0]
 c0055bc:	4a17      	ldr	r2, [pc, #92]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0055be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c0055c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0055c4:	f7fc ffbc 	bl	c002540 <HAL_GetTick>
 c0055c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0055ca:	e00f      	b.n	c0055ec <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c0055cc:	f7fc ffb8 	bl	c002540 <HAL_GetTick>
 c0055d0:	4602      	mov	r2, r0
 c0055d2:	68bb      	ldr	r3, [r7, #8]
 c0055d4:	1ad3      	subs	r3, r2, r3
 c0055d6:	2b02      	cmp	r3, #2
 c0055d8:	d908      	bls.n	c0055ec <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0055da:	4b10      	ldr	r3, [pc, #64]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0055dc:	681b      	ldr	r3, [r3, #0]
 c0055de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0055e2:	2b00      	cmp	r3, #0
 c0055e4:	d109      	bne.n	c0055fa <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 c0055e6:	2303      	movs	r3, #3
 c0055e8:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c0055ea:	e006      	b.n	c0055fa <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0055ec:	4b0b      	ldr	r3, [pc, #44]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c0055ee:	681b      	ldr	r3, [r3, #0]
 c0055f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0055f4:	2b00      	cmp	r3, #0
 c0055f6:	d0e9      	beq.n	c0055cc <RCCEx_PLLSAI1_Config+0x16c>
 c0055f8:	e000      	b.n	c0055fc <RCCEx_PLLSAI1_Config+0x19c>
          break;
 c0055fa:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c0055fc:	7bfb      	ldrb	r3, [r7, #15]
 c0055fe:	2b00      	cmp	r3, #0
 c005600:	d106      	bne.n	c005610 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 c005602:	4b06      	ldr	r3, [pc, #24]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c005604:	691a      	ldr	r2, [r3, #16]
 c005606:	687b      	ldr	r3, [r7, #4]
 c005608:	699b      	ldr	r3, [r3, #24]
 c00560a:	4904      	ldr	r1, [pc, #16]	; (c00561c <RCCEx_PLLSAI1_Config+0x1bc>)
 c00560c:	4313      	orrs	r3, r2
 c00560e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 c005610:	7bfb      	ldrb	r3, [r7, #15]
}
 c005612:	4618      	mov	r0, r3
 c005614:	3710      	adds	r7, #16
 c005616:	46bd      	mov	sp, r7
 c005618:	bd80      	pop	{r7, pc}
 c00561a:	bf00      	nop
 c00561c:	50021000 	.word	0x50021000
 c005620:	07ff800c 	.word	0x07ff800c
 c005624:	ff9f800c 	.word	0xff9f800c
 c005628:	f9ff800c 	.word	0xf9ff800c

0c00562c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 c00562c:	b580      	push	{r7, lr}
 c00562e:	b084      	sub	sp, #16
 c005630:	af00      	add	r7, sp, #0
 c005632:	6078      	str	r0, [r7, #4]
 c005634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c005636:	2300      	movs	r3, #0
 c005638:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 c00563a:	687b      	ldr	r3, [r7, #4]
 c00563c:	681b      	ldr	r3, [r3, #0]
 c00563e:	2b03      	cmp	r3, #3
 c005640:	d018      	beq.n	c005674 <RCCEx_PLLSAI2_Config+0x48>
 c005642:	2b03      	cmp	r3, #3
 c005644:	d81f      	bhi.n	c005686 <RCCEx_PLLSAI2_Config+0x5a>
 c005646:	2b01      	cmp	r3, #1
 c005648:	d002      	beq.n	c005650 <RCCEx_PLLSAI2_Config+0x24>
 c00564a:	2b02      	cmp	r3, #2
 c00564c:	d009      	beq.n	c005662 <RCCEx_PLLSAI2_Config+0x36>
 c00564e:	e01a      	b.n	c005686 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c005650:	4b4a      	ldr	r3, [pc, #296]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c005652:	681b      	ldr	r3, [r3, #0]
 c005654:	f003 0302 	and.w	r3, r3, #2
 c005658:	2b00      	cmp	r3, #0
 c00565a:	d117      	bne.n	c00568c <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 c00565c:	2301      	movs	r3, #1
 c00565e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005660:	e014      	b.n	c00568c <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c005662:	4b46      	ldr	r3, [pc, #280]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c005664:	681b      	ldr	r3, [r3, #0]
 c005666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00566a:	2b00      	cmp	r3, #0
 c00566c:	d110      	bne.n	c005690 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 c00566e:	2301      	movs	r3, #1
 c005670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005672:	e00d      	b.n	c005690 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c005674:	4b41      	ldr	r3, [pc, #260]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c005676:	681b      	ldr	r3, [r3, #0]
 c005678:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c00567c:	2b00      	cmp	r3, #0
 c00567e:	d109      	bne.n	c005694 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 c005680:	2301      	movs	r3, #1
 c005682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005684:	e006      	b.n	c005694 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 c005686:	2301      	movs	r3, #1
 c005688:	73fb      	strb	r3, [r7, #15]
      break;
 c00568a:	e004      	b.n	c005696 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c00568c:	bf00      	nop
 c00568e:	e002      	b.n	c005696 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c005690:	bf00      	nop
 c005692:	e000      	b.n	c005696 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c005694:	bf00      	nop
  }

  if (status == HAL_OK)
 c005696:	7bfb      	ldrb	r3, [r7, #15]
 c005698:	2b00      	cmp	r3, #0
 c00569a:	d169      	bne.n	c005770 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 c00569c:	4b37      	ldr	r3, [pc, #220]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00569e:	681b      	ldr	r3, [r3, #0]
 c0056a0:	4a36      	ldr	r2, [pc, #216]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c0056a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0056a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c0056a8:	f7fc ff4a 	bl	c002540 <HAL_GetTick>
 c0056ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c0056ae:	e00f      	b.n	c0056d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c0056b0:	f7fc ff46 	bl	c002540 <HAL_GetTick>
 c0056b4:	4602      	mov	r2, r0
 c0056b6:	68bb      	ldr	r3, [r7, #8]
 c0056b8:	1ad3      	subs	r3, r2, r3
 c0056ba:	2b02      	cmp	r3, #2
 c0056bc:	d908      	bls.n	c0056d0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c0056be:	4b2f      	ldr	r3, [pc, #188]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c0056c0:	681b      	ldr	r3, [r3, #0]
 c0056c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0056c6:	2b00      	cmp	r3, #0
 c0056c8:	d009      	beq.n	c0056de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 c0056ca:	2303      	movs	r3, #3
 c0056cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c0056ce:	e006      	b.n	c0056de <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c0056d0:	4b2a      	ldr	r3, [pc, #168]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c0056d2:	681b      	ldr	r3, [r3, #0]
 c0056d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0056d8:	2b00      	cmp	r3, #0
 c0056da:	d1e9      	bne.n	c0056b0 <RCCEx_PLLSAI2_Config+0x84>
 c0056dc:	e000      	b.n	c0056e0 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 c0056de:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c0056e0:	7bfb      	ldrb	r3, [r7, #15]
 c0056e2:	2b00      	cmp	r3, #0
 c0056e4:	d144      	bne.n	c005770 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c0056e6:	683b      	ldr	r3, [r7, #0]
 c0056e8:	2b00      	cmp	r3, #0
 c0056ea:	d115      	bne.n	c005718 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 c0056ec:	4b23      	ldr	r3, [pc, #140]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c0056ee:	695a      	ldr	r2, [r3, #20]
 c0056f0:	4b23      	ldr	r3, [pc, #140]	; (c005780 <RCCEx_PLLSAI2_Config+0x154>)
 c0056f2:	4013      	ands	r3, r2
 c0056f4:	687a      	ldr	r2, [r7, #4]
 c0056f6:	6892      	ldr	r2, [r2, #8]
 c0056f8:	0211      	lsls	r1, r2, #8
 c0056fa:	687a      	ldr	r2, [r7, #4]
 c0056fc:	68d2      	ldr	r2, [r2, #12]
 c0056fe:	06d2      	lsls	r2, r2, #27
 c005700:	4311      	orrs	r1, r2
 c005702:	687a      	ldr	r2, [r7, #4]
 c005704:	6852      	ldr	r2, [r2, #4]
 c005706:	3a01      	subs	r2, #1
 c005708:	0112      	lsls	r2, r2, #4
 c00570a:	4311      	orrs	r1, r2
 c00570c:	687a      	ldr	r2, [r7, #4]
 c00570e:	6812      	ldr	r2, [r2, #0]
 c005710:	430a      	orrs	r2, r1
 c005712:	491a      	ldr	r1, [pc, #104]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c005714:	4313      	orrs	r3, r2
 c005716:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 c005718:	4b18      	ldr	r3, [pc, #96]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00571a:	681b      	ldr	r3, [r3, #0]
 c00571c:	4a17      	ldr	r2, [pc, #92]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00571e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c005722:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c005724:	f7fc ff0c 	bl	c002540 <HAL_GetTick>
 c005728:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c00572a:	e00f      	b.n	c00574c <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c00572c:	f7fc ff08 	bl	c002540 <HAL_GetTick>
 c005730:	4602      	mov	r2, r0
 c005732:	68bb      	ldr	r3, [r7, #8]
 c005734:	1ad3      	subs	r3, r2, r3
 c005736:	2b02      	cmp	r3, #2
 c005738:	d908      	bls.n	c00574c <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c00573a:	4b10      	ldr	r3, [pc, #64]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00573c:	681b      	ldr	r3, [r3, #0]
 c00573e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c005742:	2b00      	cmp	r3, #0
 c005744:	d109      	bne.n	c00575a <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 c005746:	2303      	movs	r3, #3
 c005748:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c00574a:	e006      	b.n	c00575a <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c00574c:	4b0b      	ldr	r3, [pc, #44]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00574e:	681b      	ldr	r3, [r3, #0]
 c005750:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c005754:	2b00      	cmp	r3, #0
 c005756:	d0e9      	beq.n	c00572c <RCCEx_PLLSAI2_Config+0x100>
 c005758:	e000      	b.n	c00575c <RCCEx_PLLSAI2_Config+0x130>
          break;
 c00575a:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c00575c:	7bfb      	ldrb	r3, [r7, #15]
 c00575e:	2b00      	cmp	r3, #0
 c005760:	d106      	bne.n	c005770 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 c005762:	4b06      	ldr	r3, [pc, #24]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c005764:	695a      	ldr	r2, [r3, #20]
 c005766:	687b      	ldr	r3, [r7, #4]
 c005768:	691b      	ldr	r3, [r3, #16]
 c00576a:	4904      	ldr	r1, [pc, #16]	; (c00577c <RCCEx_PLLSAI2_Config+0x150>)
 c00576c:	4313      	orrs	r3, r2
 c00576e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 c005770:	7bfb      	ldrb	r3, [r7, #15]
}
 c005772:	4618      	mov	r0, r3
 c005774:	3710      	adds	r7, #16
 c005776:	46bd      	mov	sp, r7
 c005778:	bd80      	pop	{r7, pc}
 c00577a:	bf00      	nop
 c00577c:	50021000 	.word	0x50021000
 c005780:	07ff800c 	.word	0x07ff800c

0c005784 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 c005784:	b580      	push	{r7, lr}
 c005786:	b084      	sub	sp, #16
 c005788:	af00      	add	r7, sp, #0
 c00578a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 c00578c:	687b      	ldr	r3, [r7, #4]
 c00578e:	2b00      	cmp	r3, #0
 c005790:	d101      	bne.n	c005796 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 c005792:	2301      	movs	r3, #1
 c005794:	e095      	b.n	c0058c2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 c005796:	687b      	ldr	r3, [r7, #4]
 c005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00579a:	2b00      	cmp	r3, #0
 c00579c:	d108      	bne.n	c0057b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 c00579e:	687b      	ldr	r3, [r7, #4]
 c0057a0:	685b      	ldr	r3, [r3, #4]
 c0057a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c0057a6:	d009      	beq.n	c0057bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 c0057a8:	687b      	ldr	r3, [r7, #4]
 c0057aa:	2200      	movs	r2, #0
 c0057ac:	61da      	str	r2, [r3, #28]
 c0057ae:	e005      	b.n	c0057bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 c0057b0:	687b      	ldr	r3, [r7, #4]
 c0057b2:	2200      	movs	r2, #0
 c0057b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 c0057b6:	687b      	ldr	r3, [r7, #4]
 c0057b8:	2200      	movs	r2, #0
 c0057ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 c0057bc:	687b      	ldr	r3, [r7, #4]
 c0057be:	2200      	movs	r2, #0
 c0057c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 c0057c2:	687b      	ldr	r3, [r7, #4]
 c0057c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c0057c8:	b2db      	uxtb	r3, r3
 c0057ca:	2b00      	cmp	r3, #0
 c0057cc:	d106      	bne.n	c0057dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 c0057ce:	687b      	ldr	r3, [r7, #4]
 c0057d0:	2200      	movs	r2, #0
 c0057d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 c0057d6:	6878      	ldr	r0, [r7, #4]
 c0057d8:	f7fc fa30 	bl	c001c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 c0057dc:	687b      	ldr	r3, [r7, #4]
 c0057de:	2202      	movs	r2, #2
 c0057e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 c0057e4:	687b      	ldr	r3, [r7, #4]
 c0057e6:	681b      	ldr	r3, [r3, #0]
 c0057e8:	681a      	ldr	r2, [r3, #0]
 c0057ea:	687b      	ldr	r3, [r7, #4]
 c0057ec:	681b      	ldr	r3, [r3, #0]
 c0057ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c0057f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 c0057f4:	687b      	ldr	r3, [r7, #4]
 c0057f6:	68db      	ldr	r3, [r3, #12]
 c0057f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 c0057fc:	d902      	bls.n	c005804 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 c0057fe:	2300      	movs	r3, #0
 c005800:	60fb      	str	r3, [r7, #12]
 c005802:	e002      	b.n	c00580a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 c005804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c005808:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 c00580a:	687b      	ldr	r3, [r7, #4]
 c00580c:	68db      	ldr	r3, [r3, #12]
 c00580e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 c005812:	d007      	beq.n	c005824 <HAL_SPI_Init+0xa0>
 c005814:	687b      	ldr	r3, [r7, #4]
 c005816:	68db      	ldr	r3, [r3, #12]
 c005818:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 c00581c:	d002      	beq.n	c005824 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 c00581e:	687b      	ldr	r3, [r7, #4]
 c005820:	2200      	movs	r2, #0
 c005822:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 c005824:	687b      	ldr	r3, [r7, #4]
 c005826:	685b      	ldr	r3, [r3, #4]
 c005828:	f403 7282 	and.w	r2, r3, #260	; 0x104
 c00582c:	687b      	ldr	r3, [r7, #4]
 c00582e:	689b      	ldr	r3, [r3, #8]
 c005830:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 c005834:	431a      	orrs	r2, r3
 c005836:	687b      	ldr	r3, [r7, #4]
 c005838:	691b      	ldr	r3, [r3, #16]
 c00583a:	f003 0302 	and.w	r3, r3, #2
 c00583e:	431a      	orrs	r2, r3
 c005840:	687b      	ldr	r3, [r7, #4]
 c005842:	695b      	ldr	r3, [r3, #20]
 c005844:	f003 0301 	and.w	r3, r3, #1
 c005848:	431a      	orrs	r2, r3
 c00584a:	687b      	ldr	r3, [r7, #4]
 c00584c:	699b      	ldr	r3, [r3, #24]
 c00584e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c005852:	431a      	orrs	r2, r3
 c005854:	687b      	ldr	r3, [r7, #4]
 c005856:	69db      	ldr	r3, [r3, #28]
 c005858:	f003 0338 	and.w	r3, r3, #56	; 0x38
 c00585c:	431a      	orrs	r2, r3
 c00585e:	687b      	ldr	r3, [r7, #4]
 c005860:	6a1b      	ldr	r3, [r3, #32]
 c005862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c005866:	ea42 0103 	orr.w	r1, r2, r3
 c00586a:	687b      	ldr	r3, [r7, #4]
 c00586c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00586e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 c005872:	687b      	ldr	r3, [r7, #4]
 c005874:	681b      	ldr	r3, [r3, #0]
 c005876:	430a      	orrs	r2, r1
 c005878:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 c00587a:	687b      	ldr	r3, [r7, #4]
 c00587c:	699b      	ldr	r3, [r3, #24]
 c00587e:	0c1b      	lsrs	r3, r3, #16
 c005880:	f003 0204 	and.w	r2, r3, #4
 c005884:	687b      	ldr	r3, [r7, #4]
 c005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005888:	f003 0310 	and.w	r3, r3, #16
 c00588c:	431a      	orrs	r2, r3
 c00588e:	687b      	ldr	r3, [r7, #4]
 c005890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c005892:	f003 0308 	and.w	r3, r3, #8
 c005896:	431a      	orrs	r2, r3
 c005898:	687b      	ldr	r3, [r7, #4]
 c00589a:	68db      	ldr	r3, [r3, #12]
 c00589c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 c0058a0:	ea42 0103 	orr.w	r1, r2, r3
 c0058a4:	68fb      	ldr	r3, [r7, #12]
 c0058a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 c0058aa:	687b      	ldr	r3, [r7, #4]
 c0058ac:	681b      	ldr	r3, [r3, #0]
 c0058ae:	430a      	orrs	r2, r1
 c0058b0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 c0058b2:	687b      	ldr	r3, [r7, #4]
 c0058b4:	2200      	movs	r2, #0
 c0058b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 c0058b8:	687b      	ldr	r3, [r7, #4]
 c0058ba:	2201      	movs	r2, #1
 c0058bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 c0058c0:	2300      	movs	r3, #0
}
 c0058c2:	4618      	mov	r0, r3
 c0058c4:	3710      	adds	r7, #16
 c0058c6:	46bd      	mov	sp, r7
 c0058c8:	bd80      	pop	{r7, pc}
	...

0c0058cc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 c0058cc:	b580      	push	{r7, lr}
 c0058ce:	b086      	sub	sp, #24
 c0058d0:	af00      	add	r7, sp, #0
 c0058d2:	60f8      	str	r0, [r7, #12]
 c0058d4:	60b9      	str	r1, [r7, #8]
 c0058d6:	4613      	mov	r3, r2
 c0058d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 c0058da:	2300      	movs	r3, #0
 c0058dc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 c0058de:	68fb      	ldr	r3, [r7, #12]
 c0058e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 c0058e4:	2b01      	cmp	r3, #1
 c0058e6:	d101      	bne.n	c0058ec <HAL_SPI_Transmit_DMA+0x20>
 c0058e8:	2302      	movs	r3, #2
 c0058ea:	e0d8      	b.n	c005a9e <HAL_SPI_Transmit_DMA+0x1d2>
 c0058ec:	68fb      	ldr	r3, [r7, #12]
 c0058ee:	2201      	movs	r2, #1
 c0058f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 c0058f4:	68fb      	ldr	r3, [r7, #12]
 c0058f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c0058fa:	b2db      	uxtb	r3, r3
 c0058fc:	2b01      	cmp	r3, #1
 c0058fe:	d002      	beq.n	c005906 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 c005900:	2302      	movs	r3, #2
 c005902:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005904:	e0c6      	b.n	c005a94 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 c005906:	68bb      	ldr	r3, [r7, #8]
 c005908:	2b00      	cmp	r3, #0
 c00590a:	d002      	beq.n	c005912 <HAL_SPI_Transmit_DMA+0x46>
 c00590c:	88fb      	ldrh	r3, [r7, #6]
 c00590e:	2b00      	cmp	r3, #0
 c005910:	d102      	bne.n	c005918 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 c005912:	2301      	movs	r3, #1
 c005914:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005916:	e0bd      	b.n	c005a94 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 c005918:	68fb      	ldr	r3, [r7, #12]
 c00591a:	2203      	movs	r2, #3
 c00591c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 c005920:	68fb      	ldr	r3, [r7, #12]
 c005922:	2200      	movs	r2, #0
 c005924:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 c005926:	68fb      	ldr	r3, [r7, #12]
 c005928:	68ba      	ldr	r2, [r7, #8]
 c00592a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 c00592c:	68fb      	ldr	r3, [r7, #12]
 c00592e:	88fa      	ldrh	r2, [r7, #6]
 c005930:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 c005932:	68fb      	ldr	r3, [r7, #12]
 c005934:	88fa      	ldrh	r2, [r7, #6]
 c005936:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 c005938:	68fb      	ldr	r3, [r7, #12]
 c00593a:	2200      	movs	r2, #0
 c00593c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 c00593e:	68fb      	ldr	r3, [r7, #12]
 c005940:	2200      	movs	r2, #0
 c005942:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 c005944:	68fb      	ldr	r3, [r7, #12]
 c005946:	2200      	movs	r2, #0
 c005948:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 c00594a:	68fb      	ldr	r3, [r7, #12]
 c00594c:	2200      	movs	r2, #0
 c00594e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 c005952:	68fb      	ldr	r3, [r7, #12]
 c005954:	2200      	movs	r2, #0
 c005956:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c00595a:	68fb      	ldr	r3, [r7, #12]
 c00595c:	689b      	ldr	r3, [r3, #8]
 c00595e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c005962:	d10f      	bne.n	c005984 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 c005964:	68fb      	ldr	r3, [r7, #12]
 c005966:	681b      	ldr	r3, [r3, #0]
 c005968:	681a      	ldr	r2, [r3, #0]
 c00596a:	68fb      	ldr	r3, [r7, #12]
 c00596c:	681b      	ldr	r3, [r3, #0]
 c00596e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c005972:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 c005974:	68fb      	ldr	r3, [r7, #12]
 c005976:	681b      	ldr	r3, [r3, #0]
 c005978:	681a      	ldr	r2, [r3, #0]
 c00597a:	68fb      	ldr	r3, [r7, #12]
 c00597c:	681b      	ldr	r3, [r3, #0]
 c00597e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 c005982:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 c005984:	68fb      	ldr	r3, [r7, #12]
 c005986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005988:	4a47      	ldr	r2, [pc, #284]	; (c005aa8 <HAL_SPI_Transmit_DMA+0x1dc>)
 c00598a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 c00598c:	68fb      	ldr	r3, [r7, #12]
 c00598e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005990:	4a46      	ldr	r2, [pc, #280]	; (c005aac <HAL_SPI_Transmit_DMA+0x1e0>)
 c005992:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 c005994:	68fb      	ldr	r3, [r7, #12]
 c005996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005998:	4a45      	ldr	r2, [pc, #276]	; (c005ab0 <HAL_SPI_Transmit_DMA+0x1e4>)
 c00599a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 c00599c:	68fb      	ldr	r3, [r7, #12]
 c00599e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c0059a0:	2200      	movs	r2, #0
 c0059a2:	641a      	str	r2, [r3, #64]	; 0x40

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 c0059a4:	68fb      	ldr	r3, [r7, #12]
 c0059a6:	681b      	ldr	r3, [r3, #0]
 c0059a8:	685a      	ldr	r2, [r3, #4]
 c0059aa:	68fb      	ldr	r3, [r7, #12]
 c0059ac:	681b      	ldr	r3, [r3, #0]
 c0059ae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c0059b2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 c0059b4:	68fb      	ldr	r3, [r7, #12]
 c0059b6:	68db      	ldr	r3, [r3, #12]
 c0059b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 c0059bc:	d82d      	bhi.n	c005a1a <HAL_SPI_Transmit_DMA+0x14e>
 c0059be:	68fb      	ldr	r3, [r7, #12]
 c0059c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c0059c2:	699b      	ldr	r3, [r3, #24]
 c0059c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c0059c8:	d127      	bne.n	c005a1a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 c0059ca:	68fb      	ldr	r3, [r7, #12]
 c0059cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c0059ce:	b29b      	uxth	r3, r3
 c0059d0:	f003 0301 	and.w	r3, r3, #1
 c0059d4:	2b00      	cmp	r3, #0
 c0059d6:	d10f      	bne.n	c0059f8 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 c0059d8:	68fb      	ldr	r3, [r7, #12]
 c0059da:	681b      	ldr	r3, [r3, #0]
 c0059dc:	685a      	ldr	r2, [r3, #4]
 c0059de:	68fb      	ldr	r3, [r7, #12]
 c0059e0:	681b      	ldr	r3, [r3, #0]
 c0059e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c0059e6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 c0059e8:	68fb      	ldr	r3, [r7, #12]
 c0059ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c0059ec:	b29b      	uxth	r3, r3
 c0059ee:	085b      	lsrs	r3, r3, #1
 c0059f0:	b29a      	uxth	r2, r3
 c0059f2:	68fb      	ldr	r3, [r7, #12]
 c0059f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 c0059f6:	e010      	b.n	c005a1a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 c0059f8:	68fb      	ldr	r3, [r7, #12]
 c0059fa:	681b      	ldr	r3, [r3, #0]
 c0059fc:	685a      	ldr	r2, [r3, #4]
 c0059fe:	68fb      	ldr	r3, [r7, #12]
 c005a00:	681b      	ldr	r3, [r3, #0]
 c005a02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 c005a06:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 c005a08:	68fb      	ldr	r3, [r7, #12]
 c005a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c005a0c:	b29b      	uxth	r3, r3
 c005a0e:	085b      	lsrs	r3, r3, #1
 c005a10:	b29b      	uxth	r3, r3
 c005a12:	3301      	adds	r3, #1
 c005a14:	b29a      	uxth	r2, r3
 c005a16:	68fb      	ldr	r3, [r7, #12]
 c005a18:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 c005a1a:	68fb      	ldr	r3, [r7, #12]
 c005a1c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 c005a1e:	68fb      	ldr	r3, [r7, #12]
 c005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c005a22:	4619      	mov	r1, r3
 c005a24:	68fb      	ldr	r3, [r7, #12]
 c005a26:	681b      	ldr	r3, [r3, #0]
 c005a28:	330c      	adds	r3, #12
 c005a2a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 c005a2c:	68fb      	ldr	r3, [r7, #12]
 c005a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c005a30:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 c005a32:	f7fc ff6d 	bl	c002910 <HAL_DMA_Start_IT>
 c005a36:	4603      	mov	r3, r0
 c005a38:	2b00      	cmp	r3, #0
 c005a3a:	d00c      	beq.n	c005a56 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 c005a3c:	68fb      	ldr	r3, [r7, #12]
 c005a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c005a40:	f043 0210 	orr.w	r2, r3, #16
 c005a44:	68fb      	ldr	r3, [r7, #12]
 c005a46:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 c005a48:	2301      	movs	r3, #1
 c005a4a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 c005a4c:	68fb      	ldr	r3, [r7, #12]
 c005a4e:	2201      	movs	r2, #1
 c005a50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 c005a54:	e01e      	b.n	c005a94 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 c005a56:	68fb      	ldr	r3, [r7, #12]
 c005a58:	681b      	ldr	r3, [r3, #0]
 c005a5a:	681b      	ldr	r3, [r3, #0]
 c005a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c005a60:	2b40      	cmp	r3, #64	; 0x40
 c005a62:	d007      	beq.n	c005a74 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 c005a64:	68fb      	ldr	r3, [r7, #12]
 c005a66:	681b      	ldr	r3, [r3, #0]
 c005a68:	681a      	ldr	r2, [r3, #0]
 c005a6a:	68fb      	ldr	r3, [r7, #12]
 c005a6c:	681b      	ldr	r3, [r3, #0]
 c005a6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 c005a72:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 c005a74:	68fb      	ldr	r3, [r7, #12]
 c005a76:	681b      	ldr	r3, [r3, #0]
 c005a78:	685a      	ldr	r2, [r3, #4]
 c005a7a:	68fb      	ldr	r3, [r7, #12]
 c005a7c:	681b      	ldr	r3, [r3, #0]
 c005a7e:	f042 0220 	orr.w	r2, r2, #32
 c005a82:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 c005a84:	68fb      	ldr	r3, [r7, #12]
 c005a86:	681b      	ldr	r3, [r3, #0]
 c005a88:	685a      	ldr	r2, [r3, #4]
 c005a8a:	68fb      	ldr	r3, [r7, #12]
 c005a8c:	681b      	ldr	r3, [r3, #0]
 c005a8e:	f042 0202 	orr.w	r2, r2, #2
 c005a92:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 c005a94:	68fb      	ldr	r3, [r7, #12]
 c005a96:	2200      	movs	r2, #0
 c005a98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 c005a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 c005a9e:	4618      	mov	r0, r3
 c005aa0:	3718      	adds	r7, #24
 c005aa2:	46bd      	mov	sp, r7
 c005aa4:	bd80      	pop	{r7, pc}
 c005aa6:	bf00      	nop
 c005aa8:	0c006243 	.word	0x0c006243
 c005aac:	0c006065 	.word	0x0c006065
 c005ab0:	0c006297 	.word	0x0c006297

0c005ab4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 c005ab4:	b580      	push	{r7, lr}
 c005ab6:	b086      	sub	sp, #24
 c005ab8:	af00      	add	r7, sp, #0
 c005aba:	60f8      	str	r0, [r7, #12]
 c005abc:	60b9      	str	r1, [r7, #8]
 c005abe:	4613      	mov	r3, r2
 c005ac0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 c005ac2:	2300      	movs	r3, #0
 c005ac4:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 c005ac6:	68fb      	ldr	r3, [r7, #12]
 c005ac8:	689b      	ldr	r3, [r3, #8]
 c005aca:	2b00      	cmp	r3, #0
 c005acc:	d110      	bne.n	c005af0 <HAL_SPI_Receive_DMA+0x3c>
 c005ace:	68fb      	ldr	r3, [r7, #12]
 c005ad0:	685b      	ldr	r3, [r3, #4]
 c005ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c005ad6:	d10b      	bne.n	c005af0 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 c005ad8:	68fb      	ldr	r3, [r7, #12]
 c005ada:	2204      	movs	r2, #4
 c005adc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 c005ae0:	88fb      	ldrh	r3, [r7, #6]
 c005ae2:	68ba      	ldr	r2, [r7, #8]
 c005ae4:	68b9      	ldr	r1, [r7, #8]
 c005ae6:	68f8      	ldr	r0, [r7, #12]
 c005ae8:	f000 f908 	bl	c005cfc <HAL_SPI_TransmitReceive_DMA>
 c005aec:	4603      	mov	r3, r0
 c005aee:	e0fb      	b.n	c005ce8 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 c005af0:	68fb      	ldr	r3, [r7, #12]
 c005af2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 c005af6:	2b01      	cmp	r3, #1
 c005af8:	d101      	bne.n	c005afe <HAL_SPI_Receive_DMA+0x4a>
 c005afa:	2302      	movs	r3, #2
 c005afc:	e0f4      	b.n	c005ce8 <HAL_SPI_Receive_DMA+0x234>
 c005afe:	68fb      	ldr	r3, [r7, #12]
 c005b00:	2201      	movs	r2, #1
 c005b02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 c005b06:	68fb      	ldr	r3, [r7, #12]
 c005b08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c005b0c:	b2db      	uxtb	r3, r3
 c005b0e:	2b01      	cmp	r3, #1
 c005b10:	d002      	beq.n	c005b18 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 c005b12:	2302      	movs	r3, #2
 c005b14:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005b16:	e0e2      	b.n	c005cde <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 c005b18:	68bb      	ldr	r3, [r7, #8]
 c005b1a:	2b00      	cmp	r3, #0
 c005b1c:	d002      	beq.n	c005b24 <HAL_SPI_Receive_DMA+0x70>
 c005b1e:	88fb      	ldrh	r3, [r7, #6]
 c005b20:	2b00      	cmp	r3, #0
 c005b22:	d102      	bne.n	c005b2a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 c005b24:	2301      	movs	r3, #1
 c005b26:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005b28:	e0d9      	b.n	c005cde <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 c005b2a:	68fb      	ldr	r3, [r7, #12]
 c005b2c:	2204      	movs	r2, #4
 c005b2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 c005b32:	68fb      	ldr	r3, [r7, #12]
 c005b34:	2200      	movs	r2, #0
 c005b36:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 c005b38:	68fb      	ldr	r3, [r7, #12]
 c005b3a:	68ba      	ldr	r2, [r7, #8]
 c005b3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 c005b3e:	68fb      	ldr	r3, [r7, #12]
 c005b40:	88fa      	ldrh	r2, [r7, #6]
 c005b42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 c005b46:	68fb      	ldr	r3, [r7, #12]
 c005b48:	88fa      	ldrh	r2, [r7, #6]
 c005b4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 c005b4e:	68fb      	ldr	r3, [r7, #12]
 c005b50:	2200      	movs	r2, #0
 c005b52:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 c005b54:	68fb      	ldr	r3, [r7, #12]
 c005b56:	2200      	movs	r2, #0
 c005b58:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 c005b5a:	68fb      	ldr	r3, [r7, #12]
 c005b5c:	2200      	movs	r2, #0
 c005b5e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 c005b60:	68fb      	ldr	r3, [r7, #12]
 c005b62:	2200      	movs	r2, #0
 c005b64:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c005b66:	68fb      	ldr	r3, [r7, #12]
 c005b68:	689b      	ldr	r3, [r3, #8]
 c005b6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c005b6e:	d10f      	bne.n	c005b90 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 c005b70:	68fb      	ldr	r3, [r7, #12]
 c005b72:	681b      	ldr	r3, [r3, #0]
 c005b74:	681a      	ldr	r2, [r3, #0]
 c005b76:	68fb      	ldr	r3, [r7, #12]
 c005b78:	681b      	ldr	r3, [r3, #0]
 c005b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c005b7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 c005b80:	68fb      	ldr	r3, [r7, #12]
 c005b82:	681b      	ldr	r3, [r3, #0]
 c005b84:	681a      	ldr	r2, [r3, #0]
 c005b86:	68fb      	ldr	r3, [r7, #12]
 c005b88:	681b      	ldr	r3, [r3, #0]
 c005b8a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c005b8e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 c005b90:	68fb      	ldr	r3, [r7, #12]
 c005b92:	681b      	ldr	r3, [r3, #0]
 c005b94:	685a      	ldr	r2, [r3, #4]
 c005b96:	68fb      	ldr	r3, [r7, #12]
 c005b98:	681b      	ldr	r3, [r3, #0]
 c005b9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 c005b9e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 c005ba0:	68fb      	ldr	r3, [r7, #12]
 c005ba2:	68db      	ldr	r3, [r3, #12]
 c005ba4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 c005ba8:	d908      	bls.n	c005bbc <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005baa:	68fb      	ldr	r3, [r7, #12]
 c005bac:	681b      	ldr	r3, [r3, #0]
 c005bae:	685a      	ldr	r2, [r3, #4]
 c005bb0:	68fb      	ldr	r3, [r7, #12]
 c005bb2:	681b      	ldr	r3, [r3, #0]
 c005bb4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 c005bb8:	605a      	str	r2, [r3, #4]
 c005bba:	e042      	b.n	c005c42 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005bbc:	68fb      	ldr	r3, [r7, #12]
 c005bbe:	681b      	ldr	r3, [r3, #0]
 c005bc0:	685a      	ldr	r2, [r3, #4]
 c005bc2:	68fb      	ldr	r3, [r7, #12]
 c005bc4:	681b      	ldr	r3, [r3, #0]
 c005bc6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 c005bca:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 c005bcc:	68fb      	ldr	r3, [r7, #12]
 c005bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005bd0:	699b      	ldr	r3, [r3, #24]
 c005bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005bd6:	d134      	bne.n	c005c42 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005bd8:	68fb      	ldr	r3, [r7, #12]
 c005bda:	681b      	ldr	r3, [r3, #0]
 c005bdc:	685a      	ldr	r2, [r3, #4]
 c005bde:	68fb      	ldr	r3, [r7, #12]
 c005be0:	681b      	ldr	r3, [r3, #0]
 c005be2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 c005be6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 c005be8:	68fb      	ldr	r3, [r7, #12]
 c005bea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005bee:	b29b      	uxth	r3, r3
 c005bf0:	f003 0301 	and.w	r3, r3, #1
 c005bf4:	2b00      	cmp	r3, #0
 c005bf6:	d111      	bne.n	c005c1c <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 c005bf8:	68fb      	ldr	r3, [r7, #12]
 c005bfa:	681b      	ldr	r3, [r3, #0]
 c005bfc:	685a      	ldr	r2, [r3, #4]
 c005bfe:	68fb      	ldr	r3, [r7, #12]
 c005c00:	681b      	ldr	r3, [r3, #0]
 c005c02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 c005c06:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 c005c08:	68fb      	ldr	r3, [r7, #12]
 c005c0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005c0e:	b29b      	uxth	r3, r3
 c005c10:	085b      	lsrs	r3, r3, #1
 c005c12:	b29a      	uxth	r2, r3
 c005c14:	68fb      	ldr	r3, [r7, #12]
 c005c16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 c005c1a:	e012      	b.n	c005c42 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 c005c1c:	68fb      	ldr	r3, [r7, #12]
 c005c1e:	681b      	ldr	r3, [r3, #0]
 c005c20:	685a      	ldr	r2, [r3, #4]
 c005c22:	68fb      	ldr	r3, [r7, #12]
 c005c24:	681b      	ldr	r3, [r3, #0]
 c005c26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 c005c2a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 c005c2c:	68fb      	ldr	r3, [r7, #12]
 c005c2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005c32:	b29b      	uxth	r3, r3
 c005c34:	085b      	lsrs	r3, r3, #1
 c005c36:	b29b      	uxth	r3, r3
 c005c38:	3301      	adds	r3, #1
 c005c3a:	b29a      	uxth	r2, r3
 c005c3c:	68fb      	ldr	r3, [r7, #12]
 c005c3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 c005c42:	68fb      	ldr	r3, [r7, #12]
 c005c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005c46:	4a2a      	ldr	r2, [pc, #168]	; (c005cf0 <HAL_SPI_Receive_DMA+0x23c>)
 c005c48:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 c005c4a:	68fb      	ldr	r3, [r7, #12]
 c005c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005c4e:	4a29      	ldr	r2, [pc, #164]	; (c005cf4 <HAL_SPI_Receive_DMA+0x240>)
 c005c50:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 c005c52:	68fb      	ldr	r3, [r7, #12]
 c005c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005c56:	4a28      	ldr	r2, [pc, #160]	; (c005cf8 <HAL_SPI_Receive_DMA+0x244>)
 c005c58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 c005c5a:	68fb      	ldr	r3, [r7, #12]
 c005c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005c5e:	2200      	movs	r2, #0
 c005c60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 c005c62:	68fb      	ldr	r3, [r7, #12]
 c005c64:	6d98      	ldr	r0, [r3, #88]	; 0x58
 c005c66:	68fb      	ldr	r3, [r7, #12]
 c005c68:	681b      	ldr	r3, [r3, #0]
 c005c6a:	330c      	adds	r3, #12
 c005c6c:	4619      	mov	r1, r3
 c005c6e:	68fb      	ldr	r3, [r7, #12]
 c005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c005c72:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 c005c74:	68fb      	ldr	r3, [r7, #12]
 c005c76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005c7a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 c005c7c:	f7fc fe48 	bl	c002910 <HAL_DMA_Start_IT>
 c005c80:	4603      	mov	r3, r0
 c005c82:	2b00      	cmp	r3, #0
 c005c84:	d00c      	beq.n	c005ca0 <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 c005c86:	68fb      	ldr	r3, [r7, #12]
 c005c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c005c8a:	f043 0210 	orr.w	r2, r3, #16
 c005c8e:	68fb      	ldr	r3, [r7, #12]
 c005c90:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 c005c92:	2301      	movs	r3, #1
 c005c94:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 c005c96:	68fb      	ldr	r3, [r7, #12]
 c005c98:	2201      	movs	r2, #1
 c005c9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 c005c9e:	e01e      	b.n	c005cde <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 c005ca0:	68fb      	ldr	r3, [r7, #12]
 c005ca2:	681b      	ldr	r3, [r3, #0]
 c005ca4:	681b      	ldr	r3, [r3, #0]
 c005ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c005caa:	2b40      	cmp	r3, #64	; 0x40
 c005cac:	d007      	beq.n	c005cbe <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 c005cae:	68fb      	ldr	r3, [r7, #12]
 c005cb0:	681b      	ldr	r3, [r3, #0]
 c005cb2:	681a      	ldr	r2, [r3, #0]
 c005cb4:	68fb      	ldr	r3, [r7, #12]
 c005cb6:	681b      	ldr	r3, [r3, #0]
 c005cb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 c005cbc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 c005cbe:	68fb      	ldr	r3, [r7, #12]
 c005cc0:	681b      	ldr	r3, [r3, #0]
 c005cc2:	685a      	ldr	r2, [r3, #4]
 c005cc4:	68fb      	ldr	r3, [r7, #12]
 c005cc6:	681b      	ldr	r3, [r3, #0]
 c005cc8:	f042 0220 	orr.w	r2, r2, #32
 c005ccc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 c005cce:	68fb      	ldr	r3, [r7, #12]
 c005cd0:	681b      	ldr	r3, [r3, #0]
 c005cd2:	685a      	ldr	r2, [r3, #4]
 c005cd4:	68fb      	ldr	r3, [r7, #12]
 c005cd6:	681b      	ldr	r3, [r3, #0]
 c005cd8:	f042 0201 	orr.w	r2, r2, #1
 c005cdc:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 c005cde:	68fb      	ldr	r3, [r7, #12]
 c005ce0:	2200      	movs	r2, #0
 c005ce2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 c005ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 c005ce8:	4618      	mov	r0, r3
 c005cea:	3718      	adds	r7, #24
 c005cec:	46bd      	mov	sp, r7
 c005cee:	bd80      	pop	{r7, pc}
 c005cf0:	0c00625f 	.word	0x0c00625f
 c005cf4:	0c00610b 	.word	0x0c00610b
 c005cf8:	0c006297 	.word	0x0c006297

0c005cfc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 c005cfc:	b580      	push	{r7, lr}
 c005cfe:	b086      	sub	sp, #24
 c005d00:	af00      	add	r7, sp, #0
 c005d02:	60f8      	str	r0, [r7, #12]
 c005d04:	60b9      	str	r1, [r7, #8]
 c005d06:	607a      	str	r2, [r7, #4]
 c005d08:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 c005d0a:	2300      	movs	r3, #0
 c005d0c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 c005d0e:	68fb      	ldr	r3, [r7, #12]
 c005d10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 c005d14:	2b01      	cmp	r3, #1
 c005d16:	d101      	bne.n	c005d1c <HAL_SPI_TransmitReceive_DMA+0x20>
 c005d18:	2302      	movs	r3, #2
 c005d1a:	e16c      	b.n	c005ff6 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 c005d1c:	68fb      	ldr	r3, [r7, #12]
 c005d1e:	2201      	movs	r2, #1
 c005d20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 c005d24:	68fb      	ldr	r3, [r7, #12]
 c005d26:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c005d2a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 c005d2c:	68fb      	ldr	r3, [r7, #12]
 c005d2e:	685b      	ldr	r3, [r3, #4]
 c005d30:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 c005d32:	7dbb      	ldrb	r3, [r7, #22]
 c005d34:	2b01      	cmp	r3, #1
 c005d36:	d00d      	beq.n	c005d54 <HAL_SPI_TransmitReceive_DMA+0x58>
 c005d38:	693b      	ldr	r3, [r7, #16]
 c005d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c005d3e:	d106      	bne.n	c005d4e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 c005d40:	68fb      	ldr	r3, [r7, #12]
 c005d42:	689b      	ldr	r3, [r3, #8]
 c005d44:	2b00      	cmp	r3, #0
 c005d46:	d102      	bne.n	c005d4e <HAL_SPI_TransmitReceive_DMA+0x52>
 c005d48:	7dbb      	ldrb	r3, [r7, #22]
 c005d4a:	2b04      	cmp	r3, #4
 c005d4c:	d002      	beq.n	c005d54 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 c005d4e:	2302      	movs	r3, #2
 c005d50:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005d52:	e14b      	b.n	c005fec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 c005d54:	68bb      	ldr	r3, [r7, #8]
 c005d56:	2b00      	cmp	r3, #0
 c005d58:	d005      	beq.n	c005d66 <HAL_SPI_TransmitReceive_DMA+0x6a>
 c005d5a:	687b      	ldr	r3, [r7, #4]
 c005d5c:	2b00      	cmp	r3, #0
 c005d5e:	d002      	beq.n	c005d66 <HAL_SPI_TransmitReceive_DMA+0x6a>
 c005d60:	887b      	ldrh	r3, [r7, #2]
 c005d62:	2b00      	cmp	r3, #0
 c005d64:	d102      	bne.n	c005d6c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 c005d66:	2301      	movs	r3, #1
 c005d68:	75fb      	strb	r3, [r7, #23]
    goto error;
 c005d6a:	e13f      	b.n	c005fec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 c005d6c:	68fb      	ldr	r3, [r7, #12]
 c005d6e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c005d72:	b2db      	uxtb	r3, r3
 c005d74:	2b04      	cmp	r3, #4
 c005d76:	d003      	beq.n	c005d80 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 c005d78:	68fb      	ldr	r3, [r7, #12]
 c005d7a:	2205      	movs	r2, #5
 c005d7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 c005d80:	68fb      	ldr	r3, [r7, #12]
 c005d82:	2200      	movs	r2, #0
 c005d84:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 c005d86:	68fb      	ldr	r3, [r7, #12]
 c005d88:	68ba      	ldr	r2, [r7, #8]
 c005d8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 c005d8c:	68fb      	ldr	r3, [r7, #12]
 c005d8e:	887a      	ldrh	r2, [r7, #2]
 c005d90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 c005d92:	68fb      	ldr	r3, [r7, #12]
 c005d94:	887a      	ldrh	r2, [r7, #2]
 c005d96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 c005d98:	68fb      	ldr	r3, [r7, #12]
 c005d9a:	687a      	ldr	r2, [r7, #4]
 c005d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 c005d9e:	68fb      	ldr	r3, [r7, #12]
 c005da0:	887a      	ldrh	r2, [r7, #2]
 c005da2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 c005da6:	68fb      	ldr	r3, [r7, #12]
 c005da8:	887a      	ldrh	r2, [r7, #2]
 c005daa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 c005dae:	68fb      	ldr	r3, [r7, #12]
 c005db0:	2200      	movs	r2, #0
 c005db2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 c005db4:	68fb      	ldr	r3, [r7, #12]
 c005db6:	2200      	movs	r2, #0
 c005db8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 c005dba:	68fb      	ldr	r3, [r7, #12]
 c005dbc:	681b      	ldr	r3, [r3, #0]
 c005dbe:	685a      	ldr	r2, [r3, #4]
 c005dc0:	68fb      	ldr	r3, [r7, #12]
 c005dc2:	681b      	ldr	r3, [r3, #0]
 c005dc4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 c005dc8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 c005dca:	68fb      	ldr	r3, [r7, #12]
 c005dcc:	68db      	ldr	r3, [r3, #12]
 c005dce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 c005dd2:	d908      	bls.n	c005de6 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005dd4:	68fb      	ldr	r3, [r7, #12]
 c005dd6:	681b      	ldr	r3, [r3, #0]
 c005dd8:	685a      	ldr	r2, [r3, #4]
 c005dda:	68fb      	ldr	r3, [r7, #12]
 c005ddc:	681b      	ldr	r3, [r3, #0]
 c005dde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 c005de2:	605a      	str	r2, [r3, #4]
 c005de4:	e06f      	b.n	c005ec6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005de6:	68fb      	ldr	r3, [r7, #12]
 c005de8:	681b      	ldr	r3, [r3, #0]
 c005dea:	685a      	ldr	r2, [r3, #4]
 c005dec:	68fb      	ldr	r3, [r7, #12]
 c005dee:	681b      	ldr	r3, [r3, #0]
 c005df0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 c005df4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 c005df6:	68fb      	ldr	r3, [r7, #12]
 c005df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005dfa:	699b      	ldr	r3, [r3, #24]
 c005dfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005e00:	d126      	bne.n	c005e50 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 c005e02:	68fb      	ldr	r3, [r7, #12]
 c005e04:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 c005e06:	f003 0301 	and.w	r3, r3, #1
 c005e0a:	2b00      	cmp	r3, #0
 c005e0c:	d10f      	bne.n	c005e2e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 c005e0e:	68fb      	ldr	r3, [r7, #12]
 c005e10:	681b      	ldr	r3, [r3, #0]
 c005e12:	685a      	ldr	r2, [r3, #4]
 c005e14:	68fb      	ldr	r3, [r7, #12]
 c005e16:	681b      	ldr	r3, [r3, #0]
 c005e18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 c005e1c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 c005e1e:	68fb      	ldr	r3, [r7, #12]
 c005e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c005e22:	b29b      	uxth	r3, r3
 c005e24:	085b      	lsrs	r3, r3, #1
 c005e26:	b29a      	uxth	r2, r3
 c005e28:	68fb      	ldr	r3, [r7, #12]
 c005e2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 c005e2c:	e010      	b.n	c005e50 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 c005e2e:	68fb      	ldr	r3, [r7, #12]
 c005e30:	681b      	ldr	r3, [r3, #0]
 c005e32:	685a      	ldr	r2, [r3, #4]
 c005e34:	68fb      	ldr	r3, [r7, #12]
 c005e36:	681b      	ldr	r3, [r3, #0]
 c005e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 c005e3c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 c005e3e:	68fb      	ldr	r3, [r7, #12]
 c005e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c005e42:	b29b      	uxth	r3, r3
 c005e44:	085b      	lsrs	r3, r3, #1
 c005e46:	b29b      	uxth	r3, r3
 c005e48:	3301      	adds	r3, #1
 c005e4a:	b29a      	uxth	r2, r3
 c005e4c:	68fb      	ldr	r3, [r7, #12]
 c005e4e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 c005e50:	68fb      	ldr	r3, [r7, #12]
 c005e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005e54:	699b      	ldr	r3, [r3, #24]
 c005e56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005e5a:	d134      	bne.n	c005ec6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 c005e5c:	68fb      	ldr	r3, [r7, #12]
 c005e5e:	681b      	ldr	r3, [r3, #0]
 c005e60:	685a      	ldr	r2, [r3, #4]
 c005e62:	68fb      	ldr	r3, [r7, #12]
 c005e64:	681b      	ldr	r3, [r3, #0]
 c005e66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 c005e6a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 c005e6c:	68fb      	ldr	r3, [r7, #12]
 c005e6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005e72:	b29b      	uxth	r3, r3
 c005e74:	f003 0301 	and.w	r3, r3, #1
 c005e78:	2b00      	cmp	r3, #0
 c005e7a:	d111      	bne.n	c005ea0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 c005e7c:	68fb      	ldr	r3, [r7, #12]
 c005e7e:	681b      	ldr	r3, [r3, #0]
 c005e80:	685a      	ldr	r2, [r3, #4]
 c005e82:	68fb      	ldr	r3, [r7, #12]
 c005e84:	681b      	ldr	r3, [r3, #0]
 c005e86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 c005e8a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 c005e8c:	68fb      	ldr	r3, [r7, #12]
 c005e8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005e92:	b29b      	uxth	r3, r3
 c005e94:	085b      	lsrs	r3, r3, #1
 c005e96:	b29a      	uxth	r2, r3
 c005e98:	68fb      	ldr	r3, [r7, #12]
 c005e9a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 c005e9e:	e012      	b.n	c005ec6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 c005ea0:	68fb      	ldr	r3, [r7, #12]
 c005ea2:	681b      	ldr	r3, [r3, #0]
 c005ea4:	685a      	ldr	r2, [r3, #4]
 c005ea6:	68fb      	ldr	r3, [r7, #12]
 c005ea8:	681b      	ldr	r3, [r3, #0]
 c005eaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 c005eae:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 c005eb0:	68fb      	ldr	r3, [r7, #12]
 c005eb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005eb6:	b29b      	uxth	r3, r3
 c005eb8:	085b      	lsrs	r3, r3, #1
 c005eba:	b29b      	uxth	r3, r3
 c005ebc:	3301      	adds	r3, #1
 c005ebe:	b29a      	uxth	r2, r3
 c005ec0:	68fb      	ldr	r3, [r7, #12]
 c005ec2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 c005ec6:	68fb      	ldr	r3, [r7, #12]
 c005ec8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 c005ecc:	b2db      	uxtb	r3, r3
 c005ece:	2b04      	cmp	r3, #4
 c005ed0:	d108      	bne.n	c005ee4 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 c005ed2:	68fb      	ldr	r3, [r7, #12]
 c005ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005ed6:	4a4a      	ldr	r2, [pc, #296]	; (c006000 <HAL_SPI_TransmitReceive_DMA+0x304>)
 c005ed8:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 c005eda:	68fb      	ldr	r3, [r7, #12]
 c005edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005ede:	4a49      	ldr	r2, [pc, #292]	; (c006004 <HAL_SPI_TransmitReceive_DMA+0x308>)
 c005ee0:	62da      	str	r2, [r3, #44]	; 0x2c
 c005ee2:	e007      	b.n	c005ef4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 c005ee4:	68fb      	ldr	r3, [r7, #12]
 c005ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005ee8:	4a47      	ldr	r2, [pc, #284]	; (c006008 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 c005eea:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 c005eec:	68fb      	ldr	r3, [r7, #12]
 c005eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005ef0:	4a46      	ldr	r2, [pc, #280]	; (c00600c <HAL_SPI_TransmitReceive_DMA+0x310>)
 c005ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 c005ef4:	68fb      	ldr	r3, [r7, #12]
 c005ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005ef8:	4a45      	ldr	r2, [pc, #276]	; (c006010 <HAL_SPI_TransmitReceive_DMA+0x314>)
 c005efa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 c005efc:	68fb      	ldr	r3, [r7, #12]
 c005efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005f00:	2200      	movs	r2, #0
 c005f02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 c005f04:	68fb      	ldr	r3, [r7, #12]
 c005f06:	6d98      	ldr	r0, [r3, #88]	; 0x58
 c005f08:	68fb      	ldr	r3, [r7, #12]
 c005f0a:	681b      	ldr	r3, [r3, #0]
 c005f0c:	330c      	adds	r3, #12
 c005f0e:	4619      	mov	r1, r3
 c005f10:	68fb      	ldr	r3, [r7, #12]
 c005f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c005f14:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 c005f16:	68fb      	ldr	r3, [r7, #12]
 c005f18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 c005f1c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 c005f1e:	f7fc fcf7 	bl	c002910 <HAL_DMA_Start_IT>
 c005f22:	4603      	mov	r3, r0
 c005f24:	2b00      	cmp	r3, #0
 c005f26:	d00c      	beq.n	c005f42 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 c005f28:	68fb      	ldr	r3, [r7, #12]
 c005f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c005f2c:	f043 0210 	orr.w	r2, r3, #16
 c005f30:	68fb      	ldr	r3, [r7, #12]
 c005f32:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 c005f34:	2301      	movs	r3, #1
 c005f36:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 c005f38:	68fb      	ldr	r3, [r7, #12]
 c005f3a:	2201      	movs	r2, #1
 c005f3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 c005f40:	e054      	b.n	c005fec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 c005f42:	68fb      	ldr	r3, [r7, #12]
 c005f44:	681b      	ldr	r3, [r3, #0]
 c005f46:	685a      	ldr	r2, [r3, #4]
 c005f48:	68fb      	ldr	r3, [r7, #12]
 c005f4a:	681b      	ldr	r3, [r3, #0]
 c005f4c:	f042 0201 	orr.w	r2, r2, #1
 c005f50:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 c005f52:	68fb      	ldr	r3, [r7, #12]
 c005f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005f56:	2200      	movs	r2, #0
 c005f58:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 c005f5a:	68fb      	ldr	r3, [r7, #12]
 c005f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005f5e:	2200      	movs	r2, #0
 c005f60:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 c005f62:	68fb      	ldr	r3, [r7, #12]
 c005f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005f66:	2200      	movs	r2, #0
 c005f68:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 c005f6a:	68fb      	ldr	r3, [r7, #12]
 c005f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005f6e:	2200      	movs	r2, #0
 c005f70:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 c005f72:	68fb      	ldr	r3, [r7, #12]
 c005f74:	6d58      	ldr	r0, [r3, #84]	; 0x54
 c005f76:	68fb      	ldr	r3, [r7, #12]
 c005f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c005f7a:	4619      	mov	r1, r3
 c005f7c:	68fb      	ldr	r3, [r7, #12]
 c005f7e:	681b      	ldr	r3, [r3, #0]
 c005f80:	330c      	adds	r3, #12
 c005f82:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 c005f84:	68fb      	ldr	r3, [r7, #12]
 c005f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 c005f88:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 c005f8a:	f7fc fcc1 	bl	c002910 <HAL_DMA_Start_IT>
 c005f8e:	4603      	mov	r3, r0
 c005f90:	2b00      	cmp	r3, #0
 c005f92:	d00c      	beq.n	c005fae <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 c005f94:	68fb      	ldr	r3, [r7, #12]
 c005f96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c005f98:	f043 0210 	orr.w	r2, r3, #16
 c005f9c:	68fb      	ldr	r3, [r7, #12]
 c005f9e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 c005fa0:	2301      	movs	r3, #1
 c005fa2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 c005fa4:	68fb      	ldr	r3, [r7, #12]
 c005fa6:	2201      	movs	r2, #1
 c005fa8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 c005fac:	e01e      	b.n	c005fec <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 c005fae:	68fb      	ldr	r3, [r7, #12]
 c005fb0:	681b      	ldr	r3, [r3, #0]
 c005fb2:	681b      	ldr	r3, [r3, #0]
 c005fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c005fb8:	2b40      	cmp	r3, #64	; 0x40
 c005fba:	d007      	beq.n	c005fcc <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 c005fbc:	68fb      	ldr	r3, [r7, #12]
 c005fbe:	681b      	ldr	r3, [r3, #0]
 c005fc0:	681a      	ldr	r2, [r3, #0]
 c005fc2:	68fb      	ldr	r3, [r7, #12]
 c005fc4:	681b      	ldr	r3, [r3, #0]
 c005fc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 c005fca:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 c005fcc:	68fb      	ldr	r3, [r7, #12]
 c005fce:	681b      	ldr	r3, [r3, #0]
 c005fd0:	685a      	ldr	r2, [r3, #4]
 c005fd2:	68fb      	ldr	r3, [r7, #12]
 c005fd4:	681b      	ldr	r3, [r3, #0]
 c005fd6:	f042 0220 	orr.w	r2, r2, #32
 c005fda:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 c005fdc:	68fb      	ldr	r3, [r7, #12]
 c005fde:	681b      	ldr	r3, [r3, #0]
 c005fe0:	685a      	ldr	r2, [r3, #4]
 c005fe2:	68fb      	ldr	r3, [r7, #12]
 c005fe4:	681b      	ldr	r3, [r3, #0]
 c005fe6:	f042 0202 	orr.w	r2, r2, #2
 c005fea:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 c005fec:	68fb      	ldr	r3, [r7, #12]
 c005fee:	2200      	movs	r2, #0
 c005ff0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 c005ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 c005ff6:	4618      	mov	r0, r3
 c005ff8:	3718      	adds	r7, #24
 c005ffa:	46bd      	mov	sp, r7
 c005ffc:	bd80      	pop	{r7, pc}
 c005ffe:	bf00      	nop
 c006000:	0c00625f 	.word	0x0c00625f
 c006004:	0c00610b 	.word	0x0c00610b
 c006008:	0c00627b 	.word	0x0c00627b
 c00600c:	0c0061b3 	.word	0x0c0061b3
 c006010:	0c006297 	.word	0x0c006297

0c006014 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 c006014:	b480      	push	{r7}
 c006016:	b083      	sub	sp, #12
 c006018:	af00      	add	r7, sp, #0
 c00601a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 c00601c:	bf00      	nop
 c00601e:	370c      	adds	r7, #12
 c006020:	46bd      	mov	sp, r7
 c006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006026:	4770      	bx	lr

0c006028 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 c006028:	b480      	push	{r7}
 c00602a:	b083      	sub	sp, #12
 c00602c:	af00      	add	r7, sp, #0
 c00602e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 c006030:	bf00      	nop
 c006032:	370c      	adds	r7, #12
 c006034:	46bd      	mov	sp, r7
 c006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00603a:	4770      	bx	lr

0c00603c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 c00603c:	b480      	push	{r7}
 c00603e:	b083      	sub	sp, #12
 c006040:	af00      	add	r7, sp, #0
 c006042:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 c006044:	bf00      	nop
 c006046:	370c      	adds	r7, #12
 c006048:	46bd      	mov	sp, r7
 c00604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00604e:	4770      	bx	lr

0c006050 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 c006050:	b480      	push	{r7}
 c006052:	b083      	sub	sp, #12
 c006054:	af00      	add	r7, sp, #0
 c006056:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 c006058:	bf00      	nop
 c00605a:	370c      	adds	r7, #12
 c00605c:	46bd      	mov	sp, r7
 c00605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006062:	4770      	bx	lr

0c006064 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 c006064:	b580      	push	{r7, lr}
 c006066:	b086      	sub	sp, #24
 c006068:	af00      	add	r7, sp, #0
 c00606a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c00606c:	687b      	ldr	r3, [r7, #4]
 c00606e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006070:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 c006072:	f7fc fa65 	bl	c002540 <HAL_GetTick>
 c006076:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 c006078:	687b      	ldr	r3, [r7, #4]
 c00607a:	681b      	ldr	r3, [r3, #0]
 c00607c:	681b      	ldr	r3, [r3, #0]
 c00607e:	f003 0320 	and.w	r3, r3, #32
 c006082:	2b20      	cmp	r3, #32
 c006084:	d03b      	beq.n	c0060fe <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 c006086:	697b      	ldr	r3, [r7, #20]
 c006088:	681b      	ldr	r3, [r3, #0]
 c00608a:	685a      	ldr	r2, [r3, #4]
 c00608c:	697b      	ldr	r3, [r7, #20]
 c00608e:	681b      	ldr	r3, [r3, #0]
 c006090:	f022 0220 	bic.w	r2, r2, #32
 c006094:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 c006096:	697b      	ldr	r3, [r7, #20]
 c006098:	681b      	ldr	r3, [r3, #0]
 c00609a:	685a      	ldr	r2, [r3, #4]
 c00609c:	697b      	ldr	r3, [r7, #20]
 c00609e:	681b      	ldr	r3, [r3, #0]
 c0060a0:	f022 0202 	bic.w	r2, r2, #2
 c0060a4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 c0060a6:	693a      	ldr	r2, [r7, #16]
 c0060a8:	2164      	movs	r1, #100	; 0x64
 c0060aa:	6978      	ldr	r0, [r7, #20]
 c0060ac:	f000 fa8a 	bl	c0065c4 <SPI_EndRxTxTransaction>
 c0060b0:	4603      	mov	r3, r0
 c0060b2:	2b00      	cmp	r3, #0
 c0060b4:	d005      	beq.n	c0060c2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c0060b6:	697b      	ldr	r3, [r7, #20]
 c0060b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0060ba:	f043 0220 	orr.w	r2, r3, #32
 c0060be:	697b      	ldr	r3, [r7, #20]
 c0060c0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 c0060c2:	697b      	ldr	r3, [r7, #20]
 c0060c4:	689b      	ldr	r3, [r3, #8]
 c0060c6:	2b00      	cmp	r3, #0
 c0060c8:	d10a      	bne.n	c0060e0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 c0060ca:	2300      	movs	r3, #0
 c0060cc:	60fb      	str	r3, [r7, #12]
 c0060ce:	697b      	ldr	r3, [r7, #20]
 c0060d0:	681b      	ldr	r3, [r3, #0]
 c0060d2:	68db      	ldr	r3, [r3, #12]
 c0060d4:	60fb      	str	r3, [r7, #12]
 c0060d6:	697b      	ldr	r3, [r7, #20]
 c0060d8:	681b      	ldr	r3, [r3, #0]
 c0060da:	689b      	ldr	r3, [r3, #8]
 c0060dc:	60fb      	str	r3, [r7, #12]
 c0060de:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 c0060e0:	697b      	ldr	r3, [r7, #20]
 c0060e2:	2200      	movs	r2, #0
 c0060e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 c0060e6:	697b      	ldr	r3, [r7, #20]
 c0060e8:	2201      	movs	r2, #1
 c0060ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 c0060ee:	697b      	ldr	r3, [r7, #20]
 c0060f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0060f2:	2b00      	cmp	r3, #0
 c0060f4:	d003      	beq.n	c0060fe <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 c0060f6:	6978      	ldr	r0, [r7, #20]
 c0060f8:	f7ff ffaa 	bl	c006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 c0060fc:	e002      	b.n	c006104 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 c0060fe:	6978      	ldr	r0, [r7, #20]
 c006100:	f7fa fec6 	bl	c000e90 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c006104:	3718      	adds	r7, #24
 c006106:	46bd      	mov	sp, r7
 c006108:	bd80      	pop	{r7, pc}

0c00610a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 c00610a:	b580      	push	{r7, lr}
 c00610c:	b084      	sub	sp, #16
 c00610e:	af00      	add	r7, sp, #0
 c006110:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c006112:	687b      	ldr	r3, [r7, #4]
 c006114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006116:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 c006118:	f7fc fa12 	bl	c002540 <HAL_GetTick>
 c00611c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 c00611e:	687b      	ldr	r3, [r7, #4]
 c006120:	681b      	ldr	r3, [r3, #0]
 c006122:	681b      	ldr	r3, [r3, #0]
 c006124:	f003 0320 	and.w	r3, r3, #32
 c006128:	2b20      	cmp	r3, #32
 c00612a:	d03c      	beq.n	c0061a6 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 c00612c:	68fb      	ldr	r3, [r7, #12]
 c00612e:	681b      	ldr	r3, [r3, #0]
 c006130:	685a      	ldr	r2, [r3, #4]
 c006132:	68fb      	ldr	r3, [r7, #12]
 c006134:	681b      	ldr	r3, [r3, #0]
 c006136:	f022 0220 	bic.w	r2, r2, #32
 c00613a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 c00613c:	68fb      	ldr	r3, [r7, #12]
 c00613e:	689b      	ldr	r3, [r3, #8]
 c006140:	2b00      	cmp	r3, #0
 c006142:	d10d      	bne.n	c006160 <SPI_DMAReceiveCplt+0x56>
 c006144:	68fb      	ldr	r3, [r7, #12]
 c006146:	685b      	ldr	r3, [r3, #4]
 c006148:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c00614c:	d108      	bne.n	c006160 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 c00614e:	68fb      	ldr	r3, [r7, #12]
 c006150:	681b      	ldr	r3, [r3, #0]
 c006152:	685a      	ldr	r2, [r3, #4]
 c006154:	68fb      	ldr	r3, [r7, #12]
 c006156:	681b      	ldr	r3, [r3, #0]
 c006158:	f022 0203 	bic.w	r2, r2, #3
 c00615c:	605a      	str	r2, [r3, #4]
 c00615e:	e007      	b.n	c006170 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 c006160:	68fb      	ldr	r3, [r7, #12]
 c006162:	681b      	ldr	r3, [r3, #0]
 c006164:	685a      	ldr	r2, [r3, #4]
 c006166:	68fb      	ldr	r3, [r7, #12]
 c006168:	681b      	ldr	r3, [r3, #0]
 c00616a:	f022 0201 	bic.w	r2, r2, #1
 c00616e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 c006170:	68ba      	ldr	r2, [r7, #8]
 c006172:	2164      	movs	r1, #100	; 0x64
 c006174:	68f8      	ldr	r0, [r7, #12]
 c006176:	f000 f9cd 	bl	c006514 <SPI_EndRxTransaction>
 c00617a:	4603      	mov	r3, r0
 c00617c:	2b00      	cmp	r3, #0
 c00617e:	d002      	beq.n	c006186 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 c006180:	68fb      	ldr	r3, [r7, #12]
 c006182:	2220      	movs	r2, #32
 c006184:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 c006186:	68fb      	ldr	r3, [r7, #12]
 c006188:	2200      	movs	r2, #0
 c00618a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 c00618e:	68fb      	ldr	r3, [r7, #12]
 c006190:	2201      	movs	r2, #1
 c006192:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 c006196:	68fb      	ldr	r3, [r7, #12]
 c006198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c00619a:	2b00      	cmp	r3, #0
 c00619c:	d003      	beq.n	c0061a6 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 c00619e:	68f8      	ldr	r0, [r7, #12]
 c0061a0:	f7ff ff56 	bl	c006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 c0061a4:	e002      	b.n	c0061ac <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 c0061a6:	68f8      	ldr	r0, [r7, #12]
 c0061a8:	f7fa fe82 	bl	c000eb0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c0061ac:	3710      	adds	r7, #16
 c0061ae:	46bd      	mov	sp, r7
 c0061b0:	bd80      	pop	{r7, pc}

0c0061b2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 c0061b2:	b580      	push	{r7, lr}
 c0061b4:	b084      	sub	sp, #16
 c0061b6:	af00      	add	r7, sp, #0
 c0061b8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c0061ba:	687b      	ldr	r3, [r7, #4]
 c0061bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0061be:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 c0061c0:	f7fc f9be 	bl	c002540 <HAL_GetTick>
 c0061c4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 c0061c6:	687b      	ldr	r3, [r7, #4]
 c0061c8:	681b      	ldr	r3, [r3, #0]
 c0061ca:	681b      	ldr	r3, [r3, #0]
 c0061cc:	f003 0320 	and.w	r3, r3, #32
 c0061d0:	2b20      	cmp	r3, #32
 c0061d2:	d030      	beq.n	c006236 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 c0061d4:	68fb      	ldr	r3, [r7, #12]
 c0061d6:	681b      	ldr	r3, [r3, #0]
 c0061d8:	685a      	ldr	r2, [r3, #4]
 c0061da:	68fb      	ldr	r3, [r7, #12]
 c0061dc:	681b      	ldr	r3, [r3, #0]
 c0061de:	f022 0220 	bic.w	r2, r2, #32
 c0061e2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 c0061e4:	68ba      	ldr	r2, [r7, #8]
 c0061e6:	2164      	movs	r1, #100	; 0x64
 c0061e8:	68f8      	ldr	r0, [r7, #12]
 c0061ea:	f000 f9eb 	bl	c0065c4 <SPI_EndRxTxTransaction>
 c0061ee:	4603      	mov	r3, r0
 c0061f0:	2b00      	cmp	r3, #0
 c0061f2:	d005      	beq.n	c006200 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c0061f4:	68fb      	ldr	r3, [r7, #12]
 c0061f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0061f8:	f043 0220 	orr.w	r2, r3, #32
 c0061fc:	68fb      	ldr	r3, [r7, #12]
 c0061fe:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 c006200:	68fb      	ldr	r3, [r7, #12]
 c006202:	681b      	ldr	r3, [r3, #0]
 c006204:	685a      	ldr	r2, [r3, #4]
 c006206:	68fb      	ldr	r3, [r7, #12]
 c006208:	681b      	ldr	r3, [r3, #0]
 c00620a:	f022 0203 	bic.w	r2, r2, #3
 c00620e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 c006210:	68fb      	ldr	r3, [r7, #12]
 c006212:	2200      	movs	r2, #0
 c006214:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 c006216:	68fb      	ldr	r3, [r7, #12]
 c006218:	2200      	movs	r2, #0
 c00621a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 c00621e:	68fb      	ldr	r3, [r7, #12]
 c006220:	2201      	movs	r2, #1
 c006222:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 c006226:	68fb      	ldr	r3, [r7, #12]
 c006228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c00622a:	2b00      	cmp	r3, #0
 c00622c:	d003      	beq.n	c006236 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 c00622e:	68f8      	ldr	r0, [r7, #12]
 c006230:	f7ff ff0e 	bl	c006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 c006234:	e002      	b.n	c00623c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 c006236:	68f8      	ldr	r0, [r7, #12]
 c006238:	f7fa fe1a 	bl	c000e70 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c00623c:	3710      	adds	r7, #16
 c00623e:	46bd      	mov	sp, r7
 c006240:	bd80      	pop	{r7, pc}

0c006242 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 c006242:	b580      	push	{r7, lr}
 c006244:	b084      	sub	sp, #16
 c006246:	af00      	add	r7, sp, #0
 c006248:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c00624a:	687b      	ldr	r3, [r7, #4]
 c00624c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00624e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 c006250:	68f8      	ldr	r0, [r7, #12]
 c006252:	f7ff fedf 	bl	c006014 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c006256:	bf00      	nop
 c006258:	3710      	adds	r7, #16
 c00625a:	46bd      	mov	sp, r7
 c00625c:	bd80      	pop	{r7, pc}

0c00625e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 c00625e:	b580      	push	{r7, lr}
 c006260:	b084      	sub	sp, #16
 c006262:	af00      	add	r7, sp, #0
 c006264:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c006266:	687b      	ldr	r3, [r7, #4]
 c006268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00626a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 c00626c:	68f8      	ldr	r0, [r7, #12]
 c00626e:	f7ff fedb 	bl	c006028 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c006272:	bf00      	nop
 c006274:	3710      	adds	r7, #16
 c006276:	46bd      	mov	sp, r7
 c006278:	bd80      	pop	{r7, pc}

0c00627a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 c00627a:	b580      	push	{r7, lr}
 c00627c:	b084      	sub	sp, #16
 c00627e:	af00      	add	r7, sp, #0
 c006280:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c006282:	687b      	ldr	r3, [r7, #4]
 c006284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006286:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 c006288:	68f8      	ldr	r0, [r7, #12]
 c00628a:	f7ff fed7 	bl	c00603c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c00628e:	bf00      	nop
 c006290:	3710      	adds	r7, #16
 c006292:	46bd      	mov	sp, r7
 c006294:	bd80      	pop	{r7, pc}

0c006296 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 c006296:	b580      	push	{r7, lr}
 c006298:	b084      	sub	sp, #16
 c00629a:	af00      	add	r7, sp, #0
 c00629c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 c00629e:	687b      	ldr	r3, [r7, #4]
 c0062a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0062a2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 c0062a4:	68fb      	ldr	r3, [r7, #12]
 c0062a6:	681b      	ldr	r3, [r3, #0]
 c0062a8:	685a      	ldr	r2, [r3, #4]
 c0062aa:	68fb      	ldr	r3, [r7, #12]
 c0062ac:	681b      	ldr	r3, [r3, #0]
 c0062ae:	f022 0203 	bic.w	r2, r2, #3
 c0062b2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 c0062b4:	68fb      	ldr	r3, [r7, #12]
 c0062b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0062b8:	f043 0210 	orr.w	r2, r3, #16
 c0062bc:	68fb      	ldr	r3, [r7, #12]
 c0062be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 c0062c0:	68fb      	ldr	r3, [r7, #12]
 c0062c2:	2201      	movs	r2, #1
 c0062c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 c0062c8:	68f8      	ldr	r0, [r7, #12]
 c0062ca:	f7ff fec1 	bl	c006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 c0062ce:	bf00      	nop
 c0062d0:	3710      	adds	r7, #16
 c0062d2:	46bd      	mov	sp, r7
 c0062d4:	bd80      	pop	{r7, pc}
	...

0c0062d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 c0062d8:	b580      	push	{r7, lr}
 c0062da:	b088      	sub	sp, #32
 c0062dc:	af00      	add	r7, sp, #0
 c0062de:	60f8      	str	r0, [r7, #12]
 c0062e0:	60b9      	str	r1, [r7, #8]
 c0062e2:	603b      	str	r3, [r7, #0]
 c0062e4:	4613      	mov	r3, r2
 c0062e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 c0062e8:	f7fc f92a 	bl	c002540 <HAL_GetTick>
 c0062ec:	4602      	mov	r2, r0
 c0062ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0062f0:	1a9b      	subs	r3, r3, r2
 c0062f2:	683a      	ldr	r2, [r7, #0]
 c0062f4:	4413      	add	r3, r2
 c0062f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 c0062f8:	f7fc f922 	bl	c002540 <HAL_GetTick>
 c0062fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 c0062fe:	4b39      	ldr	r3, [pc, #228]	; (c0063e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 c006300:	681b      	ldr	r3, [r3, #0]
 c006302:	015b      	lsls	r3, r3, #5
 c006304:	0d1b      	lsrs	r3, r3, #20
 c006306:	69fa      	ldr	r2, [r7, #28]
 c006308:	fb02 f303 	mul.w	r3, r2, r3
 c00630c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 c00630e:	e054      	b.n	c0063ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 c006310:	683b      	ldr	r3, [r7, #0]
 c006312:	f1b3 3fff 	cmp.w	r3, #4294967295
 c006316:	d050      	beq.n	c0063ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 c006318:	f7fc f912 	bl	c002540 <HAL_GetTick>
 c00631c:	4602      	mov	r2, r0
 c00631e:	69bb      	ldr	r3, [r7, #24]
 c006320:	1ad3      	subs	r3, r2, r3
 c006322:	69fa      	ldr	r2, [r7, #28]
 c006324:	429a      	cmp	r2, r3
 c006326:	d902      	bls.n	c00632e <SPI_WaitFlagStateUntilTimeout+0x56>
 c006328:	69fb      	ldr	r3, [r7, #28]
 c00632a:	2b00      	cmp	r3, #0
 c00632c:	d13d      	bne.n	c0063aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 c00632e:	68fb      	ldr	r3, [r7, #12]
 c006330:	681b      	ldr	r3, [r3, #0]
 c006332:	685a      	ldr	r2, [r3, #4]
 c006334:	68fb      	ldr	r3, [r7, #12]
 c006336:	681b      	ldr	r3, [r3, #0]
 c006338:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 c00633c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c00633e:	68fb      	ldr	r3, [r7, #12]
 c006340:	685b      	ldr	r3, [r3, #4]
 c006342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c006346:	d111      	bne.n	c00636c <SPI_WaitFlagStateUntilTimeout+0x94>
 c006348:	68fb      	ldr	r3, [r7, #12]
 c00634a:	689b      	ldr	r3, [r3, #8]
 c00634c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c006350:	d004      	beq.n	c00635c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 c006352:	68fb      	ldr	r3, [r7, #12]
 c006354:	689b      	ldr	r3, [r3, #8]
 c006356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c00635a:	d107      	bne.n	c00636c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 c00635c:	68fb      	ldr	r3, [r7, #12]
 c00635e:	681b      	ldr	r3, [r3, #0]
 c006360:	681a      	ldr	r2, [r3, #0]
 c006362:	68fb      	ldr	r3, [r7, #12]
 c006364:	681b      	ldr	r3, [r3, #0]
 c006366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c00636a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 c00636c:	68fb      	ldr	r3, [r7, #12]
 c00636e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c006374:	d10f      	bne.n	c006396 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 c006376:	68fb      	ldr	r3, [r7, #12]
 c006378:	681b      	ldr	r3, [r3, #0]
 c00637a:	681a      	ldr	r2, [r3, #0]
 c00637c:	68fb      	ldr	r3, [r7, #12]
 c00637e:	681b      	ldr	r3, [r3, #0]
 c006380:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 c006384:	601a      	str	r2, [r3, #0]
 c006386:	68fb      	ldr	r3, [r7, #12]
 c006388:	681b      	ldr	r3, [r3, #0]
 c00638a:	681a      	ldr	r2, [r3, #0]
 c00638c:	68fb      	ldr	r3, [r7, #12]
 c00638e:	681b      	ldr	r3, [r3, #0]
 c006390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 c006394:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 c006396:	68fb      	ldr	r3, [r7, #12]
 c006398:	2201      	movs	r2, #1
 c00639a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 c00639e:	68fb      	ldr	r3, [r7, #12]
 c0063a0:	2200      	movs	r2, #0
 c0063a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 c0063a6:	2303      	movs	r3, #3
 c0063a8:	e017      	b.n	c0063da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 c0063aa:	697b      	ldr	r3, [r7, #20]
 c0063ac:	2b00      	cmp	r3, #0
 c0063ae:	d101      	bne.n	c0063b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 c0063b0:	2300      	movs	r3, #0
 c0063b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 c0063b4:	697b      	ldr	r3, [r7, #20]
 c0063b6:	3b01      	subs	r3, #1
 c0063b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 c0063ba:	68fb      	ldr	r3, [r7, #12]
 c0063bc:	681b      	ldr	r3, [r3, #0]
 c0063be:	689a      	ldr	r2, [r3, #8]
 c0063c0:	68bb      	ldr	r3, [r7, #8]
 c0063c2:	4013      	ands	r3, r2
 c0063c4:	68ba      	ldr	r2, [r7, #8]
 c0063c6:	429a      	cmp	r2, r3
 c0063c8:	bf0c      	ite	eq
 c0063ca:	2301      	moveq	r3, #1
 c0063cc:	2300      	movne	r3, #0
 c0063ce:	b2db      	uxtb	r3, r3
 c0063d0:	461a      	mov	r2, r3
 c0063d2:	79fb      	ldrb	r3, [r7, #7]
 c0063d4:	429a      	cmp	r2, r3
 c0063d6:	d19b      	bne.n	c006310 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 c0063d8:	2300      	movs	r3, #0
}
 c0063da:	4618      	mov	r0, r3
 c0063dc:	3720      	adds	r7, #32
 c0063de:	46bd      	mov	sp, r7
 c0063e0:	bd80      	pop	{r7, pc}
 c0063e2:	bf00      	nop
 c0063e4:	300000f8 	.word	0x300000f8

0c0063e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 c0063e8:	b580      	push	{r7, lr}
 c0063ea:	b08a      	sub	sp, #40	; 0x28
 c0063ec:	af00      	add	r7, sp, #0
 c0063ee:	60f8      	str	r0, [r7, #12]
 c0063f0:	60b9      	str	r1, [r7, #8]
 c0063f2:	607a      	str	r2, [r7, #4]
 c0063f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 c0063f6:	2300      	movs	r3, #0
 c0063f8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 c0063fa:	f7fc f8a1 	bl	c002540 <HAL_GetTick>
 c0063fe:	4602      	mov	r2, r0
 c006400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c006402:	1a9b      	subs	r3, r3, r2
 c006404:	683a      	ldr	r2, [r7, #0]
 c006406:	4413      	add	r3, r2
 c006408:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 c00640a:	f7fc f899 	bl	c002540 <HAL_GetTick>
 c00640e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 c006410:	68fb      	ldr	r3, [r7, #12]
 c006412:	681b      	ldr	r3, [r3, #0]
 c006414:	330c      	adds	r3, #12
 c006416:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 c006418:	4b3d      	ldr	r3, [pc, #244]	; (c006510 <SPI_WaitFifoStateUntilTimeout+0x128>)
 c00641a:	681a      	ldr	r2, [r3, #0]
 c00641c:	4613      	mov	r3, r2
 c00641e:	009b      	lsls	r3, r3, #2
 c006420:	4413      	add	r3, r2
 c006422:	00da      	lsls	r2, r3, #3
 c006424:	1ad3      	subs	r3, r2, r3
 c006426:	0d1b      	lsrs	r3, r3, #20
 c006428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c00642a:	fb02 f303 	mul.w	r3, r2, r3
 c00642e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 c006430:	e060      	b.n	c0064f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 c006432:	68bb      	ldr	r3, [r7, #8]
 c006434:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 c006438:	d107      	bne.n	c00644a <SPI_WaitFifoStateUntilTimeout+0x62>
 c00643a:	687b      	ldr	r3, [r7, #4]
 c00643c:	2b00      	cmp	r3, #0
 c00643e:	d104      	bne.n	c00644a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 c006440:	69fb      	ldr	r3, [r7, #28]
 c006442:	781b      	ldrb	r3, [r3, #0]
 c006444:	b2db      	uxtb	r3, r3
 c006446:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 c006448:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 c00644a:	683b      	ldr	r3, [r7, #0]
 c00644c:	f1b3 3fff 	cmp.w	r3, #4294967295
 c006450:	d050      	beq.n	c0064f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 c006452:	f7fc f875 	bl	c002540 <HAL_GetTick>
 c006456:	4602      	mov	r2, r0
 c006458:	6a3b      	ldr	r3, [r7, #32]
 c00645a:	1ad3      	subs	r3, r2, r3
 c00645c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c00645e:	429a      	cmp	r2, r3
 c006460:	d902      	bls.n	c006468 <SPI_WaitFifoStateUntilTimeout+0x80>
 c006462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006464:	2b00      	cmp	r3, #0
 c006466:	d13d      	bne.n	c0064e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 c006468:	68fb      	ldr	r3, [r7, #12]
 c00646a:	681b      	ldr	r3, [r3, #0]
 c00646c:	685a      	ldr	r2, [r3, #4]
 c00646e:	68fb      	ldr	r3, [r7, #12]
 c006470:	681b      	ldr	r3, [r3, #0]
 c006472:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 c006476:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c006478:	68fb      	ldr	r3, [r7, #12]
 c00647a:	685b      	ldr	r3, [r3, #4]
 c00647c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c006480:	d111      	bne.n	c0064a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 c006482:	68fb      	ldr	r3, [r7, #12]
 c006484:	689b      	ldr	r3, [r3, #8]
 c006486:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c00648a:	d004      	beq.n	c006496 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 c00648c:	68fb      	ldr	r3, [r7, #12]
 c00648e:	689b      	ldr	r3, [r3, #8]
 c006490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c006494:	d107      	bne.n	c0064a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 c006496:	68fb      	ldr	r3, [r7, #12]
 c006498:	681b      	ldr	r3, [r3, #0]
 c00649a:	681a      	ldr	r2, [r3, #0]
 c00649c:	68fb      	ldr	r3, [r7, #12]
 c00649e:	681b      	ldr	r3, [r3, #0]
 c0064a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c0064a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 c0064a6:	68fb      	ldr	r3, [r7, #12]
 c0064a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0064aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c0064ae:	d10f      	bne.n	c0064d0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 c0064b0:	68fb      	ldr	r3, [r7, #12]
 c0064b2:	681b      	ldr	r3, [r3, #0]
 c0064b4:	681a      	ldr	r2, [r3, #0]
 c0064b6:	68fb      	ldr	r3, [r7, #12]
 c0064b8:	681b      	ldr	r3, [r3, #0]
 c0064ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 c0064be:	601a      	str	r2, [r3, #0]
 c0064c0:	68fb      	ldr	r3, [r7, #12]
 c0064c2:	681b      	ldr	r3, [r3, #0]
 c0064c4:	681a      	ldr	r2, [r3, #0]
 c0064c6:	68fb      	ldr	r3, [r7, #12]
 c0064c8:	681b      	ldr	r3, [r3, #0]
 c0064ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 c0064ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 c0064d0:	68fb      	ldr	r3, [r7, #12]
 c0064d2:	2201      	movs	r2, #1
 c0064d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 c0064d8:	68fb      	ldr	r3, [r7, #12]
 c0064da:	2200      	movs	r2, #0
 c0064dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 c0064e0:	2303      	movs	r3, #3
 c0064e2:	e010      	b.n	c006506 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 c0064e4:	69bb      	ldr	r3, [r7, #24]
 c0064e6:	2b00      	cmp	r3, #0
 c0064e8:	d101      	bne.n	c0064ee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 c0064ea:	2300      	movs	r3, #0
 c0064ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 c0064ee:	69bb      	ldr	r3, [r7, #24]
 c0064f0:	3b01      	subs	r3, #1
 c0064f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 c0064f4:	68fb      	ldr	r3, [r7, #12]
 c0064f6:	681b      	ldr	r3, [r3, #0]
 c0064f8:	689a      	ldr	r2, [r3, #8]
 c0064fa:	68bb      	ldr	r3, [r7, #8]
 c0064fc:	4013      	ands	r3, r2
 c0064fe:	687a      	ldr	r2, [r7, #4]
 c006500:	429a      	cmp	r2, r3
 c006502:	d196      	bne.n	c006432 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 c006504:	2300      	movs	r3, #0
}
 c006506:	4618      	mov	r0, r3
 c006508:	3728      	adds	r7, #40	; 0x28
 c00650a:	46bd      	mov	sp, r7
 c00650c:	bd80      	pop	{r7, pc}
 c00650e:	bf00      	nop
 c006510:	300000f8 	.word	0x300000f8

0c006514 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 c006514:	b580      	push	{r7, lr}
 c006516:	b086      	sub	sp, #24
 c006518:	af02      	add	r7, sp, #8
 c00651a:	60f8      	str	r0, [r7, #12]
 c00651c:	60b9      	str	r1, [r7, #8]
 c00651e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c006520:	68fb      	ldr	r3, [r7, #12]
 c006522:	685b      	ldr	r3, [r3, #4]
 c006524:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c006528:	d111      	bne.n	c00654e <SPI_EndRxTransaction+0x3a>
 c00652a:	68fb      	ldr	r3, [r7, #12]
 c00652c:	689b      	ldr	r3, [r3, #8]
 c00652e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c006532:	d004      	beq.n	c00653e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 c006534:	68fb      	ldr	r3, [r7, #12]
 c006536:	689b      	ldr	r3, [r3, #8]
 c006538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c00653c:	d107      	bne.n	c00654e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 c00653e:	68fb      	ldr	r3, [r7, #12]
 c006540:	681b      	ldr	r3, [r3, #0]
 c006542:	681a      	ldr	r2, [r3, #0]
 c006544:	68fb      	ldr	r3, [r7, #12]
 c006546:	681b      	ldr	r3, [r3, #0]
 c006548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c00654c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 c00654e:	687b      	ldr	r3, [r7, #4]
 c006550:	9300      	str	r3, [sp, #0]
 c006552:	68bb      	ldr	r3, [r7, #8]
 c006554:	2200      	movs	r2, #0
 c006556:	2180      	movs	r1, #128	; 0x80
 c006558:	68f8      	ldr	r0, [r7, #12]
 c00655a:	f7ff febd 	bl	c0062d8 <SPI_WaitFlagStateUntilTimeout>
 c00655e:	4603      	mov	r3, r0
 c006560:	2b00      	cmp	r3, #0
 c006562:	d007      	beq.n	c006574 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c006564:	68fb      	ldr	r3, [r7, #12]
 c006566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c006568:	f043 0220 	orr.w	r2, r3, #32
 c00656c:	68fb      	ldr	r3, [r7, #12]
 c00656e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 c006570:	2303      	movs	r3, #3
 c006572:	e023      	b.n	c0065bc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 c006574:	68fb      	ldr	r3, [r7, #12]
 c006576:	685b      	ldr	r3, [r3, #4]
 c006578:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 c00657c:	d11d      	bne.n	c0065ba <SPI_EndRxTransaction+0xa6>
 c00657e:	68fb      	ldr	r3, [r7, #12]
 c006580:	689b      	ldr	r3, [r3, #8]
 c006582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c006586:	d004      	beq.n	c006592 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 c006588:	68fb      	ldr	r3, [r7, #12]
 c00658a:	689b      	ldr	r3, [r3, #8]
 c00658c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c006590:	d113      	bne.n	c0065ba <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 c006592:	687b      	ldr	r3, [r7, #4]
 c006594:	9300      	str	r3, [sp, #0]
 c006596:	68bb      	ldr	r3, [r7, #8]
 c006598:	2200      	movs	r2, #0
 c00659a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 c00659e:	68f8      	ldr	r0, [r7, #12]
 c0065a0:	f7ff ff22 	bl	c0063e8 <SPI_WaitFifoStateUntilTimeout>
 c0065a4:	4603      	mov	r3, r0
 c0065a6:	2b00      	cmp	r3, #0
 c0065a8:	d007      	beq.n	c0065ba <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c0065aa:	68fb      	ldr	r3, [r7, #12]
 c0065ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0065ae:	f043 0220 	orr.w	r2, r3, #32
 c0065b2:	68fb      	ldr	r3, [r7, #12]
 c0065b4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 c0065b6:	2303      	movs	r3, #3
 c0065b8:	e000      	b.n	c0065bc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 c0065ba:	2300      	movs	r3, #0
}
 c0065bc:	4618      	mov	r0, r3
 c0065be:	3710      	adds	r7, #16
 c0065c0:	46bd      	mov	sp, r7
 c0065c2:	bd80      	pop	{r7, pc}

0c0065c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 c0065c4:	b580      	push	{r7, lr}
 c0065c6:	b086      	sub	sp, #24
 c0065c8:	af02      	add	r7, sp, #8
 c0065ca:	60f8      	str	r0, [r7, #12]
 c0065cc:	60b9      	str	r1, [r7, #8]
 c0065ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 c0065d0:	687b      	ldr	r3, [r7, #4]
 c0065d2:	9300      	str	r3, [sp, #0]
 c0065d4:	68bb      	ldr	r3, [r7, #8]
 c0065d6:	2200      	movs	r2, #0
 c0065d8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 c0065dc:	68f8      	ldr	r0, [r7, #12]
 c0065de:	f7ff ff03 	bl	c0063e8 <SPI_WaitFifoStateUntilTimeout>
 c0065e2:	4603      	mov	r3, r0
 c0065e4:	2b00      	cmp	r3, #0
 c0065e6:	d007      	beq.n	c0065f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c0065e8:	68fb      	ldr	r3, [r7, #12]
 c0065ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0065ec:	f043 0220 	orr.w	r2, r3, #32
 c0065f0:	68fb      	ldr	r3, [r7, #12]
 c0065f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 c0065f4:	2303      	movs	r3, #3
 c0065f6:	e027      	b.n	c006648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 c0065f8:	687b      	ldr	r3, [r7, #4]
 c0065fa:	9300      	str	r3, [sp, #0]
 c0065fc:	68bb      	ldr	r3, [r7, #8]
 c0065fe:	2200      	movs	r2, #0
 c006600:	2180      	movs	r1, #128	; 0x80
 c006602:	68f8      	ldr	r0, [r7, #12]
 c006604:	f7ff fe68 	bl	c0062d8 <SPI_WaitFlagStateUntilTimeout>
 c006608:	4603      	mov	r3, r0
 c00660a:	2b00      	cmp	r3, #0
 c00660c:	d007      	beq.n	c00661e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c00660e:	68fb      	ldr	r3, [r7, #12]
 c006610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c006612:	f043 0220 	orr.w	r2, r3, #32
 c006616:	68fb      	ldr	r3, [r7, #12]
 c006618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 c00661a:	2303      	movs	r3, #3
 c00661c:	e014      	b.n	c006648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 c00661e:	687b      	ldr	r3, [r7, #4]
 c006620:	9300      	str	r3, [sp, #0]
 c006622:	68bb      	ldr	r3, [r7, #8]
 c006624:	2200      	movs	r2, #0
 c006626:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 c00662a:	68f8      	ldr	r0, [r7, #12]
 c00662c:	f7ff fedc 	bl	c0063e8 <SPI_WaitFifoStateUntilTimeout>
 c006630:	4603      	mov	r3, r0
 c006632:	2b00      	cmp	r3, #0
 c006634:	d007      	beq.n	c006646 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 c006636:	68fb      	ldr	r3, [r7, #12]
 c006638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c00663a:	f043 0220 	orr.w	r2, r3, #32
 c00663e:	68fb      	ldr	r3, [r7, #12]
 c006640:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 c006642:	2303      	movs	r3, #3
 c006644:	e000      	b.n	c006648 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 c006646:	2300      	movs	r3, #0
}
 c006648:	4618      	mov	r0, r3
 c00664a:	3710      	adds	r7, #16
 c00664c:	46bd      	mov	sp, r7
 c00664e:	bd80      	pop	{r7, pc}

0c006650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 c006650:	b580      	push	{r7, lr}
 c006652:	b082      	sub	sp, #8
 c006654:	af00      	add	r7, sp, #0
 c006656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 c006658:	687b      	ldr	r3, [r7, #4]
 c00665a:	2b00      	cmp	r3, #0
 c00665c:	d101      	bne.n	c006662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 c00665e:	2301      	movs	r3, #1
 c006660:	e042      	b.n	c0066e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 c006662:	687b      	ldr	r3, [r7, #4]
 c006664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006668:	2b00      	cmp	r3, #0
 c00666a:	d106      	bne.n	c00667a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 c00666c:	687b      	ldr	r3, [r7, #4]
 c00666e:	2200      	movs	r2, #0
 c006670:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 c006674:	6878      	ldr	r0, [r7, #4]
 c006676:	f7fb fbef 	bl	c001e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 c00667a:	687b      	ldr	r3, [r7, #4]
 c00667c:	2224      	movs	r2, #36	; 0x24
 c00667e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 c006682:	687b      	ldr	r3, [r7, #4]
 c006684:	681b      	ldr	r3, [r3, #0]
 c006686:	681a      	ldr	r2, [r3, #0]
 c006688:	687b      	ldr	r3, [r7, #4]
 c00668a:	681b      	ldr	r3, [r3, #0]
 c00668c:	f022 0201 	bic.w	r2, r2, #1
 c006690:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 c006692:	6878      	ldr	r0, [r7, #4]
 c006694:	f000 f8ba 	bl	c00680c <UART_SetConfig>
 c006698:	4603      	mov	r3, r0
 c00669a:	2b01      	cmp	r3, #1
 c00669c:	d101      	bne.n	c0066a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 c00669e:	2301      	movs	r3, #1
 c0066a0:	e022      	b.n	c0066e8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c0066a2:	687b      	ldr	r3, [r7, #4]
 c0066a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0066a6:	2b00      	cmp	r3, #0
 c0066a8:	d002      	beq.n	c0066b0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 c0066aa:	6878      	ldr	r0, [r7, #4]
 c0066ac:	f000 fbac 	bl	c006e08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c0066b0:	687b      	ldr	r3, [r7, #4]
 c0066b2:	681b      	ldr	r3, [r3, #0]
 c0066b4:	685a      	ldr	r2, [r3, #4]
 c0066b6:	687b      	ldr	r3, [r7, #4]
 c0066b8:	681b      	ldr	r3, [r3, #0]
 c0066ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 c0066be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c0066c0:	687b      	ldr	r3, [r7, #4]
 c0066c2:	681b      	ldr	r3, [r3, #0]
 c0066c4:	689a      	ldr	r2, [r3, #8]
 c0066c6:	687b      	ldr	r3, [r7, #4]
 c0066c8:	681b      	ldr	r3, [r3, #0]
 c0066ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 c0066ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 c0066d0:	687b      	ldr	r3, [r7, #4]
 c0066d2:	681b      	ldr	r3, [r3, #0]
 c0066d4:	681a      	ldr	r2, [r3, #0]
 c0066d6:	687b      	ldr	r3, [r7, #4]
 c0066d8:	681b      	ldr	r3, [r3, #0]
 c0066da:	f042 0201 	orr.w	r2, r2, #1
 c0066de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 c0066e0:	6878      	ldr	r0, [r7, #4]
 c0066e2:	f000 fc33 	bl	c006f4c <UART_CheckIdleState>
 c0066e6:	4603      	mov	r3, r0
}
 c0066e8:	4618      	mov	r0, r3
 c0066ea:	3708      	adds	r7, #8
 c0066ec:	46bd      	mov	sp, r7
 c0066ee:	bd80      	pop	{r7, pc}

0c0066f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c0066f0:	b580      	push	{r7, lr}
 c0066f2:	b08a      	sub	sp, #40	; 0x28
 c0066f4:	af02      	add	r7, sp, #8
 c0066f6:	60f8      	str	r0, [r7, #12]
 c0066f8:	60b9      	str	r1, [r7, #8]
 c0066fa:	603b      	str	r3, [r7, #0]
 c0066fc:	4613      	mov	r3, r2
 c0066fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 c006700:	68fb      	ldr	r3, [r7, #12]
 c006702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006706:	2b20      	cmp	r3, #32
 c006708:	d17b      	bne.n	c006802 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 c00670a:	68bb      	ldr	r3, [r7, #8]
 c00670c:	2b00      	cmp	r3, #0
 c00670e:	d002      	beq.n	c006716 <HAL_UART_Transmit+0x26>
 c006710:	88fb      	ldrh	r3, [r7, #6]
 c006712:	2b00      	cmp	r3, #0
 c006714:	d101      	bne.n	c00671a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 c006716:	2301      	movs	r3, #1
 c006718:	e074      	b.n	c006804 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00671a:	68fb      	ldr	r3, [r7, #12]
 c00671c:	2200      	movs	r2, #0
 c00671e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006722:	68fb      	ldr	r3, [r7, #12]
 c006724:	2221      	movs	r2, #33	; 0x21
 c006726:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c00672a:	f7fb ff09 	bl	c002540 <HAL_GetTick>
 c00672e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 c006730:	68fb      	ldr	r3, [r7, #12]
 c006732:	88fa      	ldrh	r2, [r7, #6]
 c006734:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 c006738:	68fb      	ldr	r3, [r7, #12]
 c00673a:	88fa      	ldrh	r2, [r7, #6]
 c00673c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006740:	68fb      	ldr	r3, [r7, #12]
 c006742:	689b      	ldr	r3, [r3, #8]
 c006744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c006748:	d108      	bne.n	c00675c <HAL_UART_Transmit+0x6c>
 c00674a:	68fb      	ldr	r3, [r7, #12]
 c00674c:	691b      	ldr	r3, [r3, #16]
 c00674e:	2b00      	cmp	r3, #0
 c006750:	d104      	bne.n	c00675c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 c006752:	2300      	movs	r3, #0
 c006754:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 c006756:	68bb      	ldr	r3, [r7, #8]
 c006758:	61bb      	str	r3, [r7, #24]
 c00675a:	e003      	b.n	c006764 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 c00675c:	68bb      	ldr	r3, [r7, #8]
 c00675e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 c006760:	2300      	movs	r3, #0
 c006762:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 c006764:	e030      	b.n	c0067c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c006766:	683b      	ldr	r3, [r7, #0]
 c006768:	9300      	str	r3, [sp, #0]
 c00676a:	697b      	ldr	r3, [r7, #20]
 c00676c:	2200      	movs	r2, #0
 c00676e:	2180      	movs	r1, #128	; 0x80
 c006770:	68f8      	ldr	r0, [r7, #12]
 c006772:	f000 fc95 	bl	c0070a0 <UART_WaitOnFlagUntilTimeout>
 c006776:	4603      	mov	r3, r0
 c006778:	2b00      	cmp	r3, #0
 c00677a:	d005      	beq.n	c006788 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 c00677c:	68fb      	ldr	r3, [r7, #12]
 c00677e:	2220      	movs	r2, #32
 c006780:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 c006784:	2303      	movs	r3, #3
 c006786:	e03d      	b.n	c006804 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 c006788:	69fb      	ldr	r3, [r7, #28]
 c00678a:	2b00      	cmp	r3, #0
 c00678c:	d10b      	bne.n	c0067a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c00678e:	69bb      	ldr	r3, [r7, #24]
 c006790:	881b      	ldrh	r3, [r3, #0]
 c006792:	461a      	mov	r2, r3
 c006794:	68fb      	ldr	r3, [r7, #12]
 c006796:	681b      	ldr	r3, [r3, #0]
 c006798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 c00679c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 c00679e:	69bb      	ldr	r3, [r7, #24]
 c0067a0:	3302      	adds	r3, #2
 c0067a2:	61bb      	str	r3, [r7, #24]
 c0067a4:	e007      	b.n	c0067b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c0067a6:	69fb      	ldr	r3, [r7, #28]
 c0067a8:	781a      	ldrb	r2, [r3, #0]
 c0067aa:	68fb      	ldr	r3, [r7, #12]
 c0067ac:	681b      	ldr	r3, [r3, #0]
 c0067ae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 c0067b0:	69fb      	ldr	r3, [r7, #28]
 c0067b2:	3301      	adds	r3, #1
 c0067b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 c0067b6:	68fb      	ldr	r3, [r7, #12]
 c0067b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c0067bc:	b29b      	uxth	r3, r3
 c0067be:	3b01      	subs	r3, #1
 c0067c0:	b29a      	uxth	r2, r3
 c0067c2:	68fb      	ldr	r3, [r7, #12]
 c0067c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 c0067c8:	68fb      	ldr	r3, [r7, #12]
 c0067ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c0067ce:	b29b      	uxth	r3, r3
 c0067d0:	2b00      	cmp	r3, #0
 c0067d2:	d1c8      	bne.n	c006766 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c0067d4:	683b      	ldr	r3, [r7, #0]
 c0067d6:	9300      	str	r3, [sp, #0]
 c0067d8:	697b      	ldr	r3, [r7, #20]
 c0067da:	2200      	movs	r2, #0
 c0067dc:	2140      	movs	r1, #64	; 0x40
 c0067de:	68f8      	ldr	r0, [r7, #12]
 c0067e0:	f000 fc5e 	bl	c0070a0 <UART_WaitOnFlagUntilTimeout>
 c0067e4:	4603      	mov	r3, r0
 c0067e6:	2b00      	cmp	r3, #0
 c0067e8:	d005      	beq.n	c0067f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 c0067ea:	68fb      	ldr	r3, [r7, #12]
 c0067ec:	2220      	movs	r2, #32
 c0067ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 c0067f2:	2303      	movs	r3, #3
 c0067f4:	e006      	b.n	c006804 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 c0067f6:	68fb      	ldr	r3, [r7, #12]
 c0067f8:	2220      	movs	r2, #32
 c0067fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 c0067fe:	2300      	movs	r3, #0
 c006800:	e000      	b.n	c006804 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 c006802:	2302      	movs	r3, #2
  }
}
 c006804:	4618      	mov	r0, r3
 c006806:	3720      	adds	r7, #32
 c006808:	46bd      	mov	sp, r7
 c00680a:	bd80      	pop	{r7, pc}

0c00680c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 c00680c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c006810:	b08c      	sub	sp, #48	; 0x30
 c006812:	af00      	add	r7, sp, #0
 c006814:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 c006816:	2300      	movs	r3, #0
 c006818:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c00681c:	697b      	ldr	r3, [r7, #20]
 c00681e:	689a      	ldr	r2, [r3, #8]
 c006820:	697b      	ldr	r3, [r7, #20]
 c006822:	691b      	ldr	r3, [r3, #16]
 c006824:	431a      	orrs	r2, r3
 c006826:	697b      	ldr	r3, [r7, #20]
 c006828:	695b      	ldr	r3, [r3, #20]
 c00682a:	431a      	orrs	r2, r3
 c00682c:	697b      	ldr	r3, [r7, #20]
 c00682e:	69db      	ldr	r3, [r3, #28]
 c006830:	4313      	orrs	r3, r2
 c006832:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c006834:	697b      	ldr	r3, [r7, #20]
 c006836:	681b      	ldr	r3, [r3, #0]
 c006838:	681a      	ldr	r2, [r3, #0]
 c00683a:	4baa      	ldr	r3, [pc, #680]	; (c006ae4 <UART_SetConfig+0x2d8>)
 c00683c:	4013      	ands	r3, r2
 c00683e:	697a      	ldr	r2, [r7, #20]
 c006840:	6812      	ldr	r2, [r2, #0]
 c006842:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c006844:	430b      	orrs	r3, r1
 c006846:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c006848:	697b      	ldr	r3, [r7, #20]
 c00684a:	681b      	ldr	r3, [r3, #0]
 c00684c:	685b      	ldr	r3, [r3, #4]
 c00684e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 c006852:	697b      	ldr	r3, [r7, #20]
 c006854:	68da      	ldr	r2, [r3, #12]
 c006856:	697b      	ldr	r3, [r7, #20]
 c006858:	681b      	ldr	r3, [r3, #0]
 c00685a:	430a      	orrs	r2, r1
 c00685c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c00685e:	697b      	ldr	r3, [r7, #20]
 c006860:	699b      	ldr	r3, [r3, #24]
 c006862:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c006864:	697b      	ldr	r3, [r7, #20]
 c006866:	681b      	ldr	r3, [r3, #0]
 c006868:	4a9f      	ldr	r2, [pc, #636]	; (c006ae8 <UART_SetConfig+0x2dc>)
 c00686a:	4293      	cmp	r3, r2
 c00686c:	d004      	beq.n	c006878 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 c00686e:	697b      	ldr	r3, [r7, #20]
 c006870:	6a1b      	ldr	r3, [r3, #32]
 c006872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c006874:	4313      	orrs	r3, r2
 c006876:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c006878:	697b      	ldr	r3, [r7, #20]
 c00687a:	681b      	ldr	r3, [r3, #0]
 c00687c:	689b      	ldr	r3, [r3, #8]
 c00687e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 c006882:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 c006886:	697a      	ldr	r2, [r7, #20]
 c006888:	6812      	ldr	r2, [r2, #0]
 c00688a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c00688c:	430b      	orrs	r3, r1
 c00688e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c006890:	697b      	ldr	r3, [r7, #20]
 c006892:	681b      	ldr	r3, [r3, #0]
 c006894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006896:	f023 010f 	bic.w	r1, r3, #15
 c00689a:	697b      	ldr	r3, [r7, #20]
 c00689c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c00689e:	697b      	ldr	r3, [r7, #20]
 c0068a0:	681b      	ldr	r3, [r3, #0]
 c0068a2:	430a      	orrs	r2, r1
 c0068a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0068a6:	697b      	ldr	r3, [r7, #20]
 c0068a8:	681b      	ldr	r3, [r3, #0]
 c0068aa:	4a90      	ldr	r2, [pc, #576]	; (c006aec <UART_SetConfig+0x2e0>)
 c0068ac:	4293      	cmp	r3, r2
 c0068ae:	d125      	bne.n	c0068fc <UART_SetConfig+0xf0>
 c0068b0:	4b8f      	ldr	r3, [pc, #572]	; (c006af0 <UART_SetConfig+0x2e4>)
 c0068b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0068b6:	f003 0303 	and.w	r3, r3, #3
 c0068ba:	2b03      	cmp	r3, #3
 c0068bc:	d81a      	bhi.n	c0068f4 <UART_SetConfig+0xe8>
 c0068be:	a201      	add	r2, pc, #4	; (adr r2, c0068c4 <UART_SetConfig+0xb8>)
 c0068c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0068c4:	0c0068d5 	.word	0x0c0068d5
 c0068c8:	0c0068e5 	.word	0x0c0068e5
 c0068cc:	0c0068dd 	.word	0x0c0068dd
 c0068d0:	0c0068ed 	.word	0x0c0068ed
 c0068d4:	2301      	movs	r3, #1
 c0068d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0068da:	e114      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0068dc:	2302      	movs	r3, #2
 c0068de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0068e2:	e110      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0068e4:	2304      	movs	r3, #4
 c0068e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0068ea:	e10c      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0068ec:	2308      	movs	r3, #8
 c0068ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0068f2:	e108      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0068f4:	2310      	movs	r3, #16
 c0068f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0068fa:	e104      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0068fc:	697b      	ldr	r3, [r7, #20]
 c0068fe:	681b      	ldr	r3, [r3, #0]
 c006900:	4a7c      	ldr	r2, [pc, #496]	; (c006af4 <UART_SetConfig+0x2e8>)
 c006902:	4293      	cmp	r3, r2
 c006904:	d138      	bne.n	c006978 <UART_SetConfig+0x16c>
 c006906:	4b7a      	ldr	r3, [pc, #488]	; (c006af0 <UART_SetConfig+0x2e4>)
 c006908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00690c:	f003 030c 	and.w	r3, r3, #12
 c006910:	2b0c      	cmp	r3, #12
 c006912:	d82d      	bhi.n	c006970 <UART_SetConfig+0x164>
 c006914:	a201      	add	r2, pc, #4	; (adr r2, c00691c <UART_SetConfig+0x110>)
 c006916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c00691a:	bf00      	nop
 c00691c:	0c006951 	.word	0x0c006951
 c006920:	0c006971 	.word	0x0c006971
 c006924:	0c006971 	.word	0x0c006971
 c006928:	0c006971 	.word	0x0c006971
 c00692c:	0c006961 	.word	0x0c006961
 c006930:	0c006971 	.word	0x0c006971
 c006934:	0c006971 	.word	0x0c006971
 c006938:	0c006971 	.word	0x0c006971
 c00693c:	0c006959 	.word	0x0c006959
 c006940:	0c006971 	.word	0x0c006971
 c006944:	0c006971 	.word	0x0c006971
 c006948:	0c006971 	.word	0x0c006971
 c00694c:	0c006969 	.word	0x0c006969
 c006950:	2300      	movs	r3, #0
 c006952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006956:	e0d6      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006958:	2302      	movs	r3, #2
 c00695a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c00695e:	e0d2      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006960:	2304      	movs	r3, #4
 c006962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006966:	e0ce      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006968:	2308      	movs	r3, #8
 c00696a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c00696e:	e0ca      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006970:	2310      	movs	r3, #16
 c006972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006976:	e0c6      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006978:	697b      	ldr	r3, [r7, #20]
 c00697a:	681b      	ldr	r3, [r3, #0]
 c00697c:	4a5e      	ldr	r2, [pc, #376]	; (c006af8 <UART_SetConfig+0x2ec>)
 c00697e:	4293      	cmp	r3, r2
 c006980:	d125      	bne.n	c0069ce <UART_SetConfig+0x1c2>
 c006982:	4b5b      	ldr	r3, [pc, #364]	; (c006af0 <UART_SetConfig+0x2e4>)
 c006984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006988:	f003 0330 	and.w	r3, r3, #48	; 0x30
 c00698c:	2b30      	cmp	r3, #48	; 0x30
 c00698e:	d016      	beq.n	c0069be <UART_SetConfig+0x1b2>
 c006990:	2b30      	cmp	r3, #48	; 0x30
 c006992:	d818      	bhi.n	c0069c6 <UART_SetConfig+0x1ba>
 c006994:	2b20      	cmp	r3, #32
 c006996:	d00a      	beq.n	c0069ae <UART_SetConfig+0x1a2>
 c006998:	2b20      	cmp	r3, #32
 c00699a:	d814      	bhi.n	c0069c6 <UART_SetConfig+0x1ba>
 c00699c:	2b00      	cmp	r3, #0
 c00699e:	d002      	beq.n	c0069a6 <UART_SetConfig+0x19a>
 c0069a0:	2b10      	cmp	r3, #16
 c0069a2:	d008      	beq.n	c0069b6 <UART_SetConfig+0x1aa>
 c0069a4:	e00f      	b.n	c0069c6 <UART_SetConfig+0x1ba>
 c0069a6:	2300      	movs	r3, #0
 c0069a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0069ac:	e0ab      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0069ae:	2302      	movs	r3, #2
 c0069b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0069b4:	e0a7      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0069b6:	2304      	movs	r3, #4
 c0069b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0069bc:	e0a3      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0069be:	2308      	movs	r3, #8
 c0069c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0069c4:	e09f      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0069c6:	2310      	movs	r3, #16
 c0069c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c0069cc:	e09b      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c0069ce:	697b      	ldr	r3, [r7, #20]
 c0069d0:	681b      	ldr	r3, [r3, #0]
 c0069d2:	4a4a      	ldr	r2, [pc, #296]	; (c006afc <UART_SetConfig+0x2f0>)
 c0069d4:	4293      	cmp	r3, r2
 c0069d6:	d125      	bne.n	c006a24 <UART_SetConfig+0x218>
 c0069d8:	4b45      	ldr	r3, [pc, #276]	; (c006af0 <UART_SetConfig+0x2e4>)
 c0069da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0069de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 c0069e2:	2bc0      	cmp	r3, #192	; 0xc0
 c0069e4:	d016      	beq.n	c006a14 <UART_SetConfig+0x208>
 c0069e6:	2bc0      	cmp	r3, #192	; 0xc0
 c0069e8:	d818      	bhi.n	c006a1c <UART_SetConfig+0x210>
 c0069ea:	2b80      	cmp	r3, #128	; 0x80
 c0069ec:	d00a      	beq.n	c006a04 <UART_SetConfig+0x1f8>
 c0069ee:	2b80      	cmp	r3, #128	; 0x80
 c0069f0:	d814      	bhi.n	c006a1c <UART_SetConfig+0x210>
 c0069f2:	2b00      	cmp	r3, #0
 c0069f4:	d002      	beq.n	c0069fc <UART_SetConfig+0x1f0>
 c0069f6:	2b40      	cmp	r3, #64	; 0x40
 c0069f8:	d008      	beq.n	c006a0c <UART_SetConfig+0x200>
 c0069fa:	e00f      	b.n	c006a1c <UART_SetConfig+0x210>
 c0069fc:	2300      	movs	r3, #0
 c0069fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a02:	e080      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a04:	2302      	movs	r3, #2
 c006a06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a0a:	e07c      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a0c:	2304      	movs	r3, #4
 c006a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a12:	e078      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a14:	2308      	movs	r3, #8
 c006a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a1a:	e074      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a1c:	2310      	movs	r3, #16
 c006a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a22:	e070      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a24:	697b      	ldr	r3, [r7, #20]
 c006a26:	681b      	ldr	r3, [r3, #0]
 c006a28:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
 c006a2c:	d12a      	bne.n	c006a84 <UART_SetConfig+0x278>
 c006a2e:	4b30      	ldr	r3, [pc, #192]	; (c006af0 <UART_SetConfig+0x2e4>)
 c006a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006a34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c006a38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006a3c:	d01a      	beq.n	c006a74 <UART_SetConfig+0x268>
 c006a3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006a42:	d81b      	bhi.n	c006a7c <UART_SetConfig+0x270>
 c006a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006a48:	d00c      	beq.n	c006a64 <UART_SetConfig+0x258>
 c006a4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006a4e:	d815      	bhi.n	c006a7c <UART_SetConfig+0x270>
 c006a50:	2b00      	cmp	r3, #0
 c006a52:	d003      	beq.n	c006a5c <UART_SetConfig+0x250>
 c006a54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c006a58:	d008      	beq.n	c006a6c <UART_SetConfig+0x260>
 c006a5a:	e00f      	b.n	c006a7c <UART_SetConfig+0x270>
 c006a5c:	2300      	movs	r3, #0
 c006a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a62:	e050      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a64:	2302      	movs	r3, #2
 c006a66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a6a:	e04c      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a6c:	2304      	movs	r3, #4
 c006a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a72:	e048      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a74:	2308      	movs	r3, #8
 c006a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a7a:	e044      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a7c:	2310      	movs	r3, #16
 c006a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006a82:	e040      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006a84:	697b      	ldr	r3, [r7, #20]
 c006a86:	681b      	ldr	r3, [r3, #0]
 c006a88:	4a17      	ldr	r2, [pc, #92]	; (c006ae8 <UART_SetConfig+0x2dc>)
 c006a8a:	4293      	cmp	r3, r2
 c006a8c:	d138      	bne.n	c006b00 <UART_SetConfig+0x2f4>
 c006a8e:	4b18      	ldr	r3, [pc, #96]	; (c006af0 <UART_SetConfig+0x2e4>)
 c006a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006a94:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 c006a98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c006a9c:	d01a      	beq.n	c006ad4 <UART_SetConfig+0x2c8>
 c006a9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c006aa2:	d81b      	bhi.n	c006adc <UART_SetConfig+0x2d0>
 c006aa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c006aa8:	d00c      	beq.n	c006ac4 <UART_SetConfig+0x2b8>
 c006aaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c006aae:	d815      	bhi.n	c006adc <UART_SetConfig+0x2d0>
 c006ab0:	2b00      	cmp	r3, #0
 c006ab2:	d003      	beq.n	c006abc <UART_SetConfig+0x2b0>
 c006ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c006ab8:	d008      	beq.n	c006acc <UART_SetConfig+0x2c0>
 c006aba:	e00f      	b.n	c006adc <UART_SetConfig+0x2d0>
 c006abc:	2300      	movs	r3, #0
 c006abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ac2:	e020      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006ac4:	2302      	movs	r3, #2
 c006ac6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006aca:	e01c      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006acc:	2304      	movs	r3, #4
 c006ace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ad2:	e018      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006ad4:	2308      	movs	r3, #8
 c006ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ada:	e014      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006adc:	2310      	movs	r3, #16
 c006ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ae2:	e010      	b.n	c006b06 <UART_SetConfig+0x2fa>
 c006ae4:	cfff69f3 	.word	0xcfff69f3
 c006ae8:	50008000 	.word	0x50008000
 c006aec:	50013800 	.word	0x50013800
 c006af0:	50021000 	.word	0x50021000
 c006af4:	50004400 	.word	0x50004400
 c006af8:	50004800 	.word	0x50004800
 c006afc:	50004c00 	.word	0x50004c00
 c006b00:	2310      	movs	r3, #16
 c006b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 c006b06:	697b      	ldr	r3, [r7, #20]
 c006b08:	681b      	ldr	r3, [r3, #0]
 c006b0a:	4ab0      	ldr	r2, [pc, #704]	; (c006dcc <UART_SetConfig+0x5c0>)
 c006b0c:	4293      	cmp	r3, r2
 c006b0e:	f040 809b 	bne.w	c006c48 <UART_SetConfig+0x43c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 c006b12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c006b16:	2b08      	cmp	r3, #8
 c006b18:	d827      	bhi.n	c006b6a <UART_SetConfig+0x35e>
 c006b1a:	a201      	add	r2, pc, #4	; (adr r2, c006b20 <UART_SetConfig+0x314>)
 c006b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c006b20:	0c006b45 	.word	0x0c006b45
 c006b24:	0c006b4d 	.word	0x0c006b4d
 c006b28:	0c006b55 	.word	0x0c006b55
 c006b2c:	0c006b6b 	.word	0x0c006b6b
 c006b30:	0c006b5b 	.word	0x0c006b5b
 c006b34:	0c006b6b 	.word	0x0c006b6b
 c006b38:	0c006b6b 	.word	0x0c006b6b
 c006b3c:	0c006b6b 	.word	0x0c006b6b
 c006b40:	0c006b63 	.word	0x0c006b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c006b44:	f7fe f80e 	bl	c004b64 <HAL_RCC_GetPCLK1Freq>
 c006b48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006b4a:	e014      	b.n	c006b76 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c006b4c:	f7fe f81e 	bl	c004b8c <HAL_RCC_GetPCLK2Freq>
 c006b50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006b52:	e010      	b.n	c006b76 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c006b54:	4b9e      	ldr	r3, [pc, #632]	; (c006dd0 <UART_SetConfig+0x5c4>)
 c006b56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006b58:	e00d      	b.n	c006b76 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c006b5a:	f7fd ff51 	bl	c004a00 <HAL_RCC_GetSysClockFreq>
 c006b5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006b60:	e009      	b.n	c006b76 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c006b62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c006b66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006b68:	e005      	b.n	c006b76 <UART_SetConfig+0x36a>
      default:
        pclk = 0U;
 c006b6a:	2300      	movs	r3, #0
 c006b6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c006b6e:	2301      	movs	r3, #1
 c006b70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c006b74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 c006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006b78:	2b00      	cmp	r3, #0
 c006b7a:	f000 8130 	beq.w	c006dde <UART_SetConfig+0x5d2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c006b7e:	697b      	ldr	r3, [r7, #20]
 c006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006b82:	4a94      	ldr	r2, [pc, #592]	; (c006dd4 <UART_SetConfig+0x5c8>)
 c006b84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c006b88:	461a      	mov	r2, r3
 c006b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006b8c:	fbb3 f3f2 	udiv	r3, r3, r2
 c006b90:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c006b92:	697b      	ldr	r3, [r7, #20]
 c006b94:	685a      	ldr	r2, [r3, #4]
 c006b96:	4613      	mov	r3, r2
 c006b98:	005b      	lsls	r3, r3, #1
 c006b9a:	4413      	add	r3, r2
 c006b9c:	69ba      	ldr	r2, [r7, #24]
 c006b9e:	429a      	cmp	r2, r3
 c006ba0:	d305      	bcc.n	c006bae <UART_SetConfig+0x3a2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 c006ba2:	697b      	ldr	r3, [r7, #20]
 c006ba4:	685b      	ldr	r3, [r3, #4]
 c006ba6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c006ba8:	69ba      	ldr	r2, [r7, #24]
 c006baa:	429a      	cmp	r2, r3
 c006bac:	d903      	bls.n	c006bb6 <UART_SetConfig+0x3aa>
      {
        ret = HAL_ERROR;
 c006bae:	2301      	movs	r3, #1
 c006bb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c006bb4:	e113      	b.n	c006dde <UART_SetConfig+0x5d2>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c006bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006bb8:	2200      	movs	r2, #0
 c006bba:	60bb      	str	r3, [r7, #8]
 c006bbc:	60fa      	str	r2, [r7, #12]
 c006bbe:	697b      	ldr	r3, [r7, #20]
 c006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006bc2:	4a84      	ldr	r2, [pc, #528]	; (c006dd4 <UART_SetConfig+0x5c8>)
 c006bc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c006bc8:	b29b      	uxth	r3, r3
 c006bca:	2200      	movs	r2, #0
 c006bcc:	603b      	str	r3, [r7, #0]
 c006bce:	607a      	str	r2, [r7, #4]
 c006bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 c006bd4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 c006bd8:	f7f9 fbce 	bl	c000378 <__aeabi_uldivmod>
 c006bdc:	4602      	mov	r2, r0
 c006bde:	460b      	mov	r3, r1
 c006be0:	4610      	mov	r0, r2
 c006be2:	4619      	mov	r1, r3
 c006be4:	f04f 0200 	mov.w	r2, #0
 c006be8:	f04f 0300 	mov.w	r3, #0
 c006bec:	020b      	lsls	r3, r1, #8
 c006bee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 c006bf2:	0202      	lsls	r2, r0, #8
 c006bf4:	6979      	ldr	r1, [r7, #20]
 c006bf6:	6849      	ldr	r1, [r1, #4]
 c006bf8:	0849      	lsrs	r1, r1, #1
 c006bfa:	2000      	movs	r0, #0
 c006bfc:	460c      	mov	r4, r1
 c006bfe:	4605      	mov	r5, r0
 c006c00:	eb12 0804 	adds.w	r8, r2, r4
 c006c04:	eb43 0905 	adc.w	r9, r3, r5
 c006c08:	697b      	ldr	r3, [r7, #20]
 c006c0a:	685b      	ldr	r3, [r3, #4]
 c006c0c:	2200      	movs	r2, #0
 c006c0e:	469a      	mov	sl, r3
 c006c10:	4693      	mov	fp, r2
 c006c12:	4652      	mov	r2, sl
 c006c14:	465b      	mov	r3, fp
 c006c16:	4640      	mov	r0, r8
 c006c18:	4649      	mov	r1, r9
 c006c1a:	f7f9 fbad 	bl	c000378 <__aeabi_uldivmod>
 c006c1e:	4602      	mov	r2, r0
 c006c20:	460b      	mov	r3, r1
 c006c22:	4613      	mov	r3, r2
 c006c24:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c006c26:	6a3b      	ldr	r3, [r7, #32]
 c006c28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006c2c:	d308      	bcc.n	c006c40 <UART_SetConfig+0x434>
 c006c2e:	6a3b      	ldr	r3, [r7, #32]
 c006c30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c006c34:	d204      	bcs.n	c006c40 <UART_SetConfig+0x434>
        {
          huart->Instance->BRR = usartdiv;
 c006c36:	697b      	ldr	r3, [r7, #20]
 c006c38:	681b      	ldr	r3, [r3, #0]
 c006c3a:	6a3a      	ldr	r2, [r7, #32]
 c006c3c:	60da      	str	r2, [r3, #12]
 c006c3e:	e0ce      	b.n	c006dde <UART_SetConfig+0x5d2>
        }
        else
        {
          ret = HAL_ERROR;
 c006c40:	2301      	movs	r3, #1
 c006c42:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c006c46:	e0ca      	b.n	c006dde <UART_SetConfig+0x5d2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c006c48:	697b      	ldr	r3, [r7, #20]
 c006c4a:	69db      	ldr	r3, [r3, #28]
 c006c4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c006c50:	d166      	bne.n	c006d20 <UART_SetConfig+0x514>
  {
    switch (clocksource)
 c006c52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c006c56:	2b08      	cmp	r3, #8
 c006c58:	d827      	bhi.n	c006caa <UART_SetConfig+0x49e>
 c006c5a:	a201      	add	r2, pc, #4	; (adr r2, c006c60 <UART_SetConfig+0x454>)
 c006c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c006c60:	0c006c85 	.word	0x0c006c85
 c006c64:	0c006c8d 	.word	0x0c006c8d
 c006c68:	0c006c95 	.word	0x0c006c95
 c006c6c:	0c006cab 	.word	0x0c006cab
 c006c70:	0c006c9b 	.word	0x0c006c9b
 c006c74:	0c006cab 	.word	0x0c006cab
 c006c78:	0c006cab 	.word	0x0c006cab
 c006c7c:	0c006cab 	.word	0x0c006cab
 c006c80:	0c006ca3 	.word	0x0c006ca3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c006c84:	f7fd ff6e 	bl	c004b64 <HAL_RCC_GetPCLK1Freq>
 c006c88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006c8a:	e014      	b.n	c006cb6 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c006c8c:	f7fd ff7e 	bl	c004b8c <HAL_RCC_GetPCLK2Freq>
 c006c90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006c92:	e010      	b.n	c006cb6 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c006c94:	4b4e      	ldr	r3, [pc, #312]	; (c006dd0 <UART_SetConfig+0x5c4>)
 c006c96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006c98:	e00d      	b.n	c006cb6 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c006c9a:	f7fd feb1 	bl	c004a00 <HAL_RCC_GetSysClockFreq>
 c006c9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006ca0:	e009      	b.n	c006cb6 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c006ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c006ca6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006ca8:	e005      	b.n	c006cb6 <UART_SetConfig+0x4aa>
      default:
        pclk = 0U;
 c006caa:	2300      	movs	r3, #0
 c006cac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c006cae:	2301      	movs	r3, #1
 c006cb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c006cb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 c006cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006cb8:	2b00      	cmp	r3, #0
 c006cba:	f000 8090 	beq.w	c006dde <UART_SetConfig+0x5d2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c006cbe:	697b      	ldr	r3, [r7, #20]
 c006cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006cc2:	4a44      	ldr	r2, [pc, #272]	; (c006dd4 <UART_SetConfig+0x5c8>)
 c006cc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c006cc8:	461a      	mov	r2, r3
 c006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006ccc:	fbb3 f3f2 	udiv	r3, r3, r2
 c006cd0:	005a      	lsls	r2, r3, #1
 c006cd2:	697b      	ldr	r3, [r7, #20]
 c006cd4:	685b      	ldr	r3, [r3, #4]
 c006cd6:	085b      	lsrs	r3, r3, #1
 c006cd8:	441a      	add	r2, r3
 c006cda:	697b      	ldr	r3, [r7, #20]
 c006cdc:	685b      	ldr	r3, [r3, #4]
 c006cde:	fbb2 f3f3 	udiv	r3, r2, r3
 c006ce2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c006ce4:	6a3b      	ldr	r3, [r7, #32]
 c006ce6:	2b0f      	cmp	r3, #15
 c006ce8:	d916      	bls.n	c006d18 <UART_SetConfig+0x50c>
 c006cea:	6a3b      	ldr	r3, [r7, #32]
 c006cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c006cf0:	d212      	bcs.n	c006d18 <UART_SetConfig+0x50c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c006cf2:	6a3b      	ldr	r3, [r7, #32]
 c006cf4:	b29b      	uxth	r3, r3
 c006cf6:	f023 030f 	bic.w	r3, r3, #15
 c006cfa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c006cfc:	6a3b      	ldr	r3, [r7, #32]
 c006cfe:	085b      	lsrs	r3, r3, #1
 c006d00:	b29b      	uxth	r3, r3
 c006d02:	f003 0307 	and.w	r3, r3, #7
 c006d06:	b29a      	uxth	r2, r3
 c006d08:	8bfb      	ldrh	r3, [r7, #30]
 c006d0a:	4313      	orrs	r3, r2
 c006d0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 c006d0e:	697b      	ldr	r3, [r7, #20]
 c006d10:	681b      	ldr	r3, [r3, #0]
 c006d12:	8bfa      	ldrh	r2, [r7, #30]
 c006d14:	60da      	str	r2, [r3, #12]
 c006d16:	e062      	b.n	c006dde <UART_SetConfig+0x5d2>
      }
      else
      {
        ret = HAL_ERROR;
 c006d18:	2301      	movs	r3, #1
 c006d1a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c006d1e:	e05e      	b.n	c006dde <UART_SetConfig+0x5d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 c006d20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c006d24:	2b08      	cmp	r3, #8
 c006d26:	d828      	bhi.n	c006d7a <UART_SetConfig+0x56e>
 c006d28:	a201      	add	r2, pc, #4	; (adr r2, c006d30 <UART_SetConfig+0x524>)
 c006d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c006d2e:	bf00      	nop
 c006d30:	0c006d55 	.word	0x0c006d55
 c006d34:	0c006d5d 	.word	0x0c006d5d
 c006d38:	0c006d65 	.word	0x0c006d65
 c006d3c:	0c006d7b 	.word	0x0c006d7b
 c006d40:	0c006d6b 	.word	0x0c006d6b
 c006d44:	0c006d7b 	.word	0x0c006d7b
 c006d48:	0c006d7b 	.word	0x0c006d7b
 c006d4c:	0c006d7b 	.word	0x0c006d7b
 c006d50:	0c006d73 	.word	0x0c006d73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c006d54:	f7fd ff06 	bl	c004b64 <HAL_RCC_GetPCLK1Freq>
 c006d58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006d5a:	e014      	b.n	c006d86 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c006d5c:	f7fd ff16 	bl	c004b8c <HAL_RCC_GetPCLK2Freq>
 c006d60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006d62:	e010      	b.n	c006d86 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c006d64:	4b1a      	ldr	r3, [pc, #104]	; (c006dd0 <UART_SetConfig+0x5c4>)
 c006d66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006d68:	e00d      	b.n	c006d86 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c006d6a:	f7fd fe49 	bl	c004a00 <HAL_RCC_GetSysClockFreq>
 c006d6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c006d70:	e009      	b.n	c006d86 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c006d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c006d76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c006d78:	e005      	b.n	c006d86 <UART_SetConfig+0x57a>
      default:
        pclk = 0U;
 c006d7a:	2300      	movs	r3, #0
 c006d7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c006d7e:	2301      	movs	r3, #1
 c006d80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c006d84:	bf00      	nop
    }

    if (pclk != 0U)
 c006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006d88:	2b00      	cmp	r3, #0
 c006d8a:	d028      	beq.n	c006dde <UART_SetConfig+0x5d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c006d8c:	697b      	ldr	r3, [r7, #20]
 c006d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006d90:	4a10      	ldr	r2, [pc, #64]	; (c006dd4 <UART_SetConfig+0x5c8>)
 c006d92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c006d96:	461a      	mov	r2, r3
 c006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c006d9a:	fbb3 f2f2 	udiv	r2, r3, r2
 c006d9e:	697b      	ldr	r3, [r7, #20]
 c006da0:	685b      	ldr	r3, [r3, #4]
 c006da2:	085b      	lsrs	r3, r3, #1
 c006da4:	441a      	add	r2, r3
 c006da6:	697b      	ldr	r3, [r7, #20]
 c006da8:	685b      	ldr	r3, [r3, #4]
 c006daa:	fbb2 f3f3 	udiv	r3, r2, r3
 c006dae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c006db0:	6a3b      	ldr	r3, [r7, #32]
 c006db2:	2b0f      	cmp	r3, #15
 c006db4:	d910      	bls.n	c006dd8 <UART_SetConfig+0x5cc>
 c006db6:	6a3b      	ldr	r3, [r7, #32]
 c006db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c006dbc:	d20c      	bcs.n	c006dd8 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 c006dbe:	6a3b      	ldr	r3, [r7, #32]
 c006dc0:	b29a      	uxth	r2, r3
 c006dc2:	697b      	ldr	r3, [r7, #20]
 c006dc4:	681b      	ldr	r3, [r3, #0]
 c006dc6:	60da      	str	r2, [r3, #12]
 c006dc8:	e009      	b.n	c006dde <UART_SetConfig+0x5d2>
 c006dca:	bf00      	nop
 c006dcc:	50008000 	.word	0x50008000
 c006dd0:	00f42400 	.word	0x00f42400
 c006dd4:	0c008d28 	.word	0x0c008d28
      }
      else
      {
        ret = HAL_ERROR;
 c006dd8:	2301      	movs	r3, #1
 c006dda:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 c006dde:	697b      	ldr	r3, [r7, #20]
 c006de0:	2201      	movs	r2, #1
 c006de2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 c006de6:	697b      	ldr	r3, [r7, #20]
 c006de8:	2201      	movs	r2, #1
 c006dea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 c006dee:	697b      	ldr	r3, [r7, #20]
 c006df0:	2200      	movs	r2, #0
 c006df2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 c006df4:	697b      	ldr	r3, [r7, #20]
 c006df6:	2200      	movs	r2, #0
 c006df8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 c006dfa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 c006dfe:	4618      	mov	r0, r3
 c006e00:	3730      	adds	r7, #48	; 0x30
 c006e02:	46bd      	mov	sp, r7
 c006e04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0c006e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 c006e08:	b480      	push	{r7}
 c006e0a:	b083      	sub	sp, #12
 c006e0c:	af00      	add	r7, sp, #0
 c006e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c006e10:	687b      	ldr	r3, [r7, #4]
 c006e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006e14:	f003 0301 	and.w	r3, r3, #1
 c006e18:	2b00      	cmp	r3, #0
 c006e1a:	d00a      	beq.n	c006e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c006e1c:	687b      	ldr	r3, [r7, #4]
 c006e1e:	681b      	ldr	r3, [r3, #0]
 c006e20:	685b      	ldr	r3, [r3, #4]
 c006e22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 c006e26:	687b      	ldr	r3, [r7, #4]
 c006e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 c006e2a:	687b      	ldr	r3, [r7, #4]
 c006e2c:	681b      	ldr	r3, [r3, #0]
 c006e2e:	430a      	orrs	r2, r1
 c006e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c006e32:	687b      	ldr	r3, [r7, #4]
 c006e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006e36:	f003 0302 	and.w	r3, r3, #2
 c006e3a:	2b00      	cmp	r3, #0
 c006e3c:	d00a      	beq.n	c006e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c006e3e:	687b      	ldr	r3, [r7, #4]
 c006e40:	681b      	ldr	r3, [r3, #0]
 c006e42:	685b      	ldr	r3, [r3, #4]
 c006e44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 c006e48:	687b      	ldr	r3, [r7, #4]
 c006e4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 c006e4c:	687b      	ldr	r3, [r7, #4]
 c006e4e:	681b      	ldr	r3, [r3, #0]
 c006e50:	430a      	orrs	r2, r1
 c006e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c006e54:	687b      	ldr	r3, [r7, #4]
 c006e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006e58:	f003 0304 	and.w	r3, r3, #4
 c006e5c:	2b00      	cmp	r3, #0
 c006e5e:	d00a      	beq.n	c006e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c006e60:	687b      	ldr	r3, [r7, #4]
 c006e62:	681b      	ldr	r3, [r3, #0]
 c006e64:	685b      	ldr	r3, [r3, #4]
 c006e66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 c006e6a:	687b      	ldr	r3, [r7, #4]
 c006e6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 c006e6e:	687b      	ldr	r3, [r7, #4]
 c006e70:	681b      	ldr	r3, [r3, #0]
 c006e72:	430a      	orrs	r2, r1
 c006e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c006e76:	687b      	ldr	r3, [r7, #4]
 c006e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006e7a:	f003 0308 	and.w	r3, r3, #8
 c006e7e:	2b00      	cmp	r3, #0
 c006e80:	d00a      	beq.n	c006e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c006e82:	687b      	ldr	r3, [r7, #4]
 c006e84:	681b      	ldr	r3, [r3, #0]
 c006e86:	685b      	ldr	r3, [r3, #4]
 c006e88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 c006e8c:	687b      	ldr	r3, [r7, #4]
 c006e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 c006e90:	687b      	ldr	r3, [r7, #4]
 c006e92:	681b      	ldr	r3, [r3, #0]
 c006e94:	430a      	orrs	r2, r1
 c006e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c006e98:	687b      	ldr	r3, [r7, #4]
 c006e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006e9c:	f003 0310 	and.w	r3, r3, #16
 c006ea0:	2b00      	cmp	r3, #0
 c006ea2:	d00a      	beq.n	c006eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c006ea4:	687b      	ldr	r3, [r7, #4]
 c006ea6:	681b      	ldr	r3, [r3, #0]
 c006ea8:	689b      	ldr	r3, [r3, #8]
 c006eaa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 c006eae:	687b      	ldr	r3, [r7, #4]
 c006eb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 c006eb2:	687b      	ldr	r3, [r7, #4]
 c006eb4:	681b      	ldr	r3, [r3, #0]
 c006eb6:	430a      	orrs	r2, r1
 c006eb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c006eba:	687b      	ldr	r3, [r7, #4]
 c006ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006ebe:	f003 0320 	and.w	r3, r3, #32
 c006ec2:	2b00      	cmp	r3, #0
 c006ec4:	d00a      	beq.n	c006edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c006ec6:	687b      	ldr	r3, [r7, #4]
 c006ec8:	681b      	ldr	r3, [r3, #0]
 c006eca:	689b      	ldr	r3, [r3, #8]
 c006ecc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 c006ed0:	687b      	ldr	r3, [r7, #4]
 c006ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 c006ed4:	687b      	ldr	r3, [r7, #4]
 c006ed6:	681b      	ldr	r3, [r3, #0]
 c006ed8:	430a      	orrs	r2, r1
 c006eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c006edc:	687b      	ldr	r3, [r7, #4]
 c006ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c006ee4:	2b00      	cmp	r3, #0
 c006ee6:	d01a      	beq.n	c006f1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c006ee8:	687b      	ldr	r3, [r7, #4]
 c006eea:	681b      	ldr	r3, [r3, #0]
 c006eec:	685b      	ldr	r3, [r3, #4]
 c006eee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 c006ef2:	687b      	ldr	r3, [r7, #4]
 c006ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c006ef6:	687b      	ldr	r3, [r7, #4]
 c006ef8:	681b      	ldr	r3, [r3, #0]
 c006efa:	430a      	orrs	r2, r1
 c006efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c006efe:	687b      	ldr	r3, [r7, #4]
 c006f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c006f02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c006f06:	d10a      	bne.n	c006f1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c006f08:	687b      	ldr	r3, [r7, #4]
 c006f0a:	681b      	ldr	r3, [r3, #0]
 c006f0c:	685b      	ldr	r3, [r3, #4]
 c006f0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 c006f12:	687b      	ldr	r3, [r7, #4]
 c006f14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c006f16:	687b      	ldr	r3, [r7, #4]
 c006f18:	681b      	ldr	r3, [r3, #0]
 c006f1a:	430a      	orrs	r2, r1
 c006f1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c006f1e:	687b      	ldr	r3, [r7, #4]
 c006f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c006f26:	2b00      	cmp	r3, #0
 c006f28:	d00a      	beq.n	c006f40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c006f2a:	687b      	ldr	r3, [r7, #4]
 c006f2c:	681b      	ldr	r3, [r3, #0]
 c006f2e:	685b      	ldr	r3, [r3, #4]
 c006f30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 c006f34:	687b      	ldr	r3, [r7, #4]
 c006f36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c006f38:	687b      	ldr	r3, [r7, #4]
 c006f3a:	681b      	ldr	r3, [r3, #0]
 c006f3c:	430a      	orrs	r2, r1
 c006f3e:	605a      	str	r2, [r3, #4]
  }
}
 c006f40:	bf00      	nop
 c006f42:	370c      	adds	r7, #12
 c006f44:	46bd      	mov	sp, r7
 c006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006f4a:	4770      	bx	lr

0c006f4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 c006f4c:	b580      	push	{r7, lr}
 c006f4e:	b098      	sub	sp, #96	; 0x60
 c006f50:	af02      	add	r7, sp, #8
 c006f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006f54:	687b      	ldr	r3, [r7, #4]
 c006f56:	2200      	movs	r2, #0
 c006f58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 c006f5c:	f7fb faf0 	bl	c002540 <HAL_GetTick>
 c006f60:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c006f62:	687b      	ldr	r3, [r7, #4]
 c006f64:	681b      	ldr	r3, [r3, #0]
 c006f66:	681b      	ldr	r3, [r3, #0]
 c006f68:	f003 0308 	and.w	r3, r3, #8
 c006f6c:	2b08      	cmp	r3, #8
 c006f6e:	d12f      	bne.n	c006fd0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c006f70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c006f74:	9300      	str	r3, [sp, #0]
 c006f76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c006f78:	2200      	movs	r2, #0
 c006f7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 c006f7e:	6878      	ldr	r0, [r7, #4]
 c006f80:	f000 f88e 	bl	c0070a0 <UART_WaitOnFlagUntilTimeout>
 c006f84:	4603      	mov	r3, r0
 c006f86:	2b00      	cmp	r3, #0
 c006f88:	d022      	beq.n	c006fd0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 c006f8a:	687b      	ldr	r3, [r7, #4]
 c006f8c:	681b      	ldr	r3, [r3, #0]
 c006f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c006f92:	e853 3f00 	ldrex	r3, [r3]
 c006f96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 c006f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c006f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c006f9e:	653b      	str	r3, [r7, #80]	; 0x50
 c006fa0:	687b      	ldr	r3, [r7, #4]
 c006fa2:	681b      	ldr	r3, [r3, #0]
 c006fa4:	461a      	mov	r2, r3
 c006fa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c006fa8:	647b      	str	r3, [r7, #68]	; 0x44
 c006faa:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006fac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 c006fae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c006fb0:	e841 2300 	strex	r3, r2, [r1]
 c006fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 c006fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 c006fb8:	2b00      	cmp	r3, #0
 c006fba:	d1e6      	bne.n	c006f8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 c006fbc:	687b      	ldr	r3, [r7, #4]
 c006fbe:	2220      	movs	r2, #32
 c006fc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 c006fc4:	687b      	ldr	r3, [r7, #4]
 c006fc6:	2200      	movs	r2, #0
 c006fc8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 c006fcc:	2303      	movs	r3, #3
 c006fce:	e063      	b.n	c007098 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c006fd0:	687b      	ldr	r3, [r7, #4]
 c006fd2:	681b      	ldr	r3, [r3, #0]
 c006fd4:	681b      	ldr	r3, [r3, #0]
 c006fd6:	f003 0304 	and.w	r3, r3, #4
 c006fda:	2b04      	cmp	r3, #4
 c006fdc:	d149      	bne.n	c007072 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c006fde:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c006fe2:	9300      	str	r3, [sp, #0]
 c006fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c006fe6:	2200      	movs	r2, #0
 c006fe8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 c006fec:	6878      	ldr	r0, [r7, #4]
 c006fee:	f000 f857 	bl	c0070a0 <UART_WaitOnFlagUntilTimeout>
 c006ff2:	4603      	mov	r3, r0
 c006ff4:	2b00      	cmp	r3, #0
 c006ff6:	d03c      	beq.n	c007072 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c006ff8:	687b      	ldr	r3, [r7, #4]
 c006ffa:	681b      	ldr	r3, [r3, #0]
 c006ffc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007000:	e853 3f00 	ldrex	r3, [r3]
 c007004:	623b      	str	r3, [r7, #32]
   return(result);
 c007006:	6a3b      	ldr	r3, [r7, #32]
 c007008:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 c00700c:	64fb      	str	r3, [r7, #76]	; 0x4c
 c00700e:	687b      	ldr	r3, [r7, #4]
 c007010:	681b      	ldr	r3, [r3, #0]
 c007012:	461a      	mov	r2, r3
 c007014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c007016:	633b      	str	r3, [r7, #48]	; 0x30
 c007018:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00701a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c00701c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 c00701e:	e841 2300 	strex	r3, r2, [r1]
 c007022:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 c007024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c007026:	2b00      	cmp	r3, #0
 c007028:	d1e6      	bne.n	c006ff8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00702a:	687b      	ldr	r3, [r7, #4]
 c00702c:	681b      	ldr	r3, [r3, #0]
 c00702e:	3308      	adds	r3, #8
 c007030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007032:	693b      	ldr	r3, [r7, #16]
 c007034:	e853 3f00 	ldrex	r3, [r3]
 c007038:	60fb      	str	r3, [r7, #12]
   return(result);
 c00703a:	68fb      	ldr	r3, [r7, #12]
 c00703c:	f023 0301 	bic.w	r3, r3, #1
 c007040:	64bb      	str	r3, [r7, #72]	; 0x48
 c007042:	687b      	ldr	r3, [r7, #4]
 c007044:	681b      	ldr	r3, [r3, #0]
 c007046:	3308      	adds	r3, #8
 c007048:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c00704a:	61fa      	str	r2, [r7, #28]
 c00704c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00704e:	69b9      	ldr	r1, [r7, #24]
 c007050:	69fa      	ldr	r2, [r7, #28]
 c007052:	e841 2300 	strex	r3, r2, [r1]
 c007056:	617b      	str	r3, [r7, #20]
   return(result);
 c007058:	697b      	ldr	r3, [r7, #20]
 c00705a:	2b00      	cmp	r3, #0
 c00705c:	d1e5      	bne.n	c00702a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 c00705e:	687b      	ldr	r3, [r7, #4]
 c007060:	2220      	movs	r2, #32
 c007062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 c007066:	687b      	ldr	r3, [r7, #4]
 c007068:	2200      	movs	r2, #0
 c00706a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 c00706e:	2303      	movs	r3, #3
 c007070:	e012      	b.n	c007098 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 c007072:	687b      	ldr	r3, [r7, #4]
 c007074:	2220      	movs	r2, #32
 c007076:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c00707a:	687b      	ldr	r3, [r7, #4]
 c00707c:	2220      	movs	r2, #32
 c00707e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007082:	687b      	ldr	r3, [r7, #4]
 c007084:	2200      	movs	r2, #0
 c007086:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007088:	687b      	ldr	r3, [r7, #4]
 c00708a:	2200      	movs	r2, #0
 c00708c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 c00708e:	687b      	ldr	r3, [r7, #4]
 c007090:	2200      	movs	r2, #0
 c007092:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 c007096:	2300      	movs	r3, #0
}
 c007098:	4618      	mov	r0, r3
 c00709a:	3758      	adds	r7, #88	; 0x58
 c00709c:	46bd      	mov	sp, r7
 c00709e:	bd80      	pop	{r7, pc}

0c0070a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 c0070a0:	b580      	push	{r7, lr}
 c0070a2:	b084      	sub	sp, #16
 c0070a4:	af00      	add	r7, sp, #0
 c0070a6:	60f8      	str	r0, [r7, #12]
 c0070a8:	60b9      	str	r1, [r7, #8]
 c0070aa:	603b      	str	r3, [r7, #0]
 c0070ac:	4613      	mov	r3, r2
 c0070ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c0070b0:	e049      	b.n	c007146 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 c0070b2:	69bb      	ldr	r3, [r7, #24]
 c0070b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 c0070b8:	d045      	beq.n	c007146 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0070ba:	f7fb fa41 	bl	c002540 <HAL_GetTick>
 c0070be:	4602      	mov	r2, r0
 c0070c0:	683b      	ldr	r3, [r7, #0]
 c0070c2:	1ad3      	subs	r3, r2, r3
 c0070c4:	69ba      	ldr	r2, [r7, #24]
 c0070c6:	429a      	cmp	r2, r3
 c0070c8:	d302      	bcc.n	c0070d0 <UART_WaitOnFlagUntilTimeout+0x30>
 c0070ca:	69bb      	ldr	r3, [r7, #24]
 c0070cc:	2b00      	cmp	r3, #0
 c0070ce:	d101      	bne.n	c0070d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 c0070d0:	2303      	movs	r3, #3
 c0070d2:	e048      	b.n	c007166 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0070d4:	68fb      	ldr	r3, [r7, #12]
 c0070d6:	681b      	ldr	r3, [r3, #0]
 c0070d8:	681b      	ldr	r3, [r3, #0]
 c0070da:	f003 0304 	and.w	r3, r3, #4
 c0070de:	2b00      	cmp	r3, #0
 c0070e0:	d031      	beq.n	c007146 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 c0070e2:	68fb      	ldr	r3, [r7, #12]
 c0070e4:	681b      	ldr	r3, [r3, #0]
 c0070e6:	69db      	ldr	r3, [r3, #28]
 c0070e8:	f003 0308 	and.w	r3, r3, #8
 c0070ec:	2b08      	cmp	r3, #8
 c0070ee:	d110      	bne.n	c007112 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c0070f0:	68fb      	ldr	r3, [r7, #12]
 c0070f2:	681b      	ldr	r3, [r3, #0]
 c0070f4:	2208      	movs	r2, #8
 c0070f6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 c0070f8:	68f8      	ldr	r0, [r7, #12]
 c0070fa:	f000 f838 	bl	c00716e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 c0070fe:	68fb      	ldr	r3, [r7, #12]
 c007100:	2208      	movs	r2, #8
 c007102:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 c007106:	68fb      	ldr	r3, [r7, #12]
 c007108:	2200      	movs	r2, #0
 c00710a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 c00710e:	2301      	movs	r3, #1
 c007110:	e029      	b.n	c007166 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c007112:	68fb      	ldr	r3, [r7, #12]
 c007114:	681b      	ldr	r3, [r3, #0]
 c007116:	69db      	ldr	r3, [r3, #28]
 c007118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00711c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c007120:	d111      	bne.n	c007146 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c007122:	68fb      	ldr	r3, [r7, #12]
 c007124:	681b      	ldr	r3, [r3, #0]
 c007126:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c00712a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 c00712c:	68f8      	ldr	r0, [r7, #12]
 c00712e:	f000 f81e 	bl	c00716e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c007132:	68fb      	ldr	r3, [r7, #12]
 c007134:	2220      	movs	r2, #32
 c007136:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 c00713a:	68fb      	ldr	r3, [r7, #12]
 c00713c:	2200      	movs	r2, #0
 c00713e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 c007142:	2303      	movs	r3, #3
 c007144:	e00f      	b.n	c007166 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c007146:	68fb      	ldr	r3, [r7, #12]
 c007148:	681b      	ldr	r3, [r3, #0]
 c00714a:	69da      	ldr	r2, [r3, #28]
 c00714c:	68bb      	ldr	r3, [r7, #8]
 c00714e:	4013      	ands	r3, r2
 c007150:	68ba      	ldr	r2, [r7, #8]
 c007152:	429a      	cmp	r2, r3
 c007154:	bf0c      	ite	eq
 c007156:	2301      	moveq	r3, #1
 c007158:	2300      	movne	r3, #0
 c00715a:	b2db      	uxtb	r3, r3
 c00715c:	461a      	mov	r2, r3
 c00715e:	79fb      	ldrb	r3, [r7, #7]
 c007160:	429a      	cmp	r2, r3
 c007162:	d0a6      	beq.n	c0070b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 c007164:	2300      	movs	r3, #0
}
 c007166:	4618      	mov	r0, r3
 c007168:	3710      	adds	r7, #16
 c00716a:	46bd      	mov	sp, r7
 c00716c:	bd80      	pop	{r7, pc}

0c00716e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 c00716e:	b480      	push	{r7}
 c007170:	b095      	sub	sp, #84	; 0x54
 c007172:	af00      	add	r7, sp, #0
 c007174:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c007176:	687b      	ldr	r3, [r7, #4]
 c007178:	681b      	ldr	r3, [r3, #0]
 c00717a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00717c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c00717e:	e853 3f00 	ldrex	r3, [r3]
 c007182:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 c007184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c007186:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 c00718a:	64fb      	str	r3, [r7, #76]	; 0x4c
 c00718c:	687b      	ldr	r3, [r7, #4]
 c00718e:	681b      	ldr	r3, [r3, #0]
 c007190:	461a      	mov	r2, r3
 c007192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c007194:	643b      	str	r3, [r7, #64]	; 0x40
 c007196:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007198:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 c00719a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 c00719c:	e841 2300 	strex	r3, r2, [r1]
 c0071a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 c0071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c0071a4:	2b00      	cmp	r3, #0
 c0071a6:	d1e6      	bne.n	c007176 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c0071a8:	687b      	ldr	r3, [r7, #4]
 c0071aa:	681b      	ldr	r3, [r3, #0]
 c0071ac:	3308      	adds	r3, #8
 c0071ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071b0:	6a3b      	ldr	r3, [r7, #32]
 c0071b2:	e853 3f00 	ldrex	r3, [r3]
 c0071b6:	61fb      	str	r3, [r7, #28]
   return(result);
 c0071b8:	69fb      	ldr	r3, [r7, #28]
 c0071ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0071be:	f023 0301 	bic.w	r3, r3, #1
 c0071c2:	64bb      	str	r3, [r7, #72]	; 0x48
 c0071c4:	687b      	ldr	r3, [r7, #4]
 c0071c6:	681b      	ldr	r3, [r3, #0]
 c0071c8:	3308      	adds	r3, #8
 c0071ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c0071cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 c0071ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0071d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 c0071d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c0071d4:	e841 2300 	strex	r3, r2, [r1]
 c0071d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 c0071da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c0071dc:	2b00      	cmp	r3, #0
 c0071de:	d1e3      	bne.n	c0071a8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c0071e0:	687b      	ldr	r3, [r7, #4]
 c0071e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c0071e4:	2b01      	cmp	r3, #1
 c0071e6:	d118      	bne.n	c00721a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c0071e8:	687b      	ldr	r3, [r7, #4]
 c0071ea:	681b      	ldr	r3, [r3, #0]
 c0071ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071ee:	68fb      	ldr	r3, [r7, #12]
 c0071f0:	e853 3f00 	ldrex	r3, [r3]
 c0071f4:	60bb      	str	r3, [r7, #8]
   return(result);
 c0071f6:	68bb      	ldr	r3, [r7, #8]
 c0071f8:	f023 0310 	bic.w	r3, r3, #16
 c0071fc:	647b      	str	r3, [r7, #68]	; 0x44
 c0071fe:	687b      	ldr	r3, [r7, #4]
 c007200:	681b      	ldr	r3, [r3, #0]
 c007202:	461a      	mov	r2, r3
 c007204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c007206:	61bb      	str	r3, [r7, #24]
 c007208:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00720a:	6979      	ldr	r1, [r7, #20]
 c00720c:	69ba      	ldr	r2, [r7, #24]
 c00720e:	e841 2300 	strex	r3, r2, [r1]
 c007212:	613b      	str	r3, [r7, #16]
   return(result);
 c007214:	693b      	ldr	r3, [r7, #16]
 c007216:	2b00      	cmp	r3, #0
 c007218:	d1e6      	bne.n	c0071e8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 c00721a:	687b      	ldr	r3, [r7, #4]
 c00721c:	2220      	movs	r2, #32
 c00721e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007222:	687b      	ldr	r3, [r7, #4]
 c007224:	2200      	movs	r2, #0
 c007226:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 c007228:	687b      	ldr	r3, [r7, #4]
 c00722a:	2200      	movs	r2, #0
 c00722c:	675a      	str	r2, [r3, #116]	; 0x74
}
 c00722e:	bf00      	nop
 c007230:	3754      	adds	r7, #84	; 0x54
 c007232:	46bd      	mov	sp, r7
 c007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 c007238:	4770      	bx	lr

0c00723a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 c00723a:	b480      	push	{r7}
 c00723c:	b085      	sub	sp, #20
 c00723e:	af00      	add	r7, sp, #0
 c007240:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 c007242:	687b      	ldr	r3, [r7, #4]
 c007244:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 c007248:	2b01      	cmp	r3, #1
 c00724a:	d101      	bne.n	c007250 <HAL_UARTEx_DisableFifoMode+0x16>
 c00724c:	2302      	movs	r3, #2
 c00724e:	e027      	b.n	c0072a0 <HAL_UARTEx_DisableFifoMode+0x66>
 c007250:	687b      	ldr	r3, [r7, #4]
 c007252:	2201      	movs	r2, #1
 c007254:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 c007258:	687b      	ldr	r3, [r7, #4]
 c00725a:	2224      	movs	r2, #36	; 0x24
 c00725c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c007260:	687b      	ldr	r3, [r7, #4]
 c007262:	681b      	ldr	r3, [r3, #0]
 c007264:	681b      	ldr	r3, [r3, #0]
 c007266:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c007268:	687b      	ldr	r3, [r7, #4]
 c00726a:	681b      	ldr	r3, [r3, #0]
 c00726c:	681a      	ldr	r2, [r3, #0]
 c00726e:	687b      	ldr	r3, [r7, #4]
 c007270:	681b      	ldr	r3, [r3, #0]
 c007272:	f022 0201 	bic.w	r2, r2, #1
 c007276:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c007278:	68fb      	ldr	r3, [r7, #12]
 c00727a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 c00727e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c007280:	687b      	ldr	r3, [r7, #4]
 c007282:	2200      	movs	r2, #0
 c007284:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c007286:	687b      	ldr	r3, [r7, #4]
 c007288:	681b      	ldr	r3, [r3, #0]
 c00728a:	68fa      	ldr	r2, [r7, #12]
 c00728c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c00728e:	687b      	ldr	r3, [r7, #4]
 c007290:	2220      	movs	r2, #32
 c007292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c007296:	687b      	ldr	r3, [r7, #4]
 c007298:	2200      	movs	r2, #0
 c00729a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 c00729e:	2300      	movs	r3, #0
}
 c0072a0:	4618      	mov	r0, r3
 c0072a2:	3714      	adds	r7, #20
 c0072a4:	46bd      	mov	sp, r7
 c0072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0072aa:	4770      	bx	lr

0c0072ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c0072ac:	b580      	push	{r7, lr}
 c0072ae:	b084      	sub	sp, #16
 c0072b0:	af00      	add	r7, sp, #0
 c0072b2:	6078      	str	r0, [r7, #4]
 c0072b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c0072b6:	687b      	ldr	r3, [r7, #4]
 c0072b8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 c0072bc:	2b01      	cmp	r3, #1
 c0072be:	d101      	bne.n	c0072c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 c0072c0:	2302      	movs	r3, #2
 c0072c2:	e02d      	b.n	c007320 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 c0072c4:	687b      	ldr	r3, [r7, #4]
 c0072c6:	2201      	movs	r2, #1
 c0072c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 c0072cc:	687b      	ldr	r3, [r7, #4]
 c0072ce:	2224      	movs	r2, #36	; 0x24
 c0072d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c0072d4:	687b      	ldr	r3, [r7, #4]
 c0072d6:	681b      	ldr	r3, [r3, #0]
 c0072d8:	681b      	ldr	r3, [r3, #0]
 c0072da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c0072dc:	687b      	ldr	r3, [r7, #4]
 c0072de:	681b      	ldr	r3, [r3, #0]
 c0072e0:	681a      	ldr	r2, [r3, #0]
 c0072e2:	687b      	ldr	r3, [r7, #4]
 c0072e4:	681b      	ldr	r3, [r3, #0]
 c0072e6:	f022 0201 	bic.w	r2, r2, #1
 c0072ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c0072ec:	687b      	ldr	r3, [r7, #4]
 c0072ee:	681b      	ldr	r3, [r3, #0]
 c0072f0:	689b      	ldr	r3, [r3, #8]
 c0072f2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 c0072f6:	687b      	ldr	r3, [r7, #4]
 c0072f8:	681b      	ldr	r3, [r3, #0]
 c0072fa:	683a      	ldr	r2, [r7, #0]
 c0072fc:	430a      	orrs	r2, r1
 c0072fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c007300:	6878      	ldr	r0, [r7, #4]
 c007302:	f000 f84f 	bl	c0073a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c007306:	687b      	ldr	r3, [r7, #4]
 c007308:	681b      	ldr	r3, [r3, #0]
 c00730a:	68fa      	ldr	r2, [r7, #12]
 c00730c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c00730e:	687b      	ldr	r3, [r7, #4]
 c007310:	2220      	movs	r2, #32
 c007312:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c007316:	687b      	ldr	r3, [r7, #4]
 c007318:	2200      	movs	r2, #0
 c00731a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 c00731e:	2300      	movs	r3, #0
}
 c007320:	4618      	mov	r0, r3
 c007322:	3710      	adds	r7, #16
 c007324:	46bd      	mov	sp, r7
 c007326:	bd80      	pop	{r7, pc}

0c007328 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c007328:	b580      	push	{r7, lr}
 c00732a:	b084      	sub	sp, #16
 c00732c:	af00      	add	r7, sp, #0
 c00732e:	6078      	str	r0, [r7, #4]
 c007330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c007332:	687b      	ldr	r3, [r7, #4]
 c007334:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 c007338:	2b01      	cmp	r3, #1
 c00733a:	d101      	bne.n	c007340 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 c00733c:	2302      	movs	r3, #2
 c00733e:	e02d      	b.n	c00739c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 c007340:	687b      	ldr	r3, [r7, #4]
 c007342:	2201      	movs	r2, #1
 c007344:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 c007348:	687b      	ldr	r3, [r7, #4]
 c00734a:	2224      	movs	r2, #36	; 0x24
 c00734c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c007350:	687b      	ldr	r3, [r7, #4]
 c007352:	681b      	ldr	r3, [r3, #0]
 c007354:	681b      	ldr	r3, [r3, #0]
 c007356:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c007358:	687b      	ldr	r3, [r7, #4]
 c00735a:	681b      	ldr	r3, [r3, #0]
 c00735c:	681a      	ldr	r2, [r3, #0]
 c00735e:	687b      	ldr	r3, [r7, #4]
 c007360:	681b      	ldr	r3, [r3, #0]
 c007362:	f022 0201 	bic.w	r2, r2, #1
 c007366:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c007368:	687b      	ldr	r3, [r7, #4]
 c00736a:	681b      	ldr	r3, [r3, #0]
 c00736c:	689b      	ldr	r3, [r3, #8]
 c00736e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 c007372:	687b      	ldr	r3, [r7, #4]
 c007374:	681b      	ldr	r3, [r3, #0]
 c007376:	683a      	ldr	r2, [r7, #0]
 c007378:	430a      	orrs	r2, r1
 c00737a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c00737c:	6878      	ldr	r0, [r7, #4]
 c00737e:	f000 f811 	bl	c0073a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c007382:	687b      	ldr	r3, [r7, #4]
 c007384:	681b      	ldr	r3, [r3, #0]
 c007386:	68fa      	ldr	r2, [r7, #12]
 c007388:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c00738a:	687b      	ldr	r3, [r7, #4]
 c00738c:	2220      	movs	r2, #32
 c00738e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c007392:	687b      	ldr	r3, [r7, #4]
 c007394:	2200      	movs	r2, #0
 c007396:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 c00739a:	2300      	movs	r3, #0
}
 c00739c:	4618      	mov	r0, r3
 c00739e:	3710      	adds	r7, #16
 c0073a0:	46bd      	mov	sp, r7
 c0073a2:	bd80      	pop	{r7, pc}

0c0073a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 c0073a4:	b480      	push	{r7}
 c0073a6:	b085      	sub	sp, #20
 c0073a8:	af00      	add	r7, sp, #0
 c0073aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c0073ac:	687b      	ldr	r3, [r7, #4]
 c0073ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c0073b0:	2b00      	cmp	r3, #0
 c0073b2:	d108      	bne.n	c0073c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 c0073b4:	687b      	ldr	r3, [r7, #4]
 c0073b6:	2201      	movs	r2, #1
 c0073b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 c0073bc:	687b      	ldr	r3, [r7, #4]
 c0073be:	2201      	movs	r2, #1
 c0073c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c0073c4:	e031      	b.n	c00742a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 c0073c6:	2308      	movs	r3, #8
 c0073c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 c0073ca:	2308      	movs	r3, #8
 c0073cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c0073ce:	687b      	ldr	r3, [r7, #4]
 c0073d0:	681b      	ldr	r3, [r3, #0]
 c0073d2:	689b      	ldr	r3, [r3, #8]
 c0073d4:	0e5b      	lsrs	r3, r3, #25
 c0073d6:	b2db      	uxtb	r3, r3
 c0073d8:	f003 0307 	and.w	r3, r3, #7
 c0073dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c0073de:	687b      	ldr	r3, [r7, #4]
 c0073e0:	681b      	ldr	r3, [r3, #0]
 c0073e2:	689b      	ldr	r3, [r3, #8]
 c0073e4:	0f5b      	lsrs	r3, r3, #29
 c0073e6:	b2db      	uxtb	r3, r3
 c0073e8:	f003 0307 	and.w	r3, r3, #7
 c0073ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c0073ee:	7bbb      	ldrb	r3, [r7, #14]
 c0073f0:	7b3a      	ldrb	r2, [r7, #12]
 c0073f2:	4911      	ldr	r1, [pc, #68]	; (c007438 <UARTEx_SetNbDataToProcess+0x94>)
 c0073f4:	5c8a      	ldrb	r2, [r1, r2]
 c0073f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 c0073fa:	7b3a      	ldrb	r2, [r7, #12]
 c0073fc:	490f      	ldr	r1, [pc, #60]	; (c00743c <UARTEx_SetNbDataToProcess+0x98>)
 c0073fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c007400:	fb93 f3f2 	sdiv	r3, r3, r2
 c007404:	b29a      	uxth	r2, r3
 c007406:	687b      	ldr	r3, [r7, #4]
 c007408:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c00740c:	7bfb      	ldrb	r3, [r7, #15]
 c00740e:	7b7a      	ldrb	r2, [r7, #13]
 c007410:	4909      	ldr	r1, [pc, #36]	; (c007438 <UARTEx_SetNbDataToProcess+0x94>)
 c007412:	5c8a      	ldrb	r2, [r1, r2]
 c007414:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 c007418:	7b7a      	ldrb	r2, [r7, #13]
 c00741a:	4908      	ldr	r1, [pc, #32]	; (c00743c <UARTEx_SetNbDataToProcess+0x98>)
 c00741c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c00741e:	fb93 f3f2 	sdiv	r3, r3, r2
 c007422:	b29a      	uxth	r2, r3
 c007424:	687b      	ldr	r3, [r7, #4]
 c007426:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 c00742a:	bf00      	nop
 c00742c:	3714      	adds	r7, #20
 c00742e:	46bd      	mov	sp, r7
 c007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 c007434:	4770      	bx	lr
 c007436:	bf00      	nop
 c007438:	0c008d40 	.word	0x0c008d40
 c00743c:	0c008d48 	.word	0x0c008d48

0c007440 <__errno>:
 c007440:	4b01      	ldr	r3, [pc, #4]	; (c007448 <__errno+0x8>)
 c007442:	6818      	ldr	r0, [r3, #0]
 c007444:	4770      	bx	lr
 c007446:	bf00      	nop
 c007448:	30000104 	.word	0x30000104

0c00744c <__libc_init_array>:
 c00744c:	b570      	push	{r4, r5, r6, lr}
 c00744e:	4d0d      	ldr	r5, [pc, #52]	; (c007484 <__libc_init_array+0x38>)
 c007450:	2600      	movs	r6, #0
 c007452:	4c0d      	ldr	r4, [pc, #52]	; (c007488 <__libc_init_array+0x3c>)
 c007454:	1b64      	subs	r4, r4, r5
 c007456:	10a4      	asrs	r4, r4, #2
 c007458:	42a6      	cmp	r6, r4
 c00745a:	d109      	bne.n	c007470 <__libc_init_array+0x24>
 c00745c:	4d0b      	ldr	r5, [pc, #44]	; (c00748c <__libc_init_array+0x40>)
 c00745e:	2600      	movs	r6, #0
 c007460:	4c0b      	ldr	r4, [pc, #44]	; (c007490 <__libc_init_array+0x44>)
 c007462:	f001 f9bb 	bl	c0087dc <_init>
 c007466:	1b64      	subs	r4, r4, r5
 c007468:	10a4      	asrs	r4, r4, #2
 c00746a:	42a6      	cmp	r6, r4
 c00746c:	d105      	bne.n	c00747a <__libc_init_array+0x2e>
 c00746e:	bd70      	pop	{r4, r5, r6, pc}
 c007470:	f855 3b04 	ldr.w	r3, [r5], #4
 c007474:	3601      	adds	r6, #1
 c007476:	4798      	blx	r3
 c007478:	e7ee      	b.n	c007458 <__libc_init_array+0xc>
 c00747a:	f855 3b04 	ldr.w	r3, [r5], #4
 c00747e:	3601      	adds	r6, #1
 c007480:	4798      	blx	r3
 c007482:	e7f2      	b.n	c00746a <__libc_init_array+0x1e>
 c007484:	0c008df0 	.word	0x0c008df0
 c007488:	0c008df0 	.word	0x0c008df0
 c00748c:	0c008df0 	.word	0x0c008df0
 c007490:	0c008df4 	.word	0x0c008df4

0c007494 <memcmp>:
 c007494:	3901      	subs	r1, #1
 c007496:	4402      	add	r2, r0
 c007498:	b510      	push	{r4, lr}
 c00749a:	4290      	cmp	r0, r2
 c00749c:	d101      	bne.n	c0074a2 <memcmp+0xe>
 c00749e:	2000      	movs	r0, #0
 c0074a0:	e005      	b.n	c0074ae <memcmp+0x1a>
 c0074a2:	7803      	ldrb	r3, [r0, #0]
 c0074a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 c0074a8:	42a3      	cmp	r3, r4
 c0074aa:	d001      	beq.n	c0074b0 <memcmp+0x1c>
 c0074ac:	1b18      	subs	r0, r3, r4
 c0074ae:	bd10      	pop	{r4, pc}
 c0074b0:	3001      	adds	r0, #1
 c0074b2:	e7f2      	b.n	c00749a <memcmp+0x6>

0c0074b4 <memset>:
 c0074b4:	4402      	add	r2, r0
 c0074b6:	4603      	mov	r3, r0
 c0074b8:	4293      	cmp	r3, r2
 c0074ba:	d100      	bne.n	c0074be <memset+0xa>
 c0074bc:	4770      	bx	lr
 c0074be:	f803 1b01 	strb.w	r1, [r3], #1
 c0074c2:	e7f9      	b.n	c0074b8 <memset+0x4>

0c0074c4 <iprintf>:
 c0074c4:	b40f      	push	{r0, r1, r2, r3}
 c0074c6:	4b0a      	ldr	r3, [pc, #40]	; (c0074f0 <iprintf+0x2c>)
 c0074c8:	b513      	push	{r0, r1, r4, lr}
 c0074ca:	681c      	ldr	r4, [r3, #0]
 c0074cc:	b124      	cbz	r4, c0074d8 <iprintf+0x14>
 c0074ce:	69a3      	ldr	r3, [r4, #24]
 c0074d0:	b913      	cbnz	r3, c0074d8 <iprintf+0x14>
 c0074d2:	4620      	mov	r0, r4
 c0074d4:	f000 f89a 	bl	c00760c <__sinit>
 c0074d8:	ab05      	add	r3, sp, #20
 c0074da:	9a04      	ldr	r2, [sp, #16]
 c0074dc:	68a1      	ldr	r1, [r4, #8]
 c0074de:	4620      	mov	r0, r4
 c0074e0:	9301      	str	r3, [sp, #4]
 c0074e2:	f000 fb4d 	bl	c007b80 <_vfiprintf_r>
 c0074e6:	b002      	add	sp, #8
 c0074e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c0074ec:	b004      	add	sp, #16
 c0074ee:	4770      	bx	lr
 c0074f0:	30000104 	.word	0x30000104

0c0074f4 <sniprintf>:
 c0074f4:	b40c      	push	{r2, r3}
 c0074f6:	4b18      	ldr	r3, [pc, #96]	; (c007558 <sniprintf+0x64>)
 c0074f8:	b530      	push	{r4, r5, lr}
 c0074fa:	1e0c      	subs	r4, r1, #0
 c0074fc:	b09d      	sub	sp, #116	; 0x74
 c0074fe:	681d      	ldr	r5, [r3, #0]
 c007500:	da08      	bge.n	c007514 <sniprintf+0x20>
 c007502:	238b      	movs	r3, #139	; 0x8b
 c007504:	f04f 30ff 	mov.w	r0, #4294967295
 c007508:	602b      	str	r3, [r5, #0]
 c00750a:	b01d      	add	sp, #116	; 0x74
 c00750c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 c007510:	b002      	add	sp, #8
 c007512:	4770      	bx	lr
 c007514:	f44f 7302 	mov.w	r3, #520	; 0x208
 c007518:	9002      	str	r0, [sp, #8]
 c00751a:	9006      	str	r0, [sp, #24]
 c00751c:	a902      	add	r1, sp, #8
 c00751e:	f8ad 3014 	strh.w	r3, [sp, #20]
 c007522:	bf14      	ite	ne
 c007524:	f104 33ff 	addne.w	r3, r4, #4294967295
 c007528:	4623      	moveq	r3, r4
 c00752a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 c00752c:	4628      	mov	r0, r5
 c00752e:	9304      	str	r3, [sp, #16]
 c007530:	9307      	str	r3, [sp, #28]
 c007532:	f64f 73ff 	movw	r3, #65535	; 0xffff
 c007536:	f8ad 3016 	strh.w	r3, [sp, #22]
 c00753a:	ab21      	add	r3, sp, #132	; 0x84
 c00753c:	9301      	str	r3, [sp, #4]
 c00753e:	f000 f9f5 	bl	c00792c <_svfiprintf_r>
 c007542:	1c43      	adds	r3, r0, #1
 c007544:	bfbc      	itt	lt
 c007546:	238b      	movlt	r3, #139	; 0x8b
 c007548:	602b      	strlt	r3, [r5, #0]
 c00754a:	2c00      	cmp	r4, #0
 c00754c:	d0dd      	beq.n	c00750a <sniprintf+0x16>
 c00754e:	9b02      	ldr	r3, [sp, #8]
 c007550:	2200      	movs	r2, #0
 c007552:	701a      	strb	r2, [r3, #0]
 c007554:	e7d9      	b.n	c00750a <sniprintf+0x16>
 c007556:	bf00      	nop
 c007558:	30000104 	.word	0x30000104

0c00755c <std>:
 c00755c:	2300      	movs	r3, #0
 c00755e:	b510      	push	{r4, lr}
 c007560:	4604      	mov	r4, r0
 c007562:	6083      	str	r3, [r0, #8]
 c007564:	8181      	strh	r1, [r0, #12]
 c007566:	4619      	mov	r1, r3
 c007568:	6643      	str	r3, [r0, #100]	; 0x64
 c00756a:	81c2      	strh	r2, [r0, #14]
 c00756c:	2208      	movs	r2, #8
 c00756e:	6183      	str	r3, [r0, #24]
 c007570:	e9c0 3300 	strd	r3, r3, [r0]
 c007574:	e9c0 3304 	strd	r3, r3, [r0, #16]
 c007578:	305c      	adds	r0, #92	; 0x5c
 c00757a:	f7ff ff9b 	bl	c0074b4 <memset>
 c00757e:	4b05      	ldr	r3, [pc, #20]	; (c007594 <std+0x38>)
 c007580:	6224      	str	r4, [r4, #32]
 c007582:	6263      	str	r3, [r4, #36]	; 0x24
 c007584:	4b04      	ldr	r3, [pc, #16]	; (c007598 <std+0x3c>)
 c007586:	62a3      	str	r3, [r4, #40]	; 0x28
 c007588:	4b04      	ldr	r3, [pc, #16]	; (c00759c <std+0x40>)
 c00758a:	62e3      	str	r3, [r4, #44]	; 0x2c
 c00758c:	4b04      	ldr	r3, [pc, #16]	; (c0075a0 <std+0x44>)
 c00758e:	6323      	str	r3, [r4, #48]	; 0x30
 c007590:	bd10      	pop	{r4, pc}
 c007592:	bf00      	nop
 c007594:	0c00812d 	.word	0x0c00812d
 c007598:	0c00814f 	.word	0x0c00814f
 c00759c:	0c008187 	.word	0x0c008187
 c0075a0:	0c0081ab 	.word	0x0c0081ab

0c0075a4 <_cleanup_r>:
 c0075a4:	4901      	ldr	r1, [pc, #4]	; (c0075ac <_cleanup_r+0x8>)
 c0075a6:	f000 b8af 	b.w	c007708 <_fwalk_reent>
 c0075aa:	bf00      	nop
 c0075ac:	0c008481 	.word	0x0c008481

0c0075b0 <__sfmoreglue>:
 c0075b0:	b570      	push	{r4, r5, r6, lr}
 c0075b2:	2268      	movs	r2, #104	; 0x68
 c0075b4:	1e4d      	subs	r5, r1, #1
 c0075b6:	460e      	mov	r6, r1
 c0075b8:	4355      	muls	r5, r2
 c0075ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 c0075be:	f000 f8e5 	bl	c00778c <_malloc_r>
 c0075c2:	4604      	mov	r4, r0
 c0075c4:	b140      	cbz	r0, c0075d8 <__sfmoreglue+0x28>
 c0075c6:	2100      	movs	r1, #0
 c0075c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 c0075cc:	e9c0 1600 	strd	r1, r6, [r0]
 c0075d0:	300c      	adds	r0, #12
 c0075d2:	60a0      	str	r0, [r4, #8]
 c0075d4:	f7ff ff6e 	bl	c0074b4 <memset>
 c0075d8:	4620      	mov	r0, r4
 c0075da:	bd70      	pop	{r4, r5, r6, pc}

0c0075dc <__sfp_lock_acquire>:
 c0075dc:	4801      	ldr	r0, [pc, #4]	; (c0075e4 <__sfp_lock_acquire+0x8>)
 c0075de:	f000 b8b3 	b.w	c007748 <__retarget_lock_acquire_recursive>
 c0075e2:	bf00      	nop
 c0075e4:	30001c99 	.word	0x30001c99

0c0075e8 <__sfp_lock_release>:
 c0075e8:	4801      	ldr	r0, [pc, #4]	; (c0075f0 <__sfp_lock_release+0x8>)
 c0075ea:	f000 b8ae 	b.w	c00774a <__retarget_lock_release_recursive>
 c0075ee:	bf00      	nop
 c0075f0:	30001c99 	.word	0x30001c99

0c0075f4 <__sinit_lock_acquire>:
 c0075f4:	4801      	ldr	r0, [pc, #4]	; (c0075fc <__sinit_lock_acquire+0x8>)
 c0075f6:	f000 b8a7 	b.w	c007748 <__retarget_lock_acquire_recursive>
 c0075fa:	bf00      	nop
 c0075fc:	30001c9a 	.word	0x30001c9a

0c007600 <__sinit_lock_release>:
 c007600:	4801      	ldr	r0, [pc, #4]	; (c007608 <__sinit_lock_release+0x8>)
 c007602:	f000 b8a2 	b.w	c00774a <__retarget_lock_release_recursive>
 c007606:	bf00      	nop
 c007608:	30001c9a 	.word	0x30001c9a

0c00760c <__sinit>:
 c00760c:	b510      	push	{r4, lr}
 c00760e:	4604      	mov	r4, r0
 c007610:	f7ff fff0 	bl	c0075f4 <__sinit_lock_acquire>
 c007614:	69a3      	ldr	r3, [r4, #24]
 c007616:	b11b      	cbz	r3, c007620 <__sinit+0x14>
 c007618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c00761c:	f7ff bff0 	b.w	c007600 <__sinit_lock_release>
 c007620:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 c007624:	6523      	str	r3, [r4, #80]	; 0x50
 c007626:	4620      	mov	r0, r4
 c007628:	4b12      	ldr	r3, [pc, #72]	; (c007674 <__sinit+0x68>)
 c00762a:	4a13      	ldr	r2, [pc, #76]	; (c007678 <__sinit+0x6c>)
 c00762c:	681b      	ldr	r3, [r3, #0]
 c00762e:	62a2      	str	r2, [r4, #40]	; 0x28
 c007630:	42a3      	cmp	r3, r4
 c007632:	bf04      	itt	eq
 c007634:	2301      	moveq	r3, #1
 c007636:	61a3      	streq	r3, [r4, #24]
 c007638:	f000 f820 	bl	c00767c <__sfp>
 c00763c:	6060      	str	r0, [r4, #4]
 c00763e:	4620      	mov	r0, r4
 c007640:	f000 f81c 	bl	c00767c <__sfp>
 c007644:	60a0      	str	r0, [r4, #8]
 c007646:	4620      	mov	r0, r4
 c007648:	f000 f818 	bl	c00767c <__sfp>
 c00764c:	2200      	movs	r2, #0
 c00764e:	2104      	movs	r1, #4
 c007650:	60e0      	str	r0, [r4, #12]
 c007652:	6860      	ldr	r0, [r4, #4]
 c007654:	f7ff ff82 	bl	c00755c <std>
 c007658:	2201      	movs	r2, #1
 c00765a:	2109      	movs	r1, #9
 c00765c:	68a0      	ldr	r0, [r4, #8]
 c00765e:	f7ff ff7d 	bl	c00755c <std>
 c007662:	2202      	movs	r2, #2
 c007664:	2112      	movs	r1, #18
 c007666:	68e0      	ldr	r0, [r4, #12]
 c007668:	f7ff ff78 	bl	c00755c <std>
 c00766c:	2301      	movs	r3, #1
 c00766e:	61a3      	str	r3, [r4, #24]
 c007670:	e7d2      	b.n	c007618 <__sinit+0xc>
 c007672:	bf00      	nop
 c007674:	0c008d50 	.word	0x0c008d50
 c007678:	0c0075a5 	.word	0x0c0075a5

0c00767c <__sfp>:
 c00767c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00767e:	4607      	mov	r7, r0
 c007680:	f7ff ffac 	bl	c0075dc <__sfp_lock_acquire>
 c007684:	4b1e      	ldr	r3, [pc, #120]	; (c007700 <__sfp+0x84>)
 c007686:	681e      	ldr	r6, [r3, #0]
 c007688:	69b3      	ldr	r3, [r6, #24]
 c00768a:	b913      	cbnz	r3, c007692 <__sfp+0x16>
 c00768c:	4630      	mov	r0, r6
 c00768e:	f7ff ffbd 	bl	c00760c <__sinit>
 c007692:	3648      	adds	r6, #72	; 0x48
 c007694:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 c007698:	3b01      	subs	r3, #1
 c00769a:	d503      	bpl.n	c0076a4 <__sfp+0x28>
 c00769c:	6833      	ldr	r3, [r6, #0]
 c00769e:	b30b      	cbz	r3, c0076e4 <__sfp+0x68>
 c0076a0:	6836      	ldr	r6, [r6, #0]
 c0076a2:	e7f7      	b.n	c007694 <__sfp+0x18>
 c0076a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 c0076a8:	b9d5      	cbnz	r5, c0076e0 <__sfp+0x64>
 c0076aa:	4b16      	ldr	r3, [pc, #88]	; (c007704 <__sfp+0x88>)
 c0076ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 c0076b0:	6665      	str	r5, [r4, #100]	; 0x64
 c0076b2:	60e3      	str	r3, [r4, #12]
 c0076b4:	f000 f847 	bl	c007746 <__retarget_lock_init_recursive>
 c0076b8:	f7ff ff96 	bl	c0075e8 <__sfp_lock_release>
 c0076bc:	2208      	movs	r2, #8
 c0076be:	4629      	mov	r1, r5
 c0076c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 c0076c4:	6025      	str	r5, [r4, #0]
 c0076c6:	61a5      	str	r5, [r4, #24]
 c0076c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 c0076cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 c0076d0:	f7ff fef0 	bl	c0074b4 <memset>
 c0076d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 c0076d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 c0076dc:	4620      	mov	r0, r4
 c0076de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c0076e0:	3468      	adds	r4, #104	; 0x68
 c0076e2:	e7d9      	b.n	c007698 <__sfp+0x1c>
 c0076e4:	2104      	movs	r1, #4
 c0076e6:	4638      	mov	r0, r7
 c0076e8:	f7ff ff62 	bl	c0075b0 <__sfmoreglue>
 c0076ec:	4604      	mov	r4, r0
 c0076ee:	6030      	str	r0, [r6, #0]
 c0076f0:	2800      	cmp	r0, #0
 c0076f2:	d1d5      	bne.n	c0076a0 <__sfp+0x24>
 c0076f4:	f7ff ff78 	bl	c0075e8 <__sfp_lock_release>
 c0076f8:	230c      	movs	r3, #12
 c0076fa:	603b      	str	r3, [r7, #0]
 c0076fc:	e7ee      	b.n	c0076dc <__sfp+0x60>
 c0076fe:	bf00      	nop
 c007700:	0c008d50 	.word	0x0c008d50
 c007704:	ffff0001 	.word	0xffff0001

0c007708 <_fwalk_reent>:
 c007708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c00770c:	4606      	mov	r6, r0
 c00770e:	4688      	mov	r8, r1
 c007710:	f100 0448 	add.w	r4, r0, #72	; 0x48
 c007714:	2700      	movs	r7, #0
 c007716:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 c00771a:	f1b9 0901 	subs.w	r9, r9, #1
 c00771e:	d505      	bpl.n	c00772c <_fwalk_reent+0x24>
 c007720:	6824      	ldr	r4, [r4, #0]
 c007722:	2c00      	cmp	r4, #0
 c007724:	d1f7      	bne.n	c007716 <_fwalk_reent+0xe>
 c007726:	4638      	mov	r0, r7
 c007728:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c00772c:	89ab      	ldrh	r3, [r5, #12]
 c00772e:	2b01      	cmp	r3, #1
 c007730:	d907      	bls.n	c007742 <_fwalk_reent+0x3a>
 c007732:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 c007736:	3301      	adds	r3, #1
 c007738:	d003      	beq.n	c007742 <_fwalk_reent+0x3a>
 c00773a:	4629      	mov	r1, r5
 c00773c:	4630      	mov	r0, r6
 c00773e:	47c0      	blx	r8
 c007740:	4307      	orrs	r7, r0
 c007742:	3568      	adds	r5, #104	; 0x68
 c007744:	e7e9      	b.n	c00771a <_fwalk_reent+0x12>

0c007746 <__retarget_lock_init_recursive>:
 c007746:	4770      	bx	lr

0c007748 <__retarget_lock_acquire_recursive>:
 c007748:	4770      	bx	lr

0c00774a <__retarget_lock_release_recursive>:
 c00774a:	4770      	bx	lr

0c00774c <sbrk_aligned>:
 c00774c:	b570      	push	{r4, r5, r6, lr}
 c00774e:	4e0e      	ldr	r6, [pc, #56]	; (c007788 <sbrk_aligned+0x3c>)
 c007750:	460c      	mov	r4, r1
 c007752:	4605      	mov	r5, r0
 c007754:	6831      	ldr	r1, [r6, #0]
 c007756:	b911      	cbnz	r1, c00775e <sbrk_aligned+0x12>
 c007758:	f000 fcd8 	bl	c00810c <_sbrk_r>
 c00775c:	6030      	str	r0, [r6, #0]
 c00775e:	4621      	mov	r1, r4
 c007760:	4628      	mov	r0, r5
 c007762:	f000 fcd3 	bl	c00810c <_sbrk_r>
 c007766:	1c43      	adds	r3, r0, #1
 c007768:	d00a      	beq.n	c007780 <sbrk_aligned+0x34>
 c00776a:	1cc4      	adds	r4, r0, #3
 c00776c:	f024 0403 	bic.w	r4, r4, #3
 c007770:	42a0      	cmp	r0, r4
 c007772:	d007      	beq.n	c007784 <sbrk_aligned+0x38>
 c007774:	1a21      	subs	r1, r4, r0
 c007776:	4628      	mov	r0, r5
 c007778:	f000 fcc8 	bl	c00810c <_sbrk_r>
 c00777c:	3001      	adds	r0, #1
 c00777e:	d101      	bne.n	c007784 <sbrk_aligned+0x38>
 c007780:	f04f 34ff 	mov.w	r4, #4294967295
 c007784:	4620      	mov	r0, r4
 c007786:	bd70      	pop	{r4, r5, r6, pc}
 c007788:	30001ca0 	.word	0x30001ca0

0c00778c <_malloc_r>:
 c00778c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c007790:	1ccd      	adds	r5, r1, #3
 c007792:	4607      	mov	r7, r0
 c007794:	f025 0503 	bic.w	r5, r5, #3
 c007798:	3508      	adds	r5, #8
 c00779a:	2d0c      	cmp	r5, #12
 c00779c:	bf38      	it	cc
 c00779e:	250c      	movcc	r5, #12
 c0077a0:	2d00      	cmp	r5, #0
 c0077a2:	db01      	blt.n	c0077a8 <_malloc_r+0x1c>
 c0077a4:	42a9      	cmp	r1, r5
 c0077a6:	d905      	bls.n	c0077b4 <_malloc_r+0x28>
 c0077a8:	230c      	movs	r3, #12
 c0077aa:	2600      	movs	r6, #0
 c0077ac:	603b      	str	r3, [r7, #0]
 c0077ae:	4630      	mov	r0, r6
 c0077b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c0077b4:	4e2e      	ldr	r6, [pc, #184]	; (c007870 <_malloc_r+0xe4>)
 c0077b6:	f000 ff4d 	bl	c008654 <__malloc_lock>
 c0077ba:	6833      	ldr	r3, [r6, #0]
 c0077bc:	461c      	mov	r4, r3
 c0077be:	bb34      	cbnz	r4, c00780e <_malloc_r+0x82>
 c0077c0:	4629      	mov	r1, r5
 c0077c2:	4638      	mov	r0, r7
 c0077c4:	f7ff ffc2 	bl	c00774c <sbrk_aligned>
 c0077c8:	1c43      	adds	r3, r0, #1
 c0077ca:	4604      	mov	r4, r0
 c0077cc:	d14d      	bne.n	c00786a <_malloc_r+0xde>
 c0077ce:	6834      	ldr	r4, [r6, #0]
 c0077d0:	4626      	mov	r6, r4
 c0077d2:	2e00      	cmp	r6, #0
 c0077d4:	d140      	bne.n	c007858 <_malloc_r+0xcc>
 c0077d6:	6823      	ldr	r3, [r4, #0]
 c0077d8:	4631      	mov	r1, r6
 c0077da:	4638      	mov	r0, r7
 c0077dc:	eb04 0803 	add.w	r8, r4, r3
 c0077e0:	f000 fc94 	bl	c00810c <_sbrk_r>
 c0077e4:	4580      	cmp	r8, r0
 c0077e6:	d13a      	bne.n	c00785e <_malloc_r+0xd2>
 c0077e8:	6821      	ldr	r1, [r4, #0]
 c0077ea:	3503      	adds	r5, #3
 c0077ec:	4638      	mov	r0, r7
 c0077ee:	1a6d      	subs	r5, r5, r1
 c0077f0:	f025 0503 	bic.w	r5, r5, #3
 c0077f4:	3508      	adds	r5, #8
 c0077f6:	2d0c      	cmp	r5, #12
 c0077f8:	bf38      	it	cc
 c0077fa:	250c      	movcc	r5, #12
 c0077fc:	4629      	mov	r1, r5
 c0077fe:	f7ff ffa5 	bl	c00774c <sbrk_aligned>
 c007802:	3001      	adds	r0, #1
 c007804:	d02b      	beq.n	c00785e <_malloc_r+0xd2>
 c007806:	6823      	ldr	r3, [r4, #0]
 c007808:	442b      	add	r3, r5
 c00780a:	6023      	str	r3, [r4, #0]
 c00780c:	e00e      	b.n	c00782c <_malloc_r+0xa0>
 c00780e:	6822      	ldr	r2, [r4, #0]
 c007810:	1b52      	subs	r2, r2, r5
 c007812:	d41e      	bmi.n	c007852 <_malloc_r+0xc6>
 c007814:	2a0b      	cmp	r2, #11
 c007816:	d916      	bls.n	c007846 <_malloc_r+0xba>
 c007818:	1961      	adds	r1, r4, r5
 c00781a:	42a3      	cmp	r3, r4
 c00781c:	6025      	str	r5, [r4, #0]
 c00781e:	bf18      	it	ne
 c007820:	6059      	strne	r1, [r3, #4]
 c007822:	6863      	ldr	r3, [r4, #4]
 c007824:	bf08      	it	eq
 c007826:	6031      	streq	r1, [r6, #0]
 c007828:	5162      	str	r2, [r4, r5]
 c00782a:	604b      	str	r3, [r1, #4]
 c00782c:	f104 060b 	add.w	r6, r4, #11
 c007830:	4638      	mov	r0, r7
 c007832:	f000 ff15 	bl	c008660 <__malloc_unlock>
 c007836:	1d23      	adds	r3, r4, #4
 c007838:	f026 0607 	bic.w	r6, r6, #7
 c00783c:	1af2      	subs	r2, r6, r3
 c00783e:	d0b6      	beq.n	c0077ae <_malloc_r+0x22>
 c007840:	1b9b      	subs	r3, r3, r6
 c007842:	50a3      	str	r3, [r4, r2]
 c007844:	e7b3      	b.n	c0077ae <_malloc_r+0x22>
 c007846:	6862      	ldr	r2, [r4, #4]
 c007848:	42a3      	cmp	r3, r4
 c00784a:	bf0c      	ite	eq
 c00784c:	6032      	streq	r2, [r6, #0]
 c00784e:	605a      	strne	r2, [r3, #4]
 c007850:	e7ec      	b.n	c00782c <_malloc_r+0xa0>
 c007852:	4623      	mov	r3, r4
 c007854:	6864      	ldr	r4, [r4, #4]
 c007856:	e7b2      	b.n	c0077be <_malloc_r+0x32>
 c007858:	4634      	mov	r4, r6
 c00785a:	6876      	ldr	r6, [r6, #4]
 c00785c:	e7b9      	b.n	c0077d2 <_malloc_r+0x46>
 c00785e:	230c      	movs	r3, #12
 c007860:	4638      	mov	r0, r7
 c007862:	603b      	str	r3, [r7, #0]
 c007864:	f000 fefc 	bl	c008660 <__malloc_unlock>
 c007868:	e7a1      	b.n	c0077ae <_malloc_r+0x22>
 c00786a:	6025      	str	r5, [r4, #0]
 c00786c:	e7de      	b.n	c00782c <_malloc_r+0xa0>
 c00786e:	bf00      	nop
 c007870:	30001c9c 	.word	0x30001c9c

0c007874 <__ssputs_r>:
 c007874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c007878:	688e      	ldr	r6, [r1, #8]
 c00787a:	4682      	mov	sl, r0
 c00787c:	460c      	mov	r4, r1
 c00787e:	4690      	mov	r8, r2
 c007880:	429e      	cmp	r6, r3
 c007882:	461f      	mov	r7, r3
 c007884:	d838      	bhi.n	c0078f8 <__ssputs_r+0x84>
 c007886:	898a      	ldrh	r2, [r1, #12]
 c007888:	f412 6f90 	tst.w	r2, #1152	; 0x480
 c00788c:	d032      	beq.n	c0078f4 <__ssputs_r+0x80>
 c00788e:	6825      	ldr	r5, [r4, #0]
 c007890:	3301      	adds	r3, #1
 c007892:	6909      	ldr	r1, [r1, #16]
 c007894:	eba5 0901 	sub.w	r9, r5, r1
 c007898:	6965      	ldr	r5, [r4, #20]
 c00789a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 c00789e:	444b      	add	r3, r9
 c0078a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 c0078a4:	106d      	asrs	r5, r5, #1
 c0078a6:	429d      	cmp	r5, r3
 c0078a8:	bf38      	it	cc
 c0078aa:	461d      	movcc	r5, r3
 c0078ac:	0553      	lsls	r3, r2, #21
 c0078ae:	d531      	bpl.n	c007914 <__ssputs_r+0xa0>
 c0078b0:	4629      	mov	r1, r5
 c0078b2:	f7ff ff6b 	bl	c00778c <_malloc_r>
 c0078b6:	4606      	mov	r6, r0
 c0078b8:	b950      	cbnz	r0, c0078d0 <__ssputs_r+0x5c>
 c0078ba:	230c      	movs	r3, #12
 c0078bc:	f04f 30ff 	mov.w	r0, #4294967295
 c0078c0:	f8ca 3000 	str.w	r3, [sl]
 c0078c4:	89a3      	ldrh	r3, [r4, #12]
 c0078c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c0078ca:	81a3      	strh	r3, [r4, #12]
 c0078cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c0078d0:	464a      	mov	r2, r9
 c0078d2:	6921      	ldr	r1, [r4, #16]
 c0078d4:	f000 fe96 	bl	c008604 <memcpy>
 c0078d8:	89a3      	ldrh	r3, [r4, #12]
 c0078da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 c0078de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0078e2:	81a3      	strh	r3, [r4, #12]
 c0078e4:	6126      	str	r6, [r4, #16]
 c0078e6:	444e      	add	r6, r9
 c0078e8:	6165      	str	r5, [r4, #20]
 c0078ea:	eba5 0509 	sub.w	r5, r5, r9
 c0078ee:	6026      	str	r6, [r4, #0]
 c0078f0:	463e      	mov	r6, r7
 c0078f2:	60a5      	str	r5, [r4, #8]
 c0078f4:	42be      	cmp	r6, r7
 c0078f6:	d900      	bls.n	c0078fa <__ssputs_r+0x86>
 c0078f8:	463e      	mov	r6, r7
 c0078fa:	4632      	mov	r2, r6
 c0078fc:	4641      	mov	r1, r8
 c0078fe:	6820      	ldr	r0, [r4, #0]
 c007900:	f000 fe8d 	bl	c00861e <memmove>
 c007904:	68a3      	ldr	r3, [r4, #8]
 c007906:	2000      	movs	r0, #0
 c007908:	1b9b      	subs	r3, r3, r6
 c00790a:	60a3      	str	r3, [r4, #8]
 c00790c:	6823      	ldr	r3, [r4, #0]
 c00790e:	4433      	add	r3, r6
 c007910:	6023      	str	r3, [r4, #0]
 c007912:	e7db      	b.n	c0078cc <__ssputs_r+0x58>
 c007914:	462a      	mov	r2, r5
 c007916:	f000 fef5 	bl	c008704 <_realloc_r>
 c00791a:	4606      	mov	r6, r0
 c00791c:	2800      	cmp	r0, #0
 c00791e:	d1e1      	bne.n	c0078e4 <__ssputs_r+0x70>
 c007920:	6921      	ldr	r1, [r4, #16]
 c007922:	4650      	mov	r0, sl
 c007924:	f000 fea2 	bl	c00866c <_free_r>
 c007928:	e7c7      	b.n	c0078ba <__ssputs_r+0x46>
	...

0c00792c <_svfiprintf_r>:
 c00792c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c007930:	4698      	mov	r8, r3
 c007932:	898b      	ldrh	r3, [r1, #12]
 c007934:	b09d      	sub	sp, #116	; 0x74
 c007936:	4607      	mov	r7, r0
 c007938:	061b      	lsls	r3, r3, #24
 c00793a:	460d      	mov	r5, r1
 c00793c:	4614      	mov	r4, r2
 c00793e:	d50e      	bpl.n	c00795e <_svfiprintf_r+0x32>
 c007940:	690b      	ldr	r3, [r1, #16]
 c007942:	b963      	cbnz	r3, c00795e <_svfiprintf_r+0x32>
 c007944:	2140      	movs	r1, #64	; 0x40
 c007946:	f7ff ff21 	bl	c00778c <_malloc_r>
 c00794a:	6028      	str	r0, [r5, #0]
 c00794c:	6128      	str	r0, [r5, #16]
 c00794e:	b920      	cbnz	r0, c00795a <_svfiprintf_r+0x2e>
 c007950:	230c      	movs	r3, #12
 c007952:	603b      	str	r3, [r7, #0]
 c007954:	f04f 30ff 	mov.w	r0, #4294967295
 c007958:	e0d1      	b.n	c007afe <_svfiprintf_r+0x1d2>
 c00795a:	2340      	movs	r3, #64	; 0x40
 c00795c:	616b      	str	r3, [r5, #20]
 c00795e:	2300      	movs	r3, #0
 c007960:	f8cd 800c 	str.w	r8, [sp, #12]
 c007964:	f04f 0901 	mov.w	r9, #1
 c007968:	f8df 81ac 	ldr.w	r8, [pc, #428]	; c007b18 <_svfiprintf_r+0x1ec>
 c00796c:	9309      	str	r3, [sp, #36]	; 0x24
 c00796e:	2320      	movs	r3, #32
 c007970:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 c007974:	2330      	movs	r3, #48	; 0x30
 c007976:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 c00797a:	4623      	mov	r3, r4
 c00797c:	469a      	mov	sl, r3
 c00797e:	f813 2b01 	ldrb.w	r2, [r3], #1
 c007982:	b10a      	cbz	r2, c007988 <_svfiprintf_r+0x5c>
 c007984:	2a25      	cmp	r2, #37	; 0x25
 c007986:	d1f9      	bne.n	c00797c <_svfiprintf_r+0x50>
 c007988:	ebba 0b04 	subs.w	fp, sl, r4
 c00798c:	d00b      	beq.n	c0079a6 <_svfiprintf_r+0x7a>
 c00798e:	465b      	mov	r3, fp
 c007990:	4622      	mov	r2, r4
 c007992:	4629      	mov	r1, r5
 c007994:	4638      	mov	r0, r7
 c007996:	f7ff ff6d 	bl	c007874 <__ssputs_r>
 c00799a:	3001      	adds	r0, #1
 c00799c:	f000 80aa 	beq.w	c007af4 <_svfiprintf_r+0x1c8>
 c0079a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 c0079a2:	445a      	add	r2, fp
 c0079a4:	9209      	str	r2, [sp, #36]	; 0x24
 c0079a6:	f89a 3000 	ldrb.w	r3, [sl]
 c0079aa:	2b00      	cmp	r3, #0
 c0079ac:	f000 80a2 	beq.w	c007af4 <_svfiprintf_r+0x1c8>
 c0079b0:	2300      	movs	r3, #0
 c0079b2:	f04f 32ff 	mov.w	r2, #4294967295
 c0079b6:	f10a 0a01 	add.w	sl, sl, #1
 c0079ba:	9304      	str	r3, [sp, #16]
 c0079bc:	9307      	str	r3, [sp, #28]
 c0079be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 c0079c2:	931a      	str	r3, [sp, #104]	; 0x68
 c0079c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c0079c8:	4654      	mov	r4, sl
 c0079ca:	2205      	movs	r2, #5
 c0079cc:	4852      	ldr	r0, [pc, #328]	; (c007b18 <_svfiprintf_r+0x1ec>)
 c0079ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 c0079d2:	f000 fe09 	bl	c0085e8 <memchr>
 c0079d6:	9a04      	ldr	r2, [sp, #16]
 c0079d8:	b9d8      	cbnz	r0, c007a12 <_svfiprintf_r+0xe6>
 c0079da:	06d0      	lsls	r0, r2, #27
 c0079dc:	bf44      	itt	mi
 c0079de:	2320      	movmi	r3, #32
 c0079e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c0079e4:	0711      	lsls	r1, r2, #28
 c0079e6:	bf44      	itt	mi
 c0079e8:	232b      	movmi	r3, #43	; 0x2b
 c0079ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c0079ee:	f89a 3000 	ldrb.w	r3, [sl]
 c0079f2:	2b2a      	cmp	r3, #42	; 0x2a
 c0079f4:	d015      	beq.n	c007a22 <_svfiprintf_r+0xf6>
 c0079f6:	9a07      	ldr	r2, [sp, #28]
 c0079f8:	4654      	mov	r4, sl
 c0079fa:	2000      	movs	r0, #0
 c0079fc:	f04f 0c0a 	mov.w	ip, #10
 c007a00:	4621      	mov	r1, r4
 c007a02:	f811 3b01 	ldrb.w	r3, [r1], #1
 c007a06:	3b30      	subs	r3, #48	; 0x30
 c007a08:	2b09      	cmp	r3, #9
 c007a0a:	d94e      	bls.n	c007aaa <_svfiprintf_r+0x17e>
 c007a0c:	b1b0      	cbz	r0, c007a3c <_svfiprintf_r+0x110>
 c007a0e:	9207      	str	r2, [sp, #28]
 c007a10:	e014      	b.n	c007a3c <_svfiprintf_r+0x110>
 c007a12:	eba0 0308 	sub.w	r3, r0, r8
 c007a16:	46a2      	mov	sl, r4
 c007a18:	fa09 f303 	lsl.w	r3, r9, r3
 c007a1c:	4313      	orrs	r3, r2
 c007a1e:	9304      	str	r3, [sp, #16]
 c007a20:	e7d2      	b.n	c0079c8 <_svfiprintf_r+0x9c>
 c007a22:	9b03      	ldr	r3, [sp, #12]
 c007a24:	1d19      	adds	r1, r3, #4
 c007a26:	681b      	ldr	r3, [r3, #0]
 c007a28:	2b00      	cmp	r3, #0
 c007a2a:	9103      	str	r1, [sp, #12]
 c007a2c:	bfbb      	ittet	lt
 c007a2e:	425b      	neglt	r3, r3
 c007a30:	f042 0202 	orrlt.w	r2, r2, #2
 c007a34:	9307      	strge	r3, [sp, #28]
 c007a36:	9307      	strlt	r3, [sp, #28]
 c007a38:	bfb8      	it	lt
 c007a3a:	9204      	strlt	r2, [sp, #16]
 c007a3c:	7823      	ldrb	r3, [r4, #0]
 c007a3e:	2b2e      	cmp	r3, #46	; 0x2e
 c007a40:	d10c      	bne.n	c007a5c <_svfiprintf_r+0x130>
 c007a42:	7863      	ldrb	r3, [r4, #1]
 c007a44:	2b2a      	cmp	r3, #42	; 0x2a
 c007a46:	d135      	bne.n	c007ab4 <_svfiprintf_r+0x188>
 c007a48:	9b03      	ldr	r3, [sp, #12]
 c007a4a:	3402      	adds	r4, #2
 c007a4c:	1d1a      	adds	r2, r3, #4
 c007a4e:	681b      	ldr	r3, [r3, #0]
 c007a50:	2b00      	cmp	r3, #0
 c007a52:	9203      	str	r2, [sp, #12]
 c007a54:	bfb8      	it	lt
 c007a56:	f04f 33ff 	movlt.w	r3, #4294967295
 c007a5a:	9305      	str	r3, [sp, #20]
 c007a5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; c007b28 <_svfiprintf_r+0x1fc>
 c007a60:	2203      	movs	r2, #3
 c007a62:	7821      	ldrb	r1, [r4, #0]
 c007a64:	4650      	mov	r0, sl
 c007a66:	f000 fdbf 	bl	c0085e8 <memchr>
 c007a6a:	b140      	cbz	r0, c007a7e <_svfiprintf_r+0x152>
 c007a6c:	2340      	movs	r3, #64	; 0x40
 c007a6e:	eba0 000a 	sub.w	r0, r0, sl
 c007a72:	3401      	adds	r4, #1
 c007a74:	fa03 f000 	lsl.w	r0, r3, r0
 c007a78:	9b04      	ldr	r3, [sp, #16]
 c007a7a:	4303      	orrs	r3, r0
 c007a7c:	9304      	str	r3, [sp, #16]
 c007a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 c007a82:	2206      	movs	r2, #6
 c007a84:	4825      	ldr	r0, [pc, #148]	; (c007b1c <_svfiprintf_r+0x1f0>)
 c007a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 c007a8a:	f000 fdad 	bl	c0085e8 <memchr>
 c007a8e:	2800      	cmp	r0, #0
 c007a90:	d038      	beq.n	c007b04 <_svfiprintf_r+0x1d8>
 c007a92:	4b23      	ldr	r3, [pc, #140]	; (c007b20 <_svfiprintf_r+0x1f4>)
 c007a94:	bb1b      	cbnz	r3, c007ade <_svfiprintf_r+0x1b2>
 c007a96:	9b03      	ldr	r3, [sp, #12]
 c007a98:	3307      	adds	r3, #7
 c007a9a:	f023 0307 	bic.w	r3, r3, #7
 c007a9e:	3308      	adds	r3, #8
 c007aa0:	9303      	str	r3, [sp, #12]
 c007aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 c007aa4:	4433      	add	r3, r6
 c007aa6:	9309      	str	r3, [sp, #36]	; 0x24
 c007aa8:	e767      	b.n	c00797a <_svfiprintf_r+0x4e>
 c007aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 c007aae:	460c      	mov	r4, r1
 c007ab0:	2001      	movs	r0, #1
 c007ab2:	e7a5      	b.n	c007a00 <_svfiprintf_r+0xd4>
 c007ab4:	2300      	movs	r3, #0
 c007ab6:	3401      	adds	r4, #1
 c007ab8:	f04f 0c0a 	mov.w	ip, #10
 c007abc:	4619      	mov	r1, r3
 c007abe:	9305      	str	r3, [sp, #20]
 c007ac0:	4620      	mov	r0, r4
 c007ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 c007ac6:	3a30      	subs	r2, #48	; 0x30
 c007ac8:	2a09      	cmp	r2, #9
 c007aca:	d903      	bls.n	c007ad4 <_svfiprintf_r+0x1a8>
 c007acc:	2b00      	cmp	r3, #0
 c007ace:	d0c5      	beq.n	c007a5c <_svfiprintf_r+0x130>
 c007ad0:	9105      	str	r1, [sp, #20]
 c007ad2:	e7c3      	b.n	c007a5c <_svfiprintf_r+0x130>
 c007ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 c007ad8:	4604      	mov	r4, r0
 c007ada:	2301      	movs	r3, #1
 c007adc:	e7f0      	b.n	c007ac0 <_svfiprintf_r+0x194>
 c007ade:	ab03      	add	r3, sp, #12
 c007ae0:	462a      	mov	r2, r5
 c007ae2:	a904      	add	r1, sp, #16
 c007ae4:	4638      	mov	r0, r7
 c007ae6:	9300      	str	r3, [sp, #0]
 c007ae8:	4b0e      	ldr	r3, [pc, #56]	; (c007b24 <_svfiprintf_r+0x1f8>)
 c007aea:	e000      	b.n	c007aee <_svfiprintf_r+0x1c2>
 c007aec:	bf00      	nop
 c007aee:	1c42      	adds	r2, r0, #1
 c007af0:	4606      	mov	r6, r0
 c007af2:	d1d6      	bne.n	c007aa2 <_svfiprintf_r+0x176>
 c007af4:	89ab      	ldrh	r3, [r5, #12]
 c007af6:	065b      	lsls	r3, r3, #25
 c007af8:	f53f af2c 	bmi.w	c007954 <_svfiprintf_r+0x28>
 c007afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 c007afe:	b01d      	add	sp, #116	; 0x74
 c007b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c007b04:	ab03      	add	r3, sp, #12
 c007b06:	462a      	mov	r2, r5
 c007b08:	a904      	add	r1, sp, #16
 c007b0a:	4638      	mov	r0, r7
 c007b0c:	9300      	str	r3, [sp, #0]
 c007b0e:	4b05      	ldr	r3, [pc, #20]	; (c007b24 <_svfiprintf_r+0x1f8>)
 c007b10:	f000 f9d6 	bl	c007ec0 <_printf_i>
 c007b14:	e7eb      	b.n	c007aee <_svfiprintf_r+0x1c2>
 c007b16:	bf00      	nop
 c007b18:	0c008db4 	.word	0x0c008db4
 c007b1c:	0c008dbe 	.word	0x0c008dbe
 c007b20:	00000000 	.word	0x00000000
 c007b24:	0c007875 	.word	0x0c007875
 c007b28:	0c008dba 	.word	0x0c008dba

0c007b2c <__sfputc_r>:
 c007b2c:	6893      	ldr	r3, [r2, #8]
 c007b2e:	3b01      	subs	r3, #1
 c007b30:	2b00      	cmp	r3, #0
 c007b32:	6093      	str	r3, [r2, #8]
 c007b34:	b410      	push	{r4}
 c007b36:	da08      	bge.n	c007b4a <__sfputc_r+0x1e>
 c007b38:	6994      	ldr	r4, [r2, #24]
 c007b3a:	42a3      	cmp	r3, r4
 c007b3c:	db01      	blt.n	c007b42 <__sfputc_r+0x16>
 c007b3e:	290a      	cmp	r1, #10
 c007b40:	d103      	bne.n	c007b4a <__sfputc_r+0x1e>
 c007b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 c007b46:	f000 bb35 	b.w	c0081b4 <__swbuf_r>
 c007b4a:	6813      	ldr	r3, [r2, #0]
 c007b4c:	1c58      	adds	r0, r3, #1
 c007b4e:	6010      	str	r0, [r2, #0]
 c007b50:	4608      	mov	r0, r1
 c007b52:	7019      	strb	r1, [r3, #0]
 c007b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 c007b58:	4770      	bx	lr

0c007b5a <__sfputs_r>:
 c007b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c007b5c:	4606      	mov	r6, r0
 c007b5e:	460f      	mov	r7, r1
 c007b60:	4614      	mov	r4, r2
 c007b62:	18d5      	adds	r5, r2, r3
 c007b64:	42ac      	cmp	r4, r5
 c007b66:	d101      	bne.n	c007b6c <__sfputs_r+0x12>
 c007b68:	2000      	movs	r0, #0
 c007b6a:	e007      	b.n	c007b7c <__sfputs_r+0x22>
 c007b6c:	463a      	mov	r2, r7
 c007b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 c007b72:	4630      	mov	r0, r6
 c007b74:	f7ff ffda 	bl	c007b2c <__sfputc_r>
 c007b78:	1c43      	adds	r3, r0, #1
 c007b7a:	d1f3      	bne.n	c007b64 <__sfputs_r+0xa>
 c007b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0c007b80 <_vfiprintf_r>:
 c007b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c007b84:	460d      	mov	r5, r1
 c007b86:	b09d      	sub	sp, #116	; 0x74
 c007b88:	4614      	mov	r4, r2
 c007b8a:	4698      	mov	r8, r3
 c007b8c:	4606      	mov	r6, r0
 c007b8e:	b118      	cbz	r0, c007b98 <_vfiprintf_r+0x18>
 c007b90:	6983      	ldr	r3, [r0, #24]
 c007b92:	b90b      	cbnz	r3, c007b98 <_vfiprintf_r+0x18>
 c007b94:	f7ff fd3a 	bl	c00760c <__sinit>
 c007b98:	4b89      	ldr	r3, [pc, #548]	; (c007dc0 <_vfiprintf_r+0x240>)
 c007b9a:	429d      	cmp	r5, r3
 c007b9c:	d11b      	bne.n	c007bd6 <_vfiprintf_r+0x56>
 c007b9e:	6875      	ldr	r5, [r6, #4]
 c007ba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c007ba2:	07d9      	lsls	r1, r3, #31
 c007ba4:	d405      	bmi.n	c007bb2 <_vfiprintf_r+0x32>
 c007ba6:	89ab      	ldrh	r3, [r5, #12]
 c007ba8:	059a      	lsls	r2, r3, #22
 c007baa:	d402      	bmi.n	c007bb2 <_vfiprintf_r+0x32>
 c007bac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c007bae:	f7ff fdcb 	bl	c007748 <__retarget_lock_acquire_recursive>
 c007bb2:	89ab      	ldrh	r3, [r5, #12]
 c007bb4:	071b      	lsls	r3, r3, #28
 c007bb6:	d501      	bpl.n	c007bbc <_vfiprintf_r+0x3c>
 c007bb8:	692b      	ldr	r3, [r5, #16]
 c007bba:	b9eb      	cbnz	r3, c007bf8 <_vfiprintf_r+0x78>
 c007bbc:	4629      	mov	r1, r5
 c007bbe:	4630      	mov	r0, r6
 c007bc0:	f000 fb5c 	bl	c00827c <__swsetup_r>
 c007bc4:	b1c0      	cbz	r0, c007bf8 <_vfiprintf_r+0x78>
 c007bc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c007bc8:	07dc      	lsls	r4, r3, #31
 c007bca:	d50e      	bpl.n	c007bea <_vfiprintf_r+0x6a>
 c007bcc:	f04f 30ff 	mov.w	r0, #4294967295
 c007bd0:	b01d      	add	sp, #116	; 0x74
 c007bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c007bd6:	4b7b      	ldr	r3, [pc, #492]	; (c007dc4 <_vfiprintf_r+0x244>)
 c007bd8:	429d      	cmp	r5, r3
 c007bda:	d101      	bne.n	c007be0 <_vfiprintf_r+0x60>
 c007bdc:	68b5      	ldr	r5, [r6, #8]
 c007bde:	e7df      	b.n	c007ba0 <_vfiprintf_r+0x20>
 c007be0:	4b79      	ldr	r3, [pc, #484]	; (c007dc8 <_vfiprintf_r+0x248>)
 c007be2:	429d      	cmp	r5, r3
 c007be4:	bf08      	it	eq
 c007be6:	68f5      	ldreq	r5, [r6, #12]
 c007be8:	e7da      	b.n	c007ba0 <_vfiprintf_r+0x20>
 c007bea:	89ab      	ldrh	r3, [r5, #12]
 c007bec:	0598      	lsls	r0, r3, #22
 c007bee:	d4ed      	bmi.n	c007bcc <_vfiprintf_r+0x4c>
 c007bf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c007bf2:	f7ff fdaa 	bl	c00774a <__retarget_lock_release_recursive>
 c007bf6:	e7e9      	b.n	c007bcc <_vfiprintf_r+0x4c>
 c007bf8:	2300      	movs	r3, #0
 c007bfa:	f8cd 800c 	str.w	r8, [sp, #12]
 c007bfe:	f04f 0901 	mov.w	r9, #1
 c007c02:	f8df 81c8 	ldr.w	r8, [pc, #456]	; c007dcc <_vfiprintf_r+0x24c>
 c007c06:	9309      	str	r3, [sp, #36]	; 0x24
 c007c08:	2320      	movs	r3, #32
 c007c0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 c007c0e:	2330      	movs	r3, #48	; 0x30
 c007c10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 c007c14:	4623      	mov	r3, r4
 c007c16:	469a      	mov	sl, r3
 c007c18:	f813 2b01 	ldrb.w	r2, [r3], #1
 c007c1c:	b10a      	cbz	r2, c007c22 <_vfiprintf_r+0xa2>
 c007c1e:	2a25      	cmp	r2, #37	; 0x25
 c007c20:	d1f9      	bne.n	c007c16 <_vfiprintf_r+0x96>
 c007c22:	ebba 0b04 	subs.w	fp, sl, r4
 c007c26:	d00b      	beq.n	c007c40 <_vfiprintf_r+0xc0>
 c007c28:	465b      	mov	r3, fp
 c007c2a:	4622      	mov	r2, r4
 c007c2c:	4629      	mov	r1, r5
 c007c2e:	4630      	mov	r0, r6
 c007c30:	f7ff ff93 	bl	c007b5a <__sfputs_r>
 c007c34:	3001      	adds	r0, #1
 c007c36:	f000 80aa 	beq.w	c007d8e <_vfiprintf_r+0x20e>
 c007c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 c007c3c:	445a      	add	r2, fp
 c007c3e:	9209      	str	r2, [sp, #36]	; 0x24
 c007c40:	f89a 3000 	ldrb.w	r3, [sl]
 c007c44:	2b00      	cmp	r3, #0
 c007c46:	f000 80a2 	beq.w	c007d8e <_vfiprintf_r+0x20e>
 c007c4a:	2300      	movs	r3, #0
 c007c4c:	f04f 32ff 	mov.w	r2, #4294967295
 c007c50:	f10a 0a01 	add.w	sl, sl, #1
 c007c54:	9304      	str	r3, [sp, #16]
 c007c56:	9307      	str	r3, [sp, #28]
 c007c58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 c007c5c:	931a      	str	r3, [sp, #104]	; 0x68
 c007c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c007c62:	4654      	mov	r4, sl
 c007c64:	2205      	movs	r2, #5
 c007c66:	4859      	ldr	r0, [pc, #356]	; (c007dcc <_vfiprintf_r+0x24c>)
 c007c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 c007c6c:	f000 fcbc 	bl	c0085e8 <memchr>
 c007c70:	9a04      	ldr	r2, [sp, #16]
 c007c72:	b9d8      	cbnz	r0, c007cac <_vfiprintf_r+0x12c>
 c007c74:	06d1      	lsls	r1, r2, #27
 c007c76:	bf44      	itt	mi
 c007c78:	2320      	movmi	r3, #32
 c007c7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c007c7e:	0713      	lsls	r3, r2, #28
 c007c80:	bf44      	itt	mi
 c007c82:	232b      	movmi	r3, #43	; 0x2b
 c007c84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c007c88:	f89a 3000 	ldrb.w	r3, [sl]
 c007c8c:	2b2a      	cmp	r3, #42	; 0x2a
 c007c8e:	d015      	beq.n	c007cbc <_vfiprintf_r+0x13c>
 c007c90:	9a07      	ldr	r2, [sp, #28]
 c007c92:	4654      	mov	r4, sl
 c007c94:	2000      	movs	r0, #0
 c007c96:	f04f 0c0a 	mov.w	ip, #10
 c007c9a:	4621      	mov	r1, r4
 c007c9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 c007ca0:	3b30      	subs	r3, #48	; 0x30
 c007ca2:	2b09      	cmp	r3, #9
 c007ca4:	d94e      	bls.n	c007d44 <_vfiprintf_r+0x1c4>
 c007ca6:	b1b0      	cbz	r0, c007cd6 <_vfiprintf_r+0x156>
 c007ca8:	9207      	str	r2, [sp, #28]
 c007caa:	e014      	b.n	c007cd6 <_vfiprintf_r+0x156>
 c007cac:	eba0 0308 	sub.w	r3, r0, r8
 c007cb0:	46a2      	mov	sl, r4
 c007cb2:	fa09 f303 	lsl.w	r3, r9, r3
 c007cb6:	4313      	orrs	r3, r2
 c007cb8:	9304      	str	r3, [sp, #16]
 c007cba:	e7d2      	b.n	c007c62 <_vfiprintf_r+0xe2>
 c007cbc:	9b03      	ldr	r3, [sp, #12]
 c007cbe:	1d19      	adds	r1, r3, #4
 c007cc0:	681b      	ldr	r3, [r3, #0]
 c007cc2:	2b00      	cmp	r3, #0
 c007cc4:	9103      	str	r1, [sp, #12]
 c007cc6:	bfbb      	ittet	lt
 c007cc8:	425b      	neglt	r3, r3
 c007cca:	f042 0202 	orrlt.w	r2, r2, #2
 c007cce:	9307      	strge	r3, [sp, #28]
 c007cd0:	9307      	strlt	r3, [sp, #28]
 c007cd2:	bfb8      	it	lt
 c007cd4:	9204      	strlt	r2, [sp, #16]
 c007cd6:	7823      	ldrb	r3, [r4, #0]
 c007cd8:	2b2e      	cmp	r3, #46	; 0x2e
 c007cda:	d10c      	bne.n	c007cf6 <_vfiprintf_r+0x176>
 c007cdc:	7863      	ldrb	r3, [r4, #1]
 c007cde:	2b2a      	cmp	r3, #42	; 0x2a
 c007ce0:	d135      	bne.n	c007d4e <_vfiprintf_r+0x1ce>
 c007ce2:	9b03      	ldr	r3, [sp, #12]
 c007ce4:	3402      	adds	r4, #2
 c007ce6:	1d1a      	adds	r2, r3, #4
 c007ce8:	681b      	ldr	r3, [r3, #0]
 c007cea:	2b00      	cmp	r3, #0
 c007cec:	9203      	str	r2, [sp, #12]
 c007cee:	bfb8      	it	lt
 c007cf0:	f04f 33ff 	movlt.w	r3, #4294967295
 c007cf4:	9305      	str	r3, [sp, #20]
 c007cf6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; c007ddc <_vfiprintf_r+0x25c>
 c007cfa:	2203      	movs	r2, #3
 c007cfc:	7821      	ldrb	r1, [r4, #0]
 c007cfe:	4650      	mov	r0, sl
 c007d00:	f000 fc72 	bl	c0085e8 <memchr>
 c007d04:	b140      	cbz	r0, c007d18 <_vfiprintf_r+0x198>
 c007d06:	2340      	movs	r3, #64	; 0x40
 c007d08:	eba0 000a 	sub.w	r0, r0, sl
 c007d0c:	3401      	adds	r4, #1
 c007d0e:	fa03 f000 	lsl.w	r0, r3, r0
 c007d12:	9b04      	ldr	r3, [sp, #16]
 c007d14:	4303      	orrs	r3, r0
 c007d16:	9304      	str	r3, [sp, #16]
 c007d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 c007d1c:	2206      	movs	r2, #6
 c007d1e:	482c      	ldr	r0, [pc, #176]	; (c007dd0 <_vfiprintf_r+0x250>)
 c007d20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 c007d24:	f000 fc60 	bl	c0085e8 <memchr>
 c007d28:	2800      	cmp	r0, #0
 c007d2a:	d03f      	beq.n	c007dac <_vfiprintf_r+0x22c>
 c007d2c:	4b29      	ldr	r3, [pc, #164]	; (c007dd4 <_vfiprintf_r+0x254>)
 c007d2e:	bb1b      	cbnz	r3, c007d78 <_vfiprintf_r+0x1f8>
 c007d30:	9b03      	ldr	r3, [sp, #12]
 c007d32:	3307      	adds	r3, #7
 c007d34:	f023 0307 	bic.w	r3, r3, #7
 c007d38:	3308      	adds	r3, #8
 c007d3a:	9303      	str	r3, [sp, #12]
 c007d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 c007d3e:	443b      	add	r3, r7
 c007d40:	9309      	str	r3, [sp, #36]	; 0x24
 c007d42:	e767      	b.n	c007c14 <_vfiprintf_r+0x94>
 c007d44:	fb0c 3202 	mla	r2, ip, r2, r3
 c007d48:	460c      	mov	r4, r1
 c007d4a:	2001      	movs	r0, #1
 c007d4c:	e7a5      	b.n	c007c9a <_vfiprintf_r+0x11a>
 c007d4e:	2300      	movs	r3, #0
 c007d50:	3401      	adds	r4, #1
 c007d52:	f04f 0c0a 	mov.w	ip, #10
 c007d56:	4619      	mov	r1, r3
 c007d58:	9305      	str	r3, [sp, #20]
 c007d5a:	4620      	mov	r0, r4
 c007d5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 c007d60:	3a30      	subs	r2, #48	; 0x30
 c007d62:	2a09      	cmp	r2, #9
 c007d64:	d903      	bls.n	c007d6e <_vfiprintf_r+0x1ee>
 c007d66:	2b00      	cmp	r3, #0
 c007d68:	d0c5      	beq.n	c007cf6 <_vfiprintf_r+0x176>
 c007d6a:	9105      	str	r1, [sp, #20]
 c007d6c:	e7c3      	b.n	c007cf6 <_vfiprintf_r+0x176>
 c007d6e:	fb0c 2101 	mla	r1, ip, r1, r2
 c007d72:	4604      	mov	r4, r0
 c007d74:	2301      	movs	r3, #1
 c007d76:	e7f0      	b.n	c007d5a <_vfiprintf_r+0x1da>
 c007d78:	ab03      	add	r3, sp, #12
 c007d7a:	462a      	mov	r2, r5
 c007d7c:	a904      	add	r1, sp, #16
 c007d7e:	4630      	mov	r0, r6
 c007d80:	9300      	str	r3, [sp, #0]
 c007d82:	4b15      	ldr	r3, [pc, #84]	; (c007dd8 <_vfiprintf_r+0x258>)
 c007d84:	e000      	b.n	c007d88 <_vfiprintf_r+0x208>
 c007d86:	bf00      	nop
 c007d88:	4607      	mov	r7, r0
 c007d8a:	1c78      	adds	r0, r7, #1
 c007d8c:	d1d6      	bne.n	c007d3c <_vfiprintf_r+0x1bc>
 c007d8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c007d90:	07d9      	lsls	r1, r3, #31
 c007d92:	d405      	bmi.n	c007da0 <_vfiprintf_r+0x220>
 c007d94:	89ab      	ldrh	r3, [r5, #12]
 c007d96:	059a      	lsls	r2, r3, #22
 c007d98:	d402      	bmi.n	c007da0 <_vfiprintf_r+0x220>
 c007d9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c007d9c:	f7ff fcd5 	bl	c00774a <__retarget_lock_release_recursive>
 c007da0:	89ab      	ldrh	r3, [r5, #12]
 c007da2:	065b      	lsls	r3, r3, #25
 c007da4:	f53f af12 	bmi.w	c007bcc <_vfiprintf_r+0x4c>
 c007da8:	9809      	ldr	r0, [sp, #36]	; 0x24
 c007daa:	e711      	b.n	c007bd0 <_vfiprintf_r+0x50>
 c007dac:	ab03      	add	r3, sp, #12
 c007dae:	462a      	mov	r2, r5
 c007db0:	a904      	add	r1, sp, #16
 c007db2:	4630      	mov	r0, r6
 c007db4:	9300      	str	r3, [sp, #0]
 c007db6:	4b08      	ldr	r3, [pc, #32]	; (c007dd8 <_vfiprintf_r+0x258>)
 c007db8:	f000 f882 	bl	c007ec0 <_printf_i>
 c007dbc:	e7e4      	b.n	c007d88 <_vfiprintf_r+0x208>
 c007dbe:	bf00      	nop
 c007dc0:	0c008d74 	.word	0x0c008d74
 c007dc4:	0c008d94 	.word	0x0c008d94
 c007dc8:	0c008d54 	.word	0x0c008d54
 c007dcc:	0c008db4 	.word	0x0c008db4
 c007dd0:	0c008dbe 	.word	0x0c008dbe
 c007dd4:	00000000 	.word	0x00000000
 c007dd8:	0c007b5b 	.word	0x0c007b5b
 c007ddc:	0c008dba 	.word	0x0c008dba

0c007de0 <_printf_common>:
 c007de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c007de4:	4616      	mov	r6, r2
 c007de6:	4699      	mov	r9, r3
 c007de8:	688a      	ldr	r2, [r1, #8]
 c007dea:	4607      	mov	r7, r0
 c007dec:	690b      	ldr	r3, [r1, #16]
 c007dee:	460c      	mov	r4, r1
 c007df0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 c007df4:	4293      	cmp	r3, r2
 c007df6:	bfb8      	it	lt
 c007df8:	4613      	movlt	r3, r2
 c007dfa:	6033      	str	r3, [r6, #0]
 c007dfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 c007e00:	b10a      	cbz	r2, c007e06 <_printf_common+0x26>
 c007e02:	3301      	adds	r3, #1
 c007e04:	6033      	str	r3, [r6, #0]
 c007e06:	6823      	ldr	r3, [r4, #0]
 c007e08:	0699      	lsls	r1, r3, #26
 c007e0a:	bf42      	ittt	mi
 c007e0c:	6833      	ldrmi	r3, [r6, #0]
 c007e0e:	3302      	addmi	r3, #2
 c007e10:	6033      	strmi	r3, [r6, #0]
 c007e12:	6825      	ldr	r5, [r4, #0]
 c007e14:	f015 0506 	ands.w	r5, r5, #6
 c007e18:	d106      	bne.n	c007e28 <_printf_common+0x48>
 c007e1a:	f104 0a19 	add.w	sl, r4, #25
 c007e1e:	68e3      	ldr	r3, [r4, #12]
 c007e20:	6832      	ldr	r2, [r6, #0]
 c007e22:	1a9b      	subs	r3, r3, r2
 c007e24:	42ab      	cmp	r3, r5
 c007e26:	dc29      	bgt.n	c007e7c <_printf_common+0x9c>
 c007e28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 c007e2c:	1e13      	subs	r3, r2, #0
 c007e2e:	6822      	ldr	r2, [r4, #0]
 c007e30:	bf18      	it	ne
 c007e32:	2301      	movne	r3, #1
 c007e34:	0692      	lsls	r2, r2, #26
 c007e36:	d42e      	bmi.n	c007e96 <_printf_common+0xb6>
 c007e38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 c007e3c:	4649      	mov	r1, r9
 c007e3e:	4638      	mov	r0, r7
 c007e40:	47c0      	blx	r8
 c007e42:	3001      	adds	r0, #1
 c007e44:	d021      	beq.n	c007e8a <_printf_common+0xaa>
 c007e46:	6823      	ldr	r3, [r4, #0]
 c007e48:	341a      	adds	r4, #26
 c007e4a:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 c007e4e:	f003 0306 	and.w	r3, r3, #6
 c007e52:	6832      	ldr	r2, [r6, #0]
 c007e54:	2600      	movs	r6, #0
 c007e56:	2b04      	cmp	r3, #4
 c007e58:	f854 3c12 	ldr.w	r3, [r4, #-18]
 c007e5c:	bf08      	it	eq
 c007e5e:	1aad      	subeq	r5, r5, r2
 c007e60:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 c007e64:	bf14      	ite	ne
 c007e66:	2500      	movne	r5, #0
 c007e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 c007e6c:	4293      	cmp	r3, r2
 c007e6e:	bfc4      	itt	gt
 c007e70:	1a9b      	subgt	r3, r3, r2
 c007e72:	18ed      	addgt	r5, r5, r3
 c007e74:	42b5      	cmp	r5, r6
 c007e76:	d11a      	bne.n	c007eae <_printf_common+0xce>
 c007e78:	2000      	movs	r0, #0
 c007e7a:	e008      	b.n	c007e8e <_printf_common+0xae>
 c007e7c:	2301      	movs	r3, #1
 c007e7e:	4652      	mov	r2, sl
 c007e80:	4649      	mov	r1, r9
 c007e82:	4638      	mov	r0, r7
 c007e84:	47c0      	blx	r8
 c007e86:	3001      	adds	r0, #1
 c007e88:	d103      	bne.n	c007e92 <_printf_common+0xb2>
 c007e8a:	f04f 30ff 	mov.w	r0, #4294967295
 c007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c007e92:	3501      	adds	r5, #1
 c007e94:	e7c3      	b.n	c007e1e <_printf_common+0x3e>
 c007e96:	18e1      	adds	r1, r4, r3
 c007e98:	1c5a      	adds	r2, r3, #1
 c007e9a:	2030      	movs	r0, #48	; 0x30
 c007e9c:	3302      	adds	r3, #2
 c007e9e:	4422      	add	r2, r4
 c007ea0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 c007ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 c007ea8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 c007eac:	e7c4      	b.n	c007e38 <_printf_common+0x58>
 c007eae:	2301      	movs	r3, #1
 c007eb0:	4622      	mov	r2, r4
 c007eb2:	4649      	mov	r1, r9
 c007eb4:	4638      	mov	r0, r7
 c007eb6:	47c0      	blx	r8
 c007eb8:	3001      	adds	r0, #1
 c007eba:	d0e6      	beq.n	c007e8a <_printf_common+0xaa>
 c007ebc:	3601      	adds	r6, #1
 c007ebe:	e7d9      	b.n	c007e74 <_printf_common+0x94>

0c007ec0 <_printf_i>:
 c007ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c007ec4:	7e0f      	ldrb	r7, [r1, #24]
 c007ec6:	4691      	mov	r9, r2
 c007ec8:	4680      	mov	r8, r0
 c007eca:	460c      	mov	r4, r1
 c007ecc:	2f78      	cmp	r7, #120	; 0x78
 c007ece:	469a      	mov	sl, r3
 c007ed0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 c007ed2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 c007ed6:	d807      	bhi.n	c007ee8 <_printf_i+0x28>
 c007ed8:	2f62      	cmp	r7, #98	; 0x62
 c007eda:	d80a      	bhi.n	c007ef2 <_printf_i+0x32>
 c007edc:	2f00      	cmp	r7, #0
 c007ede:	f000 80d8 	beq.w	c008092 <_printf_i+0x1d2>
 c007ee2:	2f58      	cmp	r7, #88	; 0x58
 c007ee4:	f000 80a3 	beq.w	c00802e <_printf_i+0x16e>
 c007ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 c007eec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 c007ef0:	e03a      	b.n	c007f68 <_printf_i+0xa8>
 c007ef2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 c007ef6:	2b15      	cmp	r3, #21
 c007ef8:	d8f6      	bhi.n	c007ee8 <_printf_i+0x28>
 c007efa:	a101      	add	r1, pc, #4	; (adr r1, c007f00 <_printf_i+0x40>)
 c007efc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 c007f00:	0c007f59 	.word	0x0c007f59
 c007f04:	0c007f6d 	.word	0x0c007f6d
 c007f08:	0c007ee9 	.word	0x0c007ee9
 c007f0c:	0c007ee9 	.word	0x0c007ee9
 c007f10:	0c007ee9 	.word	0x0c007ee9
 c007f14:	0c007ee9 	.word	0x0c007ee9
 c007f18:	0c007f6d 	.word	0x0c007f6d
 c007f1c:	0c007ee9 	.word	0x0c007ee9
 c007f20:	0c007ee9 	.word	0x0c007ee9
 c007f24:	0c007ee9 	.word	0x0c007ee9
 c007f28:	0c007ee9 	.word	0x0c007ee9
 c007f2c:	0c008079 	.word	0x0c008079
 c007f30:	0c007f9d 	.word	0x0c007f9d
 c007f34:	0c00805b 	.word	0x0c00805b
 c007f38:	0c007ee9 	.word	0x0c007ee9
 c007f3c:	0c007ee9 	.word	0x0c007ee9
 c007f40:	0c00809b 	.word	0x0c00809b
 c007f44:	0c007ee9 	.word	0x0c007ee9
 c007f48:	0c007f9d 	.word	0x0c007f9d
 c007f4c:	0c007ee9 	.word	0x0c007ee9
 c007f50:	0c007ee9 	.word	0x0c007ee9
 c007f54:	0c008063 	.word	0x0c008063
 c007f58:	682b      	ldr	r3, [r5, #0]
 c007f5a:	1d1a      	adds	r2, r3, #4
 c007f5c:	681b      	ldr	r3, [r3, #0]
 c007f5e:	602a      	str	r2, [r5, #0]
 c007f60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 c007f64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 c007f68:	2301      	movs	r3, #1
 c007f6a:	e0a3      	b.n	c0080b4 <_printf_i+0x1f4>
 c007f6c:	6820      	ldr	r0, [r4, #0]
 c007f6e:	6829      	ldr	r1, [r5, #0]
 c007f70:	0606      	lsls	r6, r0, #24
 c007f72:	f101 0304 	add.w	r3, r1, #4
 c007f76:	d50a      	bpl.n	c007f8e <_printf_i+0xce>
 c007f78:	680e      	ldr	r6, [r1, #0]
 c007f7a:	602b      	str	r3, [r5, #0]
 c007f7c:	2e00      	cmp	r6, #0
 c007f7e:	da03      	bge.n	c007f88 <_printf_i+0xc8>
 c007f80:	232d      	movs	r3, #45	; 0x2d
 c007f82:	4276      	negs	r6, r6
 c007f84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 c007f88:	485e      	ldr	r0, [pc, #376]	; (c008104 <_printf_i+0x244>)
 c007f8a:	230a      	movs	r3, #10
 c007f8c:	e019      	b.n	c007fc2 <_printf_i+0x102>
 c007f8e:	680e      	ldr	r6, [r1, #0]
 c007f90:	f010 0f40 	tst.w	r0, #64	; 0x40
 c007f94:	602b      	str	r3, [r5, #0]
 c007f96:	bf18      	it	ne
 c007f98:	b236      	sxthne	r6, r6
 c007f9a:	e7ef      	b.n	c007f7c <_printf_i+0xbc>
 c007f9c:	682b      	ldr	r3, [r5, #0]
 c007f9e:	6820      	ldr	r0, [r4, #0]
 c007fa0:	1d19      	adds	r1, r3, #4
 c007fa2:	6029      	str	r1, [r5, #0]
 c007fa4:	0601      	lsls	r1, r0, #24
 c007fa6:	d501      	bpl.n	c007fac <_printf_i+0xec>
 c007fa8:	681e      	ldr	r6, [r3, #0]
 c007faa:	e002      	b.n	c007fb2 <_printf_i+0xf2>
 c007fac:	0646      	lsls	r6, r0, #25
 c007fae:	d5fb      	bpl.n	c007fa8 <_printf_i+0xe8>
 c007fb0:	881e      	ldrh	r6, [r3, #0]
 c007fb2:	2f6f      	cmp	r7, #111	; 0x6f
 c007fb4:	4853      	ldr	r0, [pc, #332]	; (c008104 <_printf_i+0x244>)
 c007fb6:	bf0c      	ite	eq
 c007fb8:	2308      	moveq	r3, #8
 c007fba:	230a      	movne	r3, #10
 c007fbc:	2100      	movs	r1, #0
 c007fbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 c007fc2:	6865      	ldr	r5, [r4, #4]
 c007fc4:	2d00      	cmp	r5, #0
 c007fc6:	60a5      	str	r5, [r4, #8]
 c007fc8:	bfa2      	ittt	ge
 c007fca:	6821      	ldrge	r1, [r4, #0]
 c007fcc:	f021 0104 	bicge.w	r1, r1, #4
 c007fd0:	6021      	strge	r1, [r4, #0]
 c007fd2:	b90e      	cbnz	r6, c007fd8 <_printf_i+0x118>
 c007fd4:	2d00      	cmp	r5, #0
 c007fd6:	d04d      	beq.n	c008074 <_printf_i+0x1b4>
 c007fd8:	4615      	mov	r5, r2
 c007fda:	fbb6 f1f3 	udiv	r1, r6, r3
 c007fde:	fb03 6711 	mls	r7, r3, r1, r6
 c007fe2:	5dc7      	ldrb	r7, [r0, r7]
 c007fe4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 c007fe8:	4637      	mov	r7, r6
 c007fea:	460e      	mov	r6, r1
 c007fec:	42bb      	cmp	r3, r7
 c007fee:	d9f4      	bls.n	c007fda <_printf_i+0x11a>
 c007ff0:	2b08      	cmp	r3, #8
 c007ff2:	d10b      	bne.n	c00800c <_printf_i+0x14c>
 c007ff4:	6823      	ldr	r3, [r4, #0]
 c007ff6:	07de      	lsls	r6, r3, #31
 c007ff8:	d508      	bpl.n	c00800c <_printf_i+0x14c>
 c007ffa:	6923      	ldr	r3, [r4, #16]
 c007ffc:	6861      	ldr	r1, [r4, #4]
 c007ffe:	4299      	cmp	r1, r3
 c008000:	bfde      	ittt	le
 c008002:	2330      	movle	r3, #48	; 0x30
 c008004:	f805 3c01 	strble.w	r3, [r5, #-1]
 c008008:	f105 35ff 	addle.w	r5, r5, #4294967295
 c00800c:	1b52      	subs	r2, r2, r5
 c00800e:	6122      	str	r2, [r4, #16]
 c008010:	464b      	mov	r3, r9
 c008012:	aa03      	add	r2, sp, #12
 c008014:	4621      	mov	r1, r4
 c008016:	4640      	mov	r0, r8
 c008018:	f8cd a000 	str.w	sl, [sp]
 c00801c:	f7ff fee0 	bl	c007de0 <_printf_common>
 c008020:	3001      	adds	r0, #1
 c008022:	d14c      	bne.n	c0080be <_printf_i+0x1fe>
 c008024:	f04f 30ff 	mov.w	r0, #4294967295
 c008028:	b004      	add	sp, #16
 c00802a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00802e:	4835      	ldr	r0, [pc, #212]	; (c008104 <_printf_i+0x244>)
 c008030:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 c008034:	6829      	ldr	r1, [r5, #0]
 c008036:	6823      	ldr	r3, [r4, #0]
 c008038:	f851 6b04 	ldr.w	r6, [r1], #4
 c00803c:	6029      	str	r1, [r5, #0]
 c00803e:	061d      	lsls	r5, r3, #24
 c008040:	d514      	bpl.n	c00806c <_printf_i+0x1ac>
 c008042:	07df      	lsls	r7, r3, #31
 c008044:	bf44      	itt	mi
 c008046:	f043 0320 	orrmi.w	r3, r3, #32
 c00804a:	6023      	strmi	r3, [r4, #0]
 c00804c:	b91e      	cbnz	r6, c008056 <_printf_i+0x196>
 c00804e:	6823      	ldr	r3, [r4, #0]
 c008050:	f023 0320 	bic.w	r3, r3, #32
 c008054:	6023      	str	r3, [r4, #0]
 c008056:	2310      	movs	r3, #16
 c008058:	e7b0      	b.n	c007fbc <_printf_i+0xfc>
 c00805a:	6823      	ldr	r3, [r4, #0]
 c00805c:	f043 0320 	orr.w	r3, r3, #32
 c008060:	6023      	str	r3, [r4, #0]
 c008062:	2378      	movs	r3, #120	; 0x78
 c008064:	4828      	ldr	r0, [pc, #160]	; (c008108 <_printf_i+0x248>)
 c008066:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 c00806a:	e7e3      	b.n	c008034 <_printf_i+0x174>
 c00806c:	0659      	lsls	r1, r3, #25
 c00806e:	bf48      	it	mi
 c008070:	b2b6      	uxthmi	r6, r6
 c008072:	e7e6      	b.n	c008042 <_printf_i+0x182>
 c008074:	4615      	mov	r5, r2
 c008076:	e7bb      	b.n	c007ff0 <_printf_i+0x130>
 c008078:	682b      	ldr	r3, [r5, #0]
 c00807a:	6826      	ldr	r6, [r4, #0]
 c00807c:	1d18      	adds	r0, r3, #4
 c00807e:	6961      	ldr	r1, [r4, #20]
 c008080:	6028      	str	r0, [r5, #0]
 c008082:	0635      	lsls	r5, r6, #24
 c008084:	681b      	ldr	r3, [r3, #0]
 c008086:	d501      	bpl.n	c00808c <_printf_i+0x1cc>
 c008088:	6019      	str	r1, [r3, #0]
 c00808a:	e002      	b.n	c008092 <_printf_i+0x1d2>
 c00808c:	0670      	lsls	r0, r6, #25
 c00808e:	d5fb      	bpl.n	c008088 <_printf_i+0x1c8>
 c008090:	8019      	strh	r1, [r3, #0]
 c008092:	2300      	movs	r3, #0
 c008094:	4615      	mov	r5, r2
 c008096:	6123      	str	r3, [r4, #16]
 c008098:	e7ba      	b.n	c008010 <_printf_i+0x150>
 c00809a:	682b      	ldr	r3, [r5, #0]
 c00809c:	2100      	movs	r1, #0
 c00809e:	1d1a      	adds	r2, r3, #4
 c0080a0:	602a      	str	r2, [r5, #0]
 c0080a2:	681d      	ldr	r5, [r3, #0]
 c0080a4:	6862      	ldr	r2, [r4, #4]
 c0080a6:	4628      	mov	r0, r5
 c0080a8:	f000 fa9e 	bl	c0085e8 <memchr>
 c0080ac:	b108      	cbz	r0, c0080b2 <_printf_i+0x1f2>
 c0080ae:	1b40      	subs	r0, r0, r5
 c0080b0:	6060      	str	r0, [r4, #4]
 c0080b2:	6863      	ldr	r3, [r4, #4]
 c0080b4:	6123      	str	r3, [r4, #16]
 c0080b6:	2300      	movs	r3, #0
 c0080b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 c0080bc:	e7a8      	b.n	c008010 <_printf_i+0x150>
 c0080be:	6923      	ldr	r3, [r4, #16]
 c0080c0:	462a      	mov	r2, r5
 c0080c2:	4649      	mov	r1, r9
 c0080c4:	4640      	mov	r0, r8
 c0080c6:	47d0      	blx	sl
 c0080c8:	3001      	adds	r0, #1
 c0080ca:	d0ab      	beq.n	c008024 <_printf_i+0x164>
 c0080cc:	6823      	ldr	r3, [r4, #0]
 c0080ce:	079b      	lsls	r3, r3, #30
 c0080d0:	d413      	bmi.n	c0080fa <_printf_i+0x23a>
 c0080d2:	68e0      	ldr	r0, [r4, #12]
 c0080d4:	9b03      	ldr	r3, [sp, #12]
 c0080d6:	4298      	cmp	r0, r3
 c0080d8:	bfb8      	it	lt
 c0080da:	4618      	movlt	r0, r3
 c0080dc:	e7a4      	b.n	c008028 <_printf_i+0x168>
 c0080de:	2301      	movs	r3, #1
 c0080e0:	4632      	mov	r2, r6
 c0080e2:	4649      	mov	r1, r9
 c0080e4:	4640      	mov	r0, r8
 c0080e6:	47d0      	blx	sl
 c0080e8:	3001      	adds	r0, #1
 c0080ea:	d09b      	beq.n	c008024 <_printf_i+0x164>
 c0080ec:	3501      	adds	r5, #1
 c0080ee:	68e3      	ldr	r3, [r4, #12]
 c0080f0:	9903      	ldr	r1, [sp, #12]
 c0080f2:	1a5b      	subs	r3, r3, r1
 c0080f4:	42ab      	cmp	r3, r5
 c0080f6:	dcf2      	bgt.n	c0080de <_printf_i+0x21e>
 c0080f8:	e7eb      	b.n	c0080d2 <_printf_i+0x212>
 c0080fa:	2500      	movs	r5, #0
 c0080fc:	f104 0619 	add.w	r6, r4, #25
 c008100:	e7f5      	b.n	c0080ee <_printf_i+0x22e>
 c008102:	bf00      	nop
 c008104:	0c008dc5 	.word	0x0c008dc5
 c008108:	0c008dd6 	.word	0x0c008dd6

0c00810c <_sbrk_r>:
 c00810c:	b538      	push	{r3, r4, r5, lr}
 c00810e:	2300      	movs	r3, #0
 c008110:	4d05      	ldr	r5, [pc, #20]	; (c008128 <_sbrk_r+0x1c>)
 c008112:	4604      	mov	r4, r0
 c008114:	4608      	mov	r0, r1
 c008116:	602b      	str	r3, [r5, #0]
 c008118:	f7f9 ffc0 	bl	c00209c <_sbrk>
 c00811c:	1c43      	adds	r3, r0, #1
 c00811e:	d102      	bne.n	c008126 <_sbrk_r+0x1a>
 c008120:	682b      	ldr	r3, [r5, #0]
 c008122:	b103      	cbz	r3, c008126 <_sbrk_r+0x1a>
 c008124:	6023      	str	r3, [r4, #0]
 c008126:	bd38      	pop	{r3, r4, r5, pc}
 c008128:	30001ca4 	.word	0x30001ca4

0c00812c <__sread>:
 c00812c:	b510      	push	{r4, lr}
 c00812e:	460c      	mov	r4, r1
 c008130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008134:	f000 fb16 	bl	c008764 <_read_r>
 c008138:	2800      	cmp	r0, #0
 c00813a:	bfab      	itete	ge
 c00813c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 c00813e:	89a3      	ldrhlt	r3, [r4, #12]
 c008140:	181b      	addge	r3, r3, r0
 c008142:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 c008146:	bfac      	ite	ge
 c008148:	6563      	strge	r3, [r4, #84]	; 0x54
 c00814a:	81a3      	strhlt	r3, [r4, #12]
 c00814c:	bd10      	pop	{r4, pc}

0c00814e <__swrite>:
 c00814e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c008152:	461f      	mov	r7, r3
 c008154:	898b      	ldrh	r3, [r1, #12]
 c008156:	4605      	mov	r5, r0
 c008158:	460c      	mov	r4, r1
 c00815a:	05db      	lsls	r3, r3, #23
 c00815c:	4616      	mov	r6, r2
 c00815e:	d505      	bpl.n	c00816c <__swrite+0x1e>
 c008160:	2302      	movs	r3, #2
 c008162:	2200      	movs	r2, #0
 c008164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008168:	f000 f9c6 	bl	c0084f8 <_lseek_r>
 c00816c:	89a3      	ldrh	r3, [r4, #12]
 c00816e:	4632      	mov	r2, r6
 c008170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c008174:	4628      	mov	r0, r5
 c008176:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 c00817a:	81a3      	strh	r3, [r4, #12]
 c00817c:	463b      	mov	r3, r7
 c00817e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c008182:	f000 b869 	b.w	c008258 <_write_r>

0c008186 <__sseek>:
 c008186:	b510      	push	{r4, lr}
 c008188:	460c      	mov	r4, r1
 c00818a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c00818e:	f000 f9b3 	bl	c0084f8 <_lseek_r>
 c008192:	1c43      	adds	r3, r0, #1
 c008194:	89a3      	ldrh	r3, [r4, #12]
 c008196:	bf15      	itete	ne
 c008198:	6560      	strne	r0, [r4, #84]	; 0x54
 c00819a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 c00819e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 c0081a2:	81a3      	strheq	r3, [r4, #12]
 c0081a4:	bf18      	it	ne
 c0081a6:	81a3      	strhne	r3, [r4, #12]
 c0081a8:	bd10      	pop	{r4, pc}

0c0081aa <__sclose>:
 c0081aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c0081ae:	f000 b8d3 	b.w	c008358 <_close_r>
	...

0c0081b4 <__swbuf_r>:
 c0081b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0081b6:	460e      	mov	r6, r1
 c0081b8:	4614      	mov	r4, r2
 c0081ba:	4605      	mov	r5, r0
 c0081bc:	b118      	cbz	r0, c0081c6 <__swbuf_r+0x12>
 c0081be:	6983      	ldr	r3, [r0, #24]
 c0081c0:	b90b      	cbnz	r3, c0081c6 <__swbuf_r+0x12>
 c0081c2:	f7ff fa23 	bl	c00760c <__sinit>
 c0081c6:	4b21      	ldr	r3, [pc, #132]	; (c00824c <__swbuf_r+0x98>)
 c0081c8:	429c      	cmp	r4, r3
 c0081ca:	d12b      	bne.n	c008224 <__swbuf_r+0x70>
 c0081cc:	686c      	ldr	r4, [r5, #4]
 c0081ce:	69a3      	ldr	r3, [r4, #24]
 c0081d0:	60a3      	str	r3, [r4, #8]
 c0081d2:	89a3      	ldrh	r3, [r4, #12]
 c0081d4:	071a      	lsls	r2, r3, #28
 c0081d6:	d52f      	bpl.n	c008238 <__swbuf_r+0x84>
 c0081d8:	6923      	ldr	r3, [r4, #16]
 c0081da:	b36b      	cbz	r3, c008238 <__swbuf_r+0x84>
 c0081dc:	6923      	ldr	r3, [r4, #16]
 c0081de:	b2f6      	uxtb	r6, r6
 c0081e0:	6820      	ldr	r0, [r4, #0]
 c0081e2:	4637      	mov	r7, r6
 c0081e4:	1ac0      	subs	r0, r0, r3
 c0081e6:	6963      	ldr	r3, [r4, #20]
 c0081e8:	4283      	cmp	r3, r0
 c0081ea:	dc04      	bgt.n	c0081f6 <__swbuf_r+0x42>
 c0081ec:	4621      	mov	r1, r4
 c0081ee:	4628      	mov	r0, r5
 c0081f0:	f000 f946 	bl	c008480 <_fflush_r>
 c0081f4:	bb30      	cbnz	r0, c008244 <__swbuf_r+0x90>
 c0081f6:	68a3      	ldr	r3, [r4, #8]
 c0081f8:	3001      	adds	r0, #1
 c0081fa:	3b01      	subs	r3, #1
 c0081fc:	60a3      	str	r3, [r4, #8]
 c0081fe:	6823      	ldr	r3, [r4, #0]
 c008200:	1c5a      	adds	r2, r3, #1
 c008202:	6022      	str	r2, [r4, #0]
 c008204:	701e      	strb	r6, [r3, #0]
 c008206:	6963      	ldr	r3, [r4, #20]
 c008208:	4283      	cmp	r3, r0
 c00820a:	d004      	beq.n	c008216 <__swbuf_r+0x62>
 c00820c:	89a3      	ldrh	r3, [r4, #12]
 c00820e:	07db      	lsls	r3, r3, #31
 c008210:	d506      	bpl.n	c008220 <__swbuf_r+0x6c>
 c008212:	2e0a      	cmp	r6, #10
 c008214:	d104      	bne.n	c008220 <__swbuf_r+0x6c>
 c008216:	4621      	mov	r1, r4
 c008218:	4628      	mov	r0, r5
 c00821a:	f000 f931 	bl	c008480 <_fflush_r>
 c00821e:	b988      	cbnz	r0, c008244 <__swbuf_r+0x90>
 c008220:	4638      	mov	r0, r7
 c008222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c008224:	4b0a      	ldr	r3, [pc, #40]	; (c008250 <__swbuf_r+0x9c>)
 c008226:	429c      	cmp	r4, r3
 c008228:	d101      	bne.n	c00822e <__swbuf_r+0x7a>
 c00822a:	68ac      	ldr	r4, [r5, #8]
 c00822c:	e7cf      	b.n	c0081ce <__swbuf_r+0x1a>
 c00822e:	4b09      	ldr	r3, [pc, #36]	; (c008254 <__swbuf_r+0xa0>)
 c008230:	429c      	cmp	r4, r3
 c008232:	bf08      	it	eq
 c008234:	68ec      	ldreq	r4, [r5, #12]
 c008236:	e7ca      	b.n	c0081ce <__swbuf_r+0x1a>
 c008238:	4621      	mov	r1, r4
 c00823a:	4628      	mov	r0, r5
 c00823c:	f000 f81e 	bl	c00827c <__swsetup_r>
 c008240:	2800      	cmp	r0, #0
 c008242:	d0cb      	beq.n	c0081dc <__swbuf_r+0x28>
 c008244:	f04f 37ff 	mov.w	r7, #4294967295
 c008248:	e7ea      	b.n	c008220 <__swbuf_r+0x6c>
 c00824a:	bf00      	nop
 c00824c:	0c008d74 	.word	0x0c008d74
 c008250:	0c008d94 	.word	0x0c008d94
 c008254:	0c008d54 	.word	0x0c008d54

0c008258 <_write_r>:
 c008258:	b538      	push	{r3, r4, r5, lr}
 c00825a:	4604      	mov	r4, r0
 c00825c:	4d06      	ldr	r5, [pc, #24]	; (c008278 <_write_r+0x20>)
 c00825e:	4608      	mov	r0, r1
 c008260:	4611      	mov	r1, r2
 c008262:	2200      	movs	r2, #0
 c008264:	602a      	str	r2, [r5, #0]
 c008266:	461a      	mov	r2, r3
 c008268:	f7f9 fec7 	bl	c001ffa <_write>
 c00826c:	1c43      	adds	r3, r0, #1
 c00826e:	d102      	bne.n	c008276 <_write_r+0x1e>
 c008270:	682b      	ldr	r3, [r5, #0]
 c008272:	b103      	cbz	r3, c008276 <_write_r+0x1e>
 c008274:	6023      	str	r3, [r4, #0]
 c008276:	bd38      	pop	{r3, r4, r5, pc}
 c008278:	30001ca4 	.word	0x30001ca4

0c00827c <__swsetup_r>:
 c00827c:	4b32      	ldr	r3, [pc, #200]	; (c008348 <__swsetup_r+0xcc>)
 c00827e:	b570      	push	{r4, r5, r6, lr}
 c008280:	681d      	ldr	r5, [r3, #0]
 c008282:	4606      	mov	r6, r0
 c008284:	460c      	mov	r4, r1
 c008286:	b125      	cbz	r5, c008292 <__swsetup_r+0x16>
 c008288:	69ab      	ldr	r3, [r5, #24]
 c00828a:	b913      	cbnz	r3, c008292 <__swsetup_r+0x16>
 c00828c:	4628      	mov	r0, r5
 c00828e:	f7ff f9bd 	bl	c00760c <__sinit>
 c008292:	4b2e      	ldr	r3, [pc, #184]	; (c00834c <__swsetup_r+0xd0>)
 c008294:	429c      	cmp	r4, r3
 c008296:	d10f      	bne.n	c0082b8 <__swsetup_r+0x3c>
 c008298:	686c      	ldr	r4, [r5, #4]
 c00829a:	89a3      	ldrh	r3, [r4, #12]
 c00829c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 c0082a0:	0719      	lsls	r1, r3, #28
 c0082a2:	d42c      	bmi.n	c0082fe <__swsetup_r+0x82>
 c0082a4:	06dd      	lsls	r5, r3, #27
 c0082a6:	d411      	bmi.n	c0082cc <__swsetup_r+0x50>
 c0082a8:	2309      	movs	r3, #9
 c0082aa:	6033      	str	r3, [r6, #0]
 c0082ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 c0082b0:	f04f 30ff 	mov.w	r0, #4294967295
 c0082b4:	81a3      	strh	r3, [r4, #12]
 c0082b6:	e03e      	b.n	c008336 <__swsetup_r+0xba>
 c0082b8:	4b25      	ldr	r3, [pc, #148]	; (c008350 <__swsetup_r+0xd4>)
 c0082ba:	429c      	cmp	r4, r3
 c0082bc:	d101      	bne.n	c0082c2 <__swsetup_r+0x46>
 c0082be:	68ac      	ldr	r4, [r5, #8]
 c0082c0:	e7eb      	b.n	c00829a <__swsetup_r+0x1e>
 c0082c2:	4b24      	ldr	r3, [pc, #144]	; (c008354 <__swsetup_r+0xd8>)
 c0082c4:	429c      	cmp	r4, r3
 c0082c6:	bf08      	it	eq
 c0082c8:	68ec      	ldreq	r4, [r5, #12]
 c0082ca:	e7e6      	b.n	c00829a <__swsetup_r+0x1e>
 c0082cc:	0758      	lsls	r0, r3, #29
 c0082ce:	d512      	bpl.n	c0082f6 <__swsetup_r+0x7a>
 c0082d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 c0082d2:	b141      	cbz	r1, c0082e6 <__swsetup_r+0x6a>
 c0082d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 c0082d8:	4299      	cmp	r1, r3
 c0082da:	d002      	beq.n	c0082e2 <__swsetup_r+0x66>
 c0082dc:	4630      	mov	r0, r6
 c0082de:	f000 f9c5 	bl	c00866c <_free_r>
 c0082e2:	2300      	movs	r3, #0
 c0082e4:	6363      	str	r3, [r4, #52]	; 0x34
 c0082e6:	89a3      	ldrh	r3, [r4, #12]
 c0082e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 c0082ec:	81a3      	strh	r3, [r4, #12]
 c0082ee:	2300      	movs	r3, #0
 c0082f0:	6063      	str	r3, [r4, #4]
 c0082f2:	6923      	ldr	r3, [r4, #16]
 c0082f4:	6023      	str	r3, [r4, #0]
 c0082f6:	89a3      	ldrh	r3, [r4, #12]
 c0082f8:	f043 0308 	orr.w	r3, r3, #8
 c0082fc:	81a3      	strh	r3, [r4, #12]
 c0082fe:	6923      	ldr	r3, [r4, #16]
 c008300:	b94b      	cbnz	r3, c008316 <__swsetup_r+0x9a>
 c008302:	89a3      	ldrh	r3, [r4, #12]
 c008304:	f403 7320 	and.w	r3, r3, #640	; 0x280
 c008308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00830c:	d003      	beq.n	c008316 <__swsetup_r+0x9a>
 c00830e:	4621      	mov	r1, r4
 c008310:	4630      	mov	r0, r6
 c008312:	f000 f929 	bl	c008568 <__smakebuf_r>
 c008316:	89a0      	ldrh	r0, [r4, #12]
 c008318:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 c00831c:	f010 0301 	ands.w	r3, r0, #1
 c008320:	d00a      	beq.n	c008338 <__swsetup_r+0xbc>
 c008322:	2300      	movs	r3, #0
 c008324:	60a3      	str	r3, [r4, #8]
 c008326:	6963      	ldr	r3, [r4, #20]
 c008328:	425b      	negs	r3, r3
 c00832a:	61a3      	str	r3, [r4, #24]
 c00832c:	6923      	ldr	r3, [r4, #16]
 c00832e:	b943      	cbnz	r3, c008342 <__swsetup_r+0xc6>
 c008330:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 c008334:	d1ba      	bne.n	c0082ac <__swsetup_r+0x30>
 c008336:	bd70      	pop	{r4, r5, r6, pc}
 c008338:	0781      	lsls	r1, r0, #30
 c00833a:	bf58      	it	pl
 c00833c:	6963      	ldrpl	r3, [r4, #20]
 c00833e:	60a3      	str	r3, [r4, #8]
 c008340:	e7f4      	b.n	c00832c <__swsetup_r+0xb0>
 c008342:	2000      	movs	r0, #0
 c008344:	e7f7      	b.n	c008336 <__swsetup_r+0xba>
 c008346:	bf00      	nop
 c008348:	30000104 	.word	0x30000104
 c00834c:	0c008d74 	.word	0x0c008d74
 c008350:	0c008d94 	.word	0x0c008d94
 c008354:	0c008d54 	.word	0x0c008d54

0c008358 <_close_r>:
 c008358:	b538      	push	{r3, r4, r5, lr}
 c00835a:	2300      	movs	r3, #0
 c00835c:	4d05      	ldr	r5, [pc, #20]	; (c008374 <_close_r+0x1c>)
 c00835e:	4604      	mov	r4, r0
 c008360:	4608      	mov	r0, r1
 c008362:	602b      	str	r3, [r5, #0]
 c008364:	f7f9 fe65 	bl	c002032 <_close>
 c008368:	1c43      	adds	r3, r0, #1
 c00836a:	d102      	bne.n	c008372 <_close_r+0x1a>
 c00836c:	682b      	ldr	r3, [r5, #0]
 c00836e:	b103      	cbz	r3, c008372 <_close_r+0x1a>
 c008370:	6023      	str	r3, [r4, #0]
 c008372:	bd38      	pop	{r3, r4, r5, pc}
 c008374:	30001ca4 	.word	0x30001ca4

0c008378 <__sflush_r>:
 c008378:	898a      	ldrh	r2, [r1, #12]
 c00837a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c00837e:	4605      	mov	r5, r0
 c008380:	0710      	lsls	r0, r2, #28
 c008382:	460c      	mov	r4, r1
 c008384:	d458      	bmi.n	c008438 <__sflush_r+0xc0>
 c008386:	684b      	ldr	r3, [r1, #4]
 c008388:	2b00      	cmp	r3, #0
 c00838a:	dc05      	bgt.n	c008398 <__sflush_r+0x20>
 c00838c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 c00838e:	2b00      	cmp	r3, #0
 c008390:	dc02      	bgt.n	c008398 <__sflush_r+0x20>
 c008392:	2000      	movs	r0, #0
 c008394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c008398:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 c00839a:	2e00      	cmp	r6, #0
 c00839c:	d0f9      	beq.n	c008392 <__sflush_r+0x1a>
 c00839e:	2300      	movs	r3, #0
 c0083a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 c0083a4:	682f      	ldr	r7, [r5, #0]
 c0083a6:	602b      	str	r3, [r5, #0]
 c0083a8:	d032      	beq.n	c008410 <__sflush_r+0x98>
 c0083aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 c0083ac:	89a3      	ldrh	r3, [r4, #12]
 c0083ae:	075a      	lsls	r2, r3, #29
 c0083b0:	d505      	bpl.n	c0083be <__sflush_r+0x46>
 c0083b2:	6863      	ldr	r3, [r4, #4]
 c0083b4:	1ac0      	subs	r0, r0, r3
 c0083b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 c0083b8:	b10b      	cbz	r3, c0083be <__sflush_r+0x46>
 c0083ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 c0083bc:	1ac0      	subs	r0, r0, r3
 c0083be:	2300      	movs	r3, #0
 c0083c0:	4602      	mov	r2, r0
 c0083c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 c0083c4:	4628      	mov	r0, r5
 c0083c6:	6a21      	ldr	r1, [r4, #32]
 c0083c8:	47b0      	blx	r6
 c0083ca:	1c43      	adds	r3, r0, #1
 c0083cc:	89a3      	ldrh	r3, [r4, #12]
 c0083ce:	d106      	bne.n	c0083de <__sflush_r+0x66>
 c0083d0:	6829      	ldr	r1, [r5, #0]
 c0083d2:	291d      	cmp	r1, #29
 c0083d4:	d82c      	bhi.n	c008430 <__sflush_r+0xb8>
 c0083d6:	4a29      	ldr	r2, [pc, #164]	; (c00847c <__sflush_r+0x104>)
 c0083d8:	40ca      	lsrs	r2, r1
 c0083da:	07d6      	lsls	r6, r2, #31
 c0083dc:	d528      	bpl.n	c008430 <__sflush_r+0xb8>
 c0083de:	2200      	movs	r2, #0
 c0083e0:	04d9      	lsls	r1, r3, #19
 c0083e2:	6062      	str	r2, [r4, #4]
 c0083e4:	6922      	ldr	r2, [r4, #16]
 c0083e6:	6022      	str	r2, [r4, #0]
 c0083e8:	d504      	bpl.n	c0083f4 <__sflush_r+0x7c>
 c0083ea:	1c42      	adds	r2, r0, #1
 c0083ec:	d101      	bne.n	c0083f2 <__sflush_r+0x7a>
 c0083ee:	682b      	ldr	r3, [r5, #0]
 c0083f0:	b903      	cbnz	r3, c0083f4 <__sflush_r+0x7c>
 c0083f2:	6560      	str	r0, [r4, #84]	; 0x54
 c0083f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 c0083f6:	602f      	str	r7, [r5, #0]
 c0083f8:	2900      	cmp	r1, #0
 c0083fa:	d0ca      	beq.n	c008392 <__sflush_r+0x1a>
 c0083fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 c008400:	4299      	cmp	r1, r3
 c008402:	d002      	beq.n	c00840a <__sflush_r+0x92>
 c008404:	4628      	mov	r0, r5
 c008406:	f000 f931 	bl	c00866c <_free_r>
 c00840a:	2000      	movs	r0, #0
 c00840c:	6360      	str	r0, [r4, #52]	; 0x34
 c00840e:	e7c1      	b.n	c008394 <__sflush_r+0x1c>
 c008410:	6a21      	ldr	r1, [r4, #32]
 c008412:	2301      	movs	r3, #1
 c008414:	4628      	mov	r0, r5
 c008416:	47b0      	blx	r6
 c008418:	1c41      	adds	r1, r0, #1
 c00841a:	d1c7      	bne.n	c0083ac <__sflush_r+0x34>
 c00841c:	682b      	ldr	r3, [r5, #0]
 c00841e:	2b00      	cmp	r3, #0
 c008420:	d0c4      	beq.n	c0083ac <__sflush_r+0x34>
 c008422:	2b1d      	cmp	r3, #29
 c008424:	d001      	beq.n	c00842a <__sflush_r+0xb2>
 c008426:	2b16      	cmp	r3, #22
 c008428:	d101      	bne.n	c00842e <__sflush_r+0xb6>
 c00842a:	602f      	str	r7, [r5, #0]
 c00842c:	e7b1      	b.n	c008392 <__sflush_r+0x1a>
 c00842e:	89a3      	ldrh	r3, [r4, #12]
 c008430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c008434:	81a3      	strh	r3, [r4, #12]
 c008436:	e7ad      	b.n	c008394 <__sflush_r+0x1c>
 c008438:	690f      	ldr	r7, [r1, #16]
 c00843a:	2f00      	cmp	r7, #0
 c00843c:	d0a9      	beq.n	c008392 <__sflush_r+0x1a>
 c00843e:	0793      	lsls	r3, r2, #30
 c008440:	680e      	ldr	r6, [r1, #0]
 c008442:	600f      	str	r7, [r1, #0]
 c008444:	bf0c      	ite	eq
 c008446:	694b      	ldreq	r3, [r1, #20]
 c008448:	2300      	movne	r3, #0
 c00844a:	eba6 0807 	sub.w	r8, r6, r7
 c00844e:	608b      	str	r3, [r1, #8]
 c008450:	f1b8 0f00 	cmp.w	r8, #0
 c008454:	dd9d      	ble.n	c008392 <__sflush_r+0x1a>
 c008456:	4643      	mov	r3, r8
 c008458:	463a      	mov	r2, r7
 c00845a:	6a21      	ldr	r1, [r4, #32]
 c00845c:	4628      	mov	r0, r5
 c00845e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 c008460:	47b0      	blx	r6
 c008462:	2800      	cmp	r0, #0
 c008464:	dc06      	bgt.n	c008474 <__sflush_r+0xfc>
 c008466:	89a3      	ldrh	r3, [r4, #12]
 c008468:	f04f 30ff 	mov.w	r0, #4294967295
 c00846c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c008470:	81a3      	strh	r3, [r4, #12]
 c008472:	e78f      	b.n	c008394 <__sflush_r+0x1c>
 c008474:	4407      	add	r7, r0
 c008476:	eba8 0800 	sub.w	r8, r8, r0
 c00847a:	e7e9      	b.n	c008450 <__sflush_r+0xd8>
 c00847c:	20400001 	.word	0x20400001

0c008480 <_fflush_r>:
 c008480:	b538      	push	{r3, r4, r5, lr}
 c008482:	690b      	ldr	r3, [r1, #16]
 c008484:	4605      	mov	r5, r0
 c008486:	460c      	mov	r4, r1
 c008488:	b913      	cbnz	r3, c008490 <_fflush_r+0x10>
 c00848a:	2500      	movs	r5, #0
 c00848c:	4628      	mov	r0, r5
 c00848e:	bd38      	pop	{r3, r4, r5, pc}
 c008490:	b118      	cbz	r0, c00849a <_fflush_r+0x1a>
 c008492:	6983      	ldr	r3, [r0, #24]
 c008494:	b90b      	cbnz	r3, c00849a <_fflush_r+0x1a>
 c008496:	f7ff f8b9 	bl	c00760c <__sinit>
 c00849a:	4b14      	ldr	r3, [pc, #80]	; (c0084ec <_fflush_r+0x6c>)
 c00849c:	429c      	cmp	r4, r3
 c00849e:	d11b      	bne.n	c0084d8 <_fflush_r+0x58>
 c0084a0:	686c      	ldr	r4, [r5, #4]
 c0084a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c0084a6:	2b00      	cmp	r3, #0
 c0084a8:	d0ef      	beq.n	c00848a <_fflush_r+0xa>
 c0084aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 c0084ac:	07d0      	lsls	r0, r2, #31
 c0084ae:	d404      	bmi.n	c0084ba <_fflush_r+0x3a>
 c0084b0:	0599      	lsls	r1, r3, #22
 c0084b2:	d402      	bmi.n	c0084ba <_fflush_r+0x3a>
 c0084b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 c0084b6:	f7ff f947 	bl	c007748 <__retarget_lock_acquire_recursive>
 c0084ba:	4628      	mov	r0, r5
 c0084bc:	4621      	mov	r1, r4
 c0084be:	f7ff ff5b 	bl	c008378 <__sflush_r>
 c0084c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 c0084c4:	4605      	mov	r5, r0
 c0084c6:	07da      	lsls	r2, r3, #31
 c0084c8:	d4e0      	bmi.n	c00848c <_fflush_r+0xc>
 c0084ca:	89a3      	ldrh	r3, [r4, #12]
 c0084cc:	059b      	lsls	r3, r3, #22
 c0084ce:	d4dd      	bmi.n	c00848c <_fflush_r+0xc>
 c0084d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 c0084d2:	f7ff f93a 	bl	c00774a <__retarget_lock_release_recursive>
 c0084d6:	e7d9      	b.n	c00848c <_fflush_r+0xc>
 c0084d8:	4b05      	ldr	r3, [pc, #20]	; (c0084f0 <_fflush_r+0x70>)
 c0084da:	429c      	cmp	r4, r3
 c0084dc:	d101      	bne.n	c0084e2 <_fflush_r+0x62>
 c0084de:	68ac      	ldr	r4, [r5, #8]
 c0084e0:	e7df      	b.n	c0084a2 <_fflush_r+0x22>
 c0084e2:	4b04      	ldr	r3, [pc, #16]	; (c0084f4 <_fflush_r+0x74>)
 c0084e4:	429c      	cmp	r4, r3
 c0084e6:	bf08      	it	eq
 c0084e8:	68ec      	ldreq	r4, [r5, #12]
 c0084ea:	e7da      	b.n	c0084a2 <_fflush_r+0x22>
 c0084ec:	0c008d74 	.word	0x0c008d74
 c0084f0:	0c008d94 	.word	0x0c008d94
 c0084f4:	0c008d54 	.word	0x0c008d54

0c0084f8 <_lseek_r>:
 c0084f8:	b538      	push	{r3, r4, r5, lr}
 c0084fa:	4604      	mov	r4, r0
 c0084fc:	4d06      	ldr	r5, [pc, #24]	; (c008518 <_lseek_r+0x20>)
 c0084fe:	4608      	mov	r0, r1
 c008500:	4611      	mov	r1, r2
 c008502:	2200      	movs	r2, #0
 c008504:	602a      	str	r2, [r5, #0]
 c008506:	461a      	mov	r2, r3
 c008508:	f7f9 fdba 	bl	c002080 <_lseek>
 c00850c:	1c43      	adds	r3, r0, #1
 c00850e:	d102      	bne.n	c008516 <_lseek_r+0x1e>
 c008510:	682b      	ldr	r3, [r5, #0]
 c008512:	b103      	cbz	r3, c008516 <_lseek_r+0x1e>
 c008514:	6023      	str	r3, [r4, #0]
 c008516:	bd38      	pop	{r3, r4, r5, pc}
 c008518:	30001ca4 	.word	0x30001ca4

0c00851c <__swhatbuf_r>:
 c00851c:	b570      	push	{r4, r5, r6, lr}
 c00851e:	460e      	mov	r6, r1
 c008520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008524:	b096      	sub	sp, #88	; 0x58
 c008526:	4614      	mov	r4, r2
 c008528:	2900      	cmp	r1, #0
 c00852a:	461d      	mov	r5, r3
 c00852c:	da08      	bge.n	c008540 <__swhatbuf_r+0x24>
 c00852e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 c008532:	2200      	movs	r2, #0
 c008534:	602a      	str	r2, [r5, #0]
 c008536:	061a      	lsls	r2, r3, #24
 c008538:	d410      	bmi.n	c00855c <__swhatbuf_r+0x40>
 c00853a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 c00853e:	e00e      	b.n	c00855e <__swhatbuf_r+0x42>
 c008540:	466a      	mov	r2, sp
 c008542:	f000 f921 	bl	c008788 <_fstat_r>
 c008546:	2800      	cmp	r0, #0
 c008548:	dbf1      	blt.n	c00852e <__swhatbuf_r+0x12>
 c00854a:	9a01      	ldr	r2, [sp, #4]
 c00854c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 c008550:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 c008554:	425a      	negs	r2, r3
 c008556:	415a      	adcs	r2, r3
 c008558:	602a      	str	r2, [r5, #0]
 c00855a:	e7ee      	b.n	c00853a <__swhatbuf_r+0x1e>
 c00855c:	2340      	movs	r3, #64	; 0x40
 c00855e:	2000      	movs	r0, #0
 c008560:	6023      	str	r3, [r4, #0]
 c008562:	b016      	add	sp, #88	; 0x58
 c008564:	bd70      	pop	{r4, r5, r6, pc}
	...

0c008568 <__smakebuf_r>:
 c008568:	898b      	ldrh	r3, [r1, #12]
 c00856a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 c00856c:	079d      	lsls	r5, r3, #30
 c00856e:	4606      	mov	r6, r0
 c008570:	460c      	mov	r4, r1
 c008572:	d507      	bpl.n	c008584 <__smakebuf_r+0x1c>
 c008574:	f104 0347 	add.w	r3, r4, #71	; 0x47
 c008578:	6023      	str	r3, [r4, #0]
 c00857a:	6123      	str	r3, [r4, #16]
 c00857c:	2301      	movs	r3, #1
 c00857e:	6163      	str	r3, [r4, #20]
 c008580:	b002      	add	sp, #8
 c008582:	bd70      	pop	{r4, r5, r6, pc}
 c008584:	ab01      	add	r3, sp, #4
 c008586:	466a      	mov	r2, sp
 c008588:	f7ff ffc8 	bl	c00851c <__swhatbuf_r>
 c00858c:	9900      	ldr	r1, [sp, #0]
 c00858e:	4605      	mov	r5, r0
 c008590:	4630      	mov	r0, r6
 c008592:	f7ff f8fb 	bl	c00778c <_malloc_r>
 c008596:	b948      	cbnz	r0, c0085ac <__smakebuf_r+0x44>
 c008598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00859c:	059a      	lsls	r2, r3, #22
 c00859e:	d4ef      	bmi.n	c008580 <__smakebuf_r+0x18>
 c0085a0:	f023 0303 	bic.w	r3, r3, #3
 c0085a4:	f043 0302 	orr.w	r3, r3, #2
 c0085a8:	81a3      	strh	r3, [r4, #12]
 c0085aa:	e7e3      	b.n	c008574 <__smakebuf_r+0xc>
 c0085ac:	4b0d      	ldr	r3, [pc, #52]	; (c0085e4 <__smakebuf_r+0x7c>)
 c0085ae:	62b3      	str	r3, [r6, #40]	; 0x28
 c0085b0:	89a3      	ldrh	r3, [r4, #12]
 c0085b2:	6020      	str	r0, [r4, #0]
 c0085b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0085b8:	6120      	str	r0, [r4, #16]
 c0085ba:	81a3      	strh	r3, [r4, #12]
 c0085bc:	9b00      	ldr	r3, [sp, #0]
 c0085be:	6163      	str	r3, [r4, #20]
 c0085c0:	9b01      	ldr	r3, [sp, #4]
 c0085c2:	b15b      	cbz	r3, c0085dc <__smakebuf_r+0x74>
 c0085c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c0085c8:	4630      	mov	r0, r6
 c0085ca:	f000 f8ef 	bl	c0087ac <_isatty_r>
 c0085ce:	b128      	cbz	r0, c0085dc <__smakebuf_r+0x74>
 c0085d0:	89a3      	ldrh	r3, [r4, #12]
 c0085d2:	f023 0303 	bic.w	r3, r3, #3
 c0085d6:	f043 0301 	orr.w	r3, r3, #1
 c0085da:	81a3      	strh	r3, [r4, #12]
 c0085dc:	89a0      	ldrh	r0, [r4, #12]
 c0085de:	4305      	orrs	r5, r0
 c0085e0:	81a5      	strh	r5, [r4, #12]
 c0085e2:	e7cd      	b.n	c008580 <__smakebuf_r+0x18>
 c0085e4:	0c0075a5 	.word	0x0c0075a5

0c0085e8 <memchr>:
 c0085e8:	b2c9      	uxtb	r1, r1
 c0085ea:	4402      	add	r2, r0
 c0085ec:	b510      	push	{r4, lr}
 c0085ee:	4290      	cmp	r0, r2
 c0085f0:	4603      	mov	r3, r0
 c0085f2:	d101      	bne.n	c0085f8 <memchr+0x10>
 c0085f4:	2300      	movs	r3, #0
 c0085f6:	e003      	b.n	c008600 <memchr+0x18>
 c0085f8:	781c      	ldrb	r4, [r3, #0]
 c0085fa:	3001      	adds	r0, #1
 c0085fc:	428c      	cmp	r4, r1
 c0085fe:	d1f6      	bne.n	c0085ee <memchr+0x6>
 c008600:	4618      	mov	r0, r3
 c008602:	bd10      	pop	{r4, pc}

0c008604 <memcpy>:
 c008604:	440a      	add	r2, r1
 c008606:	1e43      	subs	r3, r0, #1
 c008608:	4291      	cmp	r1, r2
 c00860a:	d100      	bne.n	c00860e <memcpy+0xa>
 c00860c:	4770      	bx	lr
 c00860e:	b510      	push	{r4, lr}
 c008610:	f811 4b01 	ldrb.w	r4, [r1], #1
 c008614:	4291      	cmp	r1, r2
 c008616:	f803 4f01 	strb.w	r4, [r3, #1]!
 c00861a:	d1f9      	bne.n	c008610 <memcpy+0xc>
 c00861c:	bd10      	pop	{r4, pc}

0c00861e <memmove>:
 c00861e:	4288      	cmp	r0, r1
 c008620:	b510      	push	{r4, lr}
 c008622:	eb01 0402 	add.w	r4, r1, r2
 c008626:	d902      	bls.n	c00862e <memmove+0x10>
 c008628:	4284      	cmp	r4, r0
 c00862a:	4623      	mov	r3, r4
 c00862c:	d807      	bhi.n	c00863e <memmove+0x20>
 c00862e:	1e43      	subs	r3, r0, #1
 c008630:	42a1      	cmp	r1, r4
 c008632:	d008      	beq.n	c008646 <memmove+0x28>
 c008634:	f811 2b01 	ldrb.w	r2, [r1], #1
 c008638:	f803 2f01 	strb.w	r2, [r3, #1]!
 c00863c:	e7f8      	b.n	c008630 <memmove+0x12>
 c00863e:	4402      	add	r2, r0
 c008640:	4601      	mov	r1, r0
 c008642:	428a      	cmp	r2, r1
 c008644:	d100      	bne.n	c008648 <memmove+0x2a>
 c008646:	bd10      	pop	{r4, pc}
 c008648:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 c00864c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 c008650:	e7f7      	b.n	c008642 <memmove+0x24>
	...

0c008654 <__malloc_lock>:
 c008654:	4801      	ldr	r0, [pc, #4]	; (c00865c <__malloc_lock+0x8>)
 c008656:	f7ff b877 	b.w	c007748 <__retarget_lock_acquire_recursive>
 c00865a:	bf00      	nop
 c00865c:	30001c98 	.word	0x30001c98

0c008660 <__malloc_unlock>:
 c008660:	4801      	ldr	r0, [pc, #4]	; (c008668 <__malloc_unlock+0x8>)
 c008662:	f7ff b872 	b.w	c00774a <__retarget_lock_release_recursive>
 c008666:	bf00      	nop
 c008668:	30001c98 	.word	0x30001c98

0c00866c <_free_r>:
 c00866c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 c00866e:	2900      	cmp	r1, #0
 c008670:	d043      	beq.n	c0086fa <_free_r+0x8e>
 c008672:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c008676:	1f0c      	subs	r4, r1, #4
 c008678:	9001      	str	r0, [sp, #4]
 c00867a:	2b00      	cmp	r3, #0
 c00867c:	bfb8      	it	lt
 c00867e:	18e4      	addlt	r4, r4, r3
 c008680:	f7ff ffe8 	bl	c008654 <__malloc_lock>
 c008684:	4a1e      	ldr	r2, [pc, #120]	; (c008700 <_free_r+0x94>)
 c008686:	9801      	ldr	r0, [sp, #4]
 c008688:	6813      	ldr	r3, [r2, #0]
 c00868a:	b933      	cbnz	r3, c00869a <_free_r+0x2e>
 c00868c:	6063      	str	r3, [r4, #4]
 c00868e:	6014      	str	r4, [r2, #0]
 c008690:	b003      	add	sp, #12
 c008692:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 c008696:	f7ff bfe3 	b.w	c008660 <__malloc_unlock>
 c00869a:	42a3      	cmp	r3, r4
 c00869c:	d908      	bls.n	c0086b0 <_free_r+0x44>
 c00869e:	6825      	ldr	r5, [r4, #0]
 c0086a0:	1961      	adds	r1, r4, r5
 c0086a2:	428b      	cmp	r3, r1
 c0086a4:	bf01      	itttt	eq
 c0086a6:	6819      	ldreq	r1, [r3, #0]
 c0086a8:	685b      	ldreq	r3, [r3, #4]
 c0086aa:	1949      	addeq	r1, r1, r5
 c0086ac:	6021      	streq	r1, [r4, #0]
 c0086ae:	e7ed      	b.n	c00868c <_free_r+0x20>
 c0086b0:	461a      	mov	r2, r3
 c0086b2:	685b      	ldr	r3, [r3, #4]
 c0086b4:	b10b      	cbz	r3, c0086ba <_free_r+0x4e>
 c0086b6:	42a3      	cmp	r3, r4
 c0086b8:	d9fa      	bls.n	c0086b0 <_free_r+0x44>
 c0086ba:	6811      	ldr	r1, [r2, #0]
 c0086bc:	1855      	adds	r5, r2, r1
 c0086be:	42a5      	cmp	r5, r4
 c0086c0:	d10b      	bne.n	c0086da <_free_r+0x6e>
 c0086c2:	6824      	ldr	r4, [r4, #0]
 c0086c4:	4421      	add	r1, r4
 c0086c6:	1854      	adds	r4, r2, r1
 c0086c8:	6011      	str	r1, [r2, #0]
 c0086ca:	42a3      	cmp	r3, r4
 c0086cc:	d1e0      	bne.n	c008690 <_free_r+0x24>
 c0086ce:	681c      	ldr	r4, [r3, #0]
 c0086d0:	685b      	ldr	r3, [r3, #4]
 c0086d2:	4421      	add	r1, r4
 c0086d4:	6053      	str	r3, [r2, #4]
 c0086d6:	6011      	str	r1, [r2, #0]
 c0086d8:	e7da      	b.n	c008690 <_free_r+0x24>
 c0086da:	d902      	bls.n	c0086e2 <_free_r+0x76>
 c0086dc:	230c      	movs	r3, #12
 c0086de:	6003      	str	r3, [r0, #0]
 c0086e0:	e7d6      	b.n	c008690 <_free_r+0x24>
 c0086e2:	6825      	ldr	r5, [r4, #0]
 c0086e4:	1961      	adds	r1, r4, r5
 c0086e6:	428b      	cmp	r3, r1
 c0086e8:	bf02      	ittt	eq
 c0086ea:	6819      	ldreq	r1, [r3, #0]
 c0086ec:	685b      	ldreq	r3, [r3, #4]
 c0086ee:	1949      	addeq	r1, r1, r5
 c0086f0:	6063      	str	r3, [r4, #4]
 c0086f2:	bf08      	it	eq
 c0086f4:	6021      	streq	r1, [r4, #0]
 c0086f6:	6054      	str	r4, [r2, #4]
 c0086f8:	e7ca      	b.n	c008690 <_free_r+0x24>
 c0086fa:	b003      	add	sp, #12
 c0086fc:	bd30      	pop	{r4, r5, pc}
 c0086fe:	bf00      	nop
 c008700:	30001c9c 	.word	0x30001c9c

0c008704 <_realloc_r>:
 c008704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c008708:	4680      	mov	r8, r0
 c00870a:	4614      	mov	r4, r2
 c00870c:	460e      	mov	r6, r1
 c00870e:	b921      	cbnz	r1, c00871a <_realloc_r+0x16>
 c008710:	4611      	mov	r1, r2
 c008712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c008716:	f7ff b839 	b.w	c00778c <_malloc_r>
 c00871a:	b92a      	cbnz	r2, c008728 <_realloc_r+0x24>
 c00871c:	4625      	mov	r5, r4
 c00871e:	f7ff ffa5 	bl	c00866c <_free_r>
 c008722:	4628      	mov	r0, r5
 c008724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c008728:	f000 f850 	bl	c0087cc <_malloc_usable_size_r>
 c00872c:	4284      	cmp	r4, r0
 c00872e:	4607      	mov	r7, r0
 c008730:	d802      	bhi.n	c008738 <_realloc_r+0x34>
 c008732:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 c008736:	d812      	bhi.n	c00875e <_realloc_r+0x5a>
 c008738:	4621      	mov	r1, r4
 c00873a:	4640      	mov	r0, r8
 c00873c:	f7ff f826 	bl	c00778c <_malloc_r>
 c008740:	4605      	mov	r5, r0
 c008742:	2800      	cmp	r0, #0
 c008744:	d0ed      	beq.n	c008722 <_realloc_r+0x1e>
 c008746:	42bc      	cmp	r4, r7
 c008748:	4622      	mov	r2, r4
 c00874a:	4631      	mov	r1, r6
 c00874c:	bf28      	it	cs
 c00874e:	463a      	movcs	r2, r7
 c008750:	f7ff ff58 	bl	c008604 <memcpy>
 c008754:	4631      	mov	r1, r6
 c008756:	4640      	mov	r0, r8
 c008758:	f7ff ff88 	bl	c00866c <_free_r>
 c00875c:	e7e1      	b.n	c008722 <_realloc_r+0x1e>
 c00875e:	4635      	mov	r5, r6
 c008760:	e7df      	b.n	c008722 <_realloc_r+0x1e>
	...

0c008764 <_read_r>:
 c008764:	b538      	push	{r3, r4, r5, lr}
 c008766:	4604      	mov	r4, r0
 c008768:	4d06      	ldr	r5, [pc, #24]	; (c008784 <_read_r+0x20>)
 c00876a:	4608      	mov	r0, r1
 c00876c:	4611      	mov	r1, r2
 c00876e:	2200      	movs	r2, #0
 c008770:	602a      	str	r2, [r5, #0]
 c008772:	461a      	mov	r2, r3
 c008774:	f7f9 fc24 	bl	c001fc0 <_read>
 c008778:	1c43      	adds	r3, r0, #1
 c00877a:	d102      	bne.n	c008782 <_read_r+0x1e>
 c00877c:	682b      	ldr	r3, [r5, #0]
 c00877e:	b103      	cbz	r3, c008782 <_read_r+0x1e>
 c008780:	6023      	str	r3, [r4, #0]
 c008782:	bd38      	pop	{r3, r4, r5, pc}
 c008784:	30001ca4 	.word	0x30001ca4

0c008788 <_fstat_r>:
 c008788:	b538      	push	{r3, r4, r5, lr}
 c00878a:	2300      	movs	r3, #0
 c00878c:	4d06      	ldr	r5, [pc, #24]	; (c0087a8 <_fstat_r+0x20>)
 c00878e:	4604      	mov	r4, r0
 c008790:	4608      	mov	r0, r1
 c008792:	4611      	mov	r1, r2
 c008794:	602b      	str	r3, [r5, #0]
 c008796:	f7f9 fc58 	bl	c00204a <_fstat>
 c00879a:	1c43      	adds	r3, r0, #1
 c00879c:	d102      	bne.n	c0087a4 <_fstat_r+0x1c>
 c00879e:	682b      	ldr	r3, [r5, #0]
 c0087a0:	b103      	cbz	r3, c0087a4 <_fstat_r+0x1c>
 c0087a2:	6023      	str	r3, [r4, #0]
 c0087a4:	bd38      	pop	{r3, r4, r5, pc}
 c0087a6:	bf00      	nop
 c0087a8:	30001ca4 	.word	0x30001ca4

0c0087ac <_isatty_r>:
 c0087ac:	b538      	push	{r3, r4, r5, lr}
 c0087ae:	2300      	movs	r3, #0
 c0087b0:	4d05      	ldr	r5, [pc, #20]	; (c0087c8 <_isatty_r+0x1c>)
 c0087b2:	4604      	mov	r4, r0
 c0087b4:	4608      	mov	r0, r1
 c0087b6:	602b      	str	r3, [r5, #0]
 c0087b8:	f7f9 fc57 	bl	c00206a <_isatty>
 c0087bc:	1c43      	adds	r3, r0, #1
 c0087be:	d102      	bne.n	c0087c6 <_isatty_r+0x1a>
 c0087c0:	682b      	ldr	r3, [r5, #0]
 c0087c2:	b103      	cbz	r3, c0087c6 <_isatty_r+0x1a>
 c0087c4:	6023      	str	r3, [r4, #0]
 c0087c6:	bd38      	pop	{r3, r4, r5, pc}
 c0087c8:	30001ca4 	.word	0x30001ca4

0c0087cc <_malloc_usable_size_r>:
 c0087cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c0087d0:	1f18      	subs	r0, r3, #4
 c0087d2:	2b00      	cmp	r3, #0
 c0087d4:	bfbc      	itt	lt
 c0087d6:	580b      	ldrlt	r3, [r1, r0]
 c0087d8:	18c0      	addlt	r0, r0, r3
 c0087da:	4770      	bx	lr

0c0087dc <_init>:
 c0087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0087de:	bf00      	nop
 c0087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c0087e2:	bc08      	pop	{r3}
 c0087e4:	469e      	mov	lr, r3
 c0087e6:	4770      	bx	lr

0c0087e8 <_fini>:
 c0087e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0087ea:	bf00      	nop
 c0087ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c0087ee:	bc08      	pop	{r3}
 c0087f0:	469e      	mov	lr, r3
 c0087f2:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_print_Num>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c3 b83e 	b.w	c001084 <__acle_se_SECURE_print_Num>

0c03e008 <SECURE_SystemCoreClockUpdate>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c4 b9c4 	b.w	c002398 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e010 <SECURE_Send_Modified_Mem>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c3 b930 	b.w	c001278 <__acle_se_SECURE_Send_Modified_Mem>

0c03e018 <SECURE_RegisterCallback>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c3 bd70 	b.w	c001b00 <__acle_se_SECURE_RegisterCallback>

0c03e020 <SECURE_Send_Mem>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c3 b874 	b.w	c001110 <__acle_se_SECURE_Send_Mem>

0c03e028 <SECURE_print_Log>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c2 bfe9 	b.w	c001002 <__acle_se_SECURE_print_Log>
	...
