// Seed: 3326104338
module module_0 (
    output tri id_0,
    input supply0 id_1
);
  wire  id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_5 = 32'd71,
    parameter id_8 = 32'd58
) (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire _id_3,
    input uwire id_4,
    input tri0 _id_5,
    input tri id_6
    , id_13,
    input tri id_7,
    input tri0 _id_8,
    inout uwire id_9,
    input wor id_10,
    input tri id_11
);
  id_14(
      -1 - id_1
  );
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_14 = 1;
  wire [1 : 1] id_15[1 : id_8  -  -1];
  logic id_16;
  wire id_17[id_3 : id_5];
  ;
endmodule
