INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Sat Oct 21 23:03:43 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.11 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 7.03 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 7.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top rpn_top -name=rpn_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './rpn_top2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.53 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 2.81 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'bboxes' (./rpn_top.cpp:94:10)
WARNING: [HLS 207-5292] unused parameter 'dets' (./rpn_top.cpp:95:10)
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.62 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_top2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 3.38 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 3.4 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.55 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.59 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.48 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_utils.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.62 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.73 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.37 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.39 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_lateral_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_lateral_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.47 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.39 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.42 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_tiled_conv_fpn_0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_tiled_conv_fpn_0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.4 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.55 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./fpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./fpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.38 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 111.39 seconds. CPU system time: 27.98 seconds. Elapsed time: 142.55 seconds; current allocated memory: 1.490 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_utils.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_lateral_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_tiled_conv_fpn_0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/fpn_conv_1x1.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.26 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.5 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.04 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rpn_top -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,146 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,146 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,670 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,670 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,195 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,195 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,073 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,073 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:173:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:48:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.88 seconds. CPU system time: 1.53 seconds. Elapsed time: 10.17 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.491 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rpn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1534.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1525.04 seconds. CPU system time: 1.68 seconds. Elapsed time: 1534.15 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1532.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1523.73 seconds. CPU system time: 1.57 seconds. Elapsed time: 1532.58 seconds; current allocated memory: 1.939 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (./rpn_top.cpp:105) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_6' (./rpn_top.cpp:125) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_9' (./rpn_top.cpp:141) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_12' (./rpn_top.cpp:159) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_15' (./rpn_top.cpp:177) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_18' (./rpn_top.cpp:195) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_21' (./rpn_top.cpp:291) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_24' (./rpn_top.cpp:311) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_27' (./rpn_top.cpp:331) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_30' (./rpn_top.cpp:348) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_33' (./rpn_top.cpp:364) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_381_36' (./rpn_top.cpp:381) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_39' (./rpn_top.cpp:482) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_42' (./rpn_top.cpp:500) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_519_45' (./rpn_top.cpp:519) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_537_48' (./rpn_top.cpp:537) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_51' (./rpn_top.cpp:556) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_54' (./rpn_top.cpp:574) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-20' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_689_56' (./rpn_top.cpp:689) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-22' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_712_58' (./rpn_top.cpp:712) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-24' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_735_60' (./rpn_top.cpp:735) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
Command         transform done; 8.88 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:687:14) to (./rpn_top.cpp:689:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:710:14) to (./rpn_top.cpp:712:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:733:14) to (./rpn_top.cpp:735:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
Command         transform done; 1.19 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.939 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (./rpn_top.cpp:103:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_1' (./rpn_top.cpp:101:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_5' (./rpn_top.cpp:123:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_4' (./rpn_top.cpp:121:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_8' (./rpn_top.cpp:139:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_7' (./rpn_top.cpp:137:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_11' (./rpn_top.cpp:157:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_10' (./rpn_top.cpp:155:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_14' (./rpn_top.cpp:175:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_13' (./rpn_top.cpp:173:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_17' (./rpn_top.cpp:193:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_16' (./rpn_top.cpp:191:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_289_20' (./rpn_top.cpp:289:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_287_19' (./rpn_top.cpp:287:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_23' (./rpn_top.cpp:309:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_22' (./rpn_top.cpp:307:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_26' (./rpn_top.cpp:329:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_25' (./rpn_top.cpp:327:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_29' (./rpn_top.cpp:346:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_344_28' (./rpn_top.cpp:344:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_32' (./rpn_top.cpp:362:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_360_31' (./rpn_top.cpp:360:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_379_35' (./rpn_top.cpp:379:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_34' (./rpn_top.cpp:377:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_480_38' (./rpn_top.cpp:480:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_37' (./rpn_top.cpp:478:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_498_41' (./rpn_top.cpp:498:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_496_40' (./rpn_top.cpp:496:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_517_44' (./rpn_top.cpp:517:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_43' (./rpn_top.cpp:515:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_535_47' (./rpn_top.cpp:535:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_46' (./rpn_top.cpp:533:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_554_50' (./rpn_top.cpp:554:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_552_49' (./rpn_top.cpp:552:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_572_53' (./rpn_top.cpp:572:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_570_52' (./rpn_top.cpp:570:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_685_55' (./rpn_top.cpp:685:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_708_57' (./rpn_top.cpp:708:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_731_59' (./rpn_top.cpp:731:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:297:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:297:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
Execute           auto_get_db
Command         transform done; 26.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 25.03 seconds. CPU system time: 0.39 seconds. Elapsed time: 26.21 seconds; current allocated memory: 2.516 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3103.03 sec.
Command     elaborate done; 3255.77 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.16 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
Execute       ap_set_top_model rpn_top 
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
Command       ap_set_top_model done; 0.91 sec.
Execute       get_model_list rpn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rpn_top 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       preproc_iomode -model rpn_top_Pipeline_23 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       preproc_iomode -model rpn_top_Pipeline_21 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       preproc_iomode -model rpn_top_Pipeline_19 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       preproc_iomode -model rpn_conv_3x3 
Execute       preproc_iomode -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
INFO-FLOW: Configuring Module : rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       apply_spec_resource_limit rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Configuring Module : rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       apply_spec_resource_limit rpn_conv_3x3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_19 ...
Execute       set_default_model rpn_top_Pipeline_19 
Execute       apply_spec_resource_limit rpn_top_Pipeline_19 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_21 ...
Execute       set_default_model rpn_top_Pipeline_21 
Execute       apply_spec_resource_limit rpn_top_Pipeline_21 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_23 ...
Execute       set_default_model rpn_top_Pipeline_23 
Execute       apply_spec_resource_limit rpn_top_Pipeline_23 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
INFO-FLOW: Configuring Module : rpn_top ...
Execute       set_default_model rpn_top 
Execute       apply_spec_resource_limit rpn_top 
INFO-FLOW: Model list for preprocess: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       cdfg_preprocess -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       cdfg_preprocess -model rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_conv_3x3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_19 ...
Execute       set_default_model rpn_top_Pipeline_19 
Execute       cdfg_preprocess -model rpn_top_Pipeline_19 
Execute       rtl_gen_preprocess rpn_top_Pipeline_19 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_21 ...
Execute       set_default_model rpn_top_Pipeline_21 
Execute       cdfg_preprocess -model rpn_top_Pipeline_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_21 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_23 ...
Execute       set_default_model rpn_top_Pipeline_23 
Execute       cdfg_preprocess -model rpn_top_Pipeline_23 
Execute       rtl_gen_preprocess rpn_top_Pipeline_23 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
INFO-FLOW: Preprocessing Module: rpn_top ...
Execute       set_default_model rpn_top 
Execute       cdfg_preprocess -model rpn_top 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for synthesis: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       schedule -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       bind -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3 
Execute       schedule -model rpn_conv_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3.
Execute       set_default_model rpn_conv_3x3 
Execute       bind -model rpn_conv_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.3 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.34 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.43 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.48 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.27 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.517 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.517 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.517 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.517 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.518 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.518 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.519 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.523 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.52 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.82 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.43 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.99 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.22 seconds; current allocated memory: 2.525 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.526 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.526 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.526 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.526 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.36 seconds; current allocated memory: 2.529 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.530 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.530 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.530 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.530 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.531 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.531 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.536 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.48 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.3 seconds; current allocated memory: 2.536 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.08 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.57 seconds; current allocated memory: 2.538 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.1 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.539 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.540 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.540 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.541 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.63 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.08 seconds; current allocated memory: 2.542 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln366_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln366) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.75 seconds; current allocated memory: 2.549 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.39 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.36 seconds; current allocated memory: 2.549 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.07 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.45 seconds; current allocated memory: 2.551 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.551 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.551 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.551 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.4 seconds; current allocated memory: 2.551 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.552 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.553 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.553 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.555 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln385) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.41 seconds; current allocated memory: 2.555 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln484) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.557 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.557 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.557 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.5 seconds; current allocated memory: 2.562 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.49 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.77 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.33 seconds; current allocated memory: 2.563 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.03 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.39 seconds; current allocated memory: 2.564 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.565 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.565 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.565 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.33 seconds; current allocated memory: 2.565 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.566 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.566 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.566 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.566 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln504) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.569 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.569 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.569 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.575 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.29 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.575 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.58 seconds; current allocated memory: 2.576 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.577 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.577 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.577 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.577 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.579 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.57 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln541) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.581 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.581 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.582 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.582 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.582 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 17.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.67 seconds; current allocated memory: 2.587 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 2.33 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.14 seconds; current allocated memory: 2.587 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.96 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.36 seconds; current allocated memory: 2.589 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.64 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.590 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln578) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_19 
Execute       schedule -model rpn_top_Pipeline_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_19.
Execute       set_default_model rpn_top_Pipeline_19 
Execute       bind -model rpn_top_Pipeline_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' (loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag0_addr_1_write_ln700', ./rpn_top.cpp:700) of constant 1 on array 'flag0' and 'load' operation ('flag0_load', ./rpn_top.cpp:691) on array 'flag0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_21 
Execute       schedule -model rpn_top_Pipeline_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_21.
Execute       set_default_model rpn_top_Pipeline_21 
Execute       bind -model rpn_top_Pipeline_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' (loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag1_addr_1_write_ln722', ./rpn_top.cpp:722) of constant 1 on array 'flag1' and 'load' operation ('flag1_load', ./rpn_top.cpp:714) on array 'flag1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_23 
Execute       schedule -model rpn_top_Pipeline_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_23.
Execute       set_default_model rpn_top_Pipeline_23 
Execute       bind -model rpn_top_Pipeline_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' (loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag2_addr_1_write_ln746', ./rpn_top.cpp:746) of constant 1 on array 'flag2' and 'load' operation ('flag2_load', ./rpn_top.cpp:737) on array 'flag2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.595 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top 
Execute       schedule -model rpn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.595 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.48 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top.
Execute       set_default_model rpn_top 
Execute       bind -model rpn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.596 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 3.5 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bind.adb -f 
INFO-FLOW: Finish binding rpn_top.
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_19 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       rtl_gen_preprocess rpn_top_Pipeline_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       rtl_gen_preprocess rpn_top_Pipeline_23 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for RTL generation: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.84 seconds; current allocated memory: 2.596 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.599 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.600 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.603 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       syn_report -csynth -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.adb 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.605 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3 
Execute       syn_report -csynth -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_conv_3x3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.adb 
Execute       db_write -model rpn_conv_3x3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.607 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.609 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.610 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.612 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.616 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.618 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' pipeline 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.620 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.622 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.624 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.627 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.628 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.630 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.631 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.634 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' pipeline 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.637 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' pipeline 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.639 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.641 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.643 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.646 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.647 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.649 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.651 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.653 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.adb 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' pipeline 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.655 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' pipeline 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.657 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.659 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.661 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.667 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.34 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.35 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.adb 
Command       db_write done; 0.44 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.678 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.680 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.681 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.683 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.687 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' pipeline 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.691 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' pipeline 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.693 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.695 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.697 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.703 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.77 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.41 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.32 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.adb 
Command       db_write done; 0.48 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.715 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.716 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.718 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.719 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.723 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' pipeline 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.727 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' pipeline 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.730 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.732 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.734 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.740 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.7 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.37 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.adb 
Command       db_write done; 0.5 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.6 seconds; current allocated memory: 2.750 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.755 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.756 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.757 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.759 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.72 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' pipeline 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'.
Command       create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.763 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' pipeline 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.767 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.770 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.772 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.775 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.45 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.adb 
Command       db_write done; 0.47 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.786 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.792 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.793 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.794 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.797 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.71 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' pipeline 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.800 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' pipeline 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.803 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.803 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.804 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.811 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.38 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.48 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.adb 
Command       db_write done; 0.54 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.34 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.84 seconds; current allocated memory: 2.821 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.828 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.830 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.831 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.833 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.69 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' pipeline 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.837 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' pipeline 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.841 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.843 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.845 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.848 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.4 sec.
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 1.3 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.65 seconds; current allocated memory: 2.857 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.865 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.865 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.865 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.865 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.71 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' pipeline 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.868 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_19 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.877 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_19 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_19 
Execute       gen_rtl rpn_top_Pipeline_19 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_19 
Execute       syn_report -csynth -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_19_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_19_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_19 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.adb 
Execute       db_write -model rpn_top_Pipeline_19 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_19 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_685_55_VITIS_LOOP_689_56' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' pipeline 'VITIS_LOOP_685_55_VITIS_LOOP_689_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.879 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_21 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.880 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_21 
Execute       gen_rtl rpn_top_Pipeline_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_21 
Execute       syn_report -csynth -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_21_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_21_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.adb 
Execute       db_write -model rpn_top_Pipeline_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_708_57_VITIS_LOOP_712_58' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' pipeline 'VITIS_LOOP_708_57_VITIS_LOOP_712_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.881 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_23 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.882 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_23 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_23 
Execute       gen_rtl rpn_top_Pipeline_23 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_23 
Execute       syn_report -csynth -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_23_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_23_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_23 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.adb 
Execute       db_write -model rpn_top_Pipeline_23 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_23 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_731_59_VITIS_LOOP_735_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' pipeline 'VITIS_LOOP_731_59_VITIS_LOOP_735_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.884 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top -top_prefix  -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/bboxes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/dets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_address0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_we0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_d0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_address1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_we1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_d1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_address0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_we0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_d0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_address1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_we1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_d1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 10.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.08 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.19 seconds; current allocated memory: 2.912 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top 
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top 
Execute       syn_report -csynth -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 4.03 sec.
Execute       db_write -model rpn_top -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.adb 
Execute       db_write -model rpn_top -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       syn_report -designview -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.design.xml 
Command       syn_report done; 7.07 sec.
Execute       syn_report -csynthDesign -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.protoinst 
Execute       sc_get_clocks rpn_top 
Execute       sc_get_portdomain rpn_top 
INFO-FLOW: Model list for RTL component generation: rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model rpn_top_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component rpn_top_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model rpn_top_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component rpn_top_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model rpn_top_mul_6ns_7ns_12_1_1
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_9_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_19] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_23] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO-FLOW: Found component rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component rpn_top_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag2_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2
INFO-FLOW: Append model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: Append model rpn_conv_3x3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54
INFO-FLOW: Append model rpn_top_Pipeline_19
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56
INFO-FLOW: Append model rpn_top_Pipeline_21
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58
INFO-FLOW: Append model rpn_top_Pipeline_23
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60
INFO-FLOW: Append model rpn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_7ns_7ns_13_1_1 rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1 rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fadd_32ns_32ns_32_4_full_dsp_1 rpn_top_fmul_32ns_32ns_32_3_max_dsp_1 rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_64ns_64ns_128_1_1 rpn_top_mul_6ns_7ns_12_1_1 rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_9_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1 rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_2ns_7ns_8_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1 rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_8_1_1 rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1 rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1 rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1 rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1 rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1 rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1 rpn_top_fexp_32ns_32ns_32_8_full_dsp_1 rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W rpn_top_flag0_RAM_AUTO_1R1W rpn_top_flag1_RAM_AUTO_1R1W rpn_top_flag2_RAM_AUTO_1R1W rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model rpn_top_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2
INFO-FLOW: To file: write model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: To file: write model rpn_conv_3x3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54
INFO-FLOW: To file: write model rpn_top_Pipeline_19
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56
INFO-FLOW: To file: write model rpn_top_Pipeline_21
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58
INFO-FLOW: To file: write model rpn_top_Pipeline_23
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60
INFO-FLOW: To file: write model rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_7ns_7ns_13_1_1
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_1_1
rpn_top_mul_6ns_7ns_12_1_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6
rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12
rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18
rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24
rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30
rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36
rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42
rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48
rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54
rpn_top_Pipeline_19
rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56
rpn_top_Pipeline_21
rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58
rpn_top_Pipeline_23
rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60
rpn_top
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.21 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.22 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.5 seconds. CPU system time: 1.55 seconds. Elapsed time: 18.17 seconds; current allocated memory: 2.912 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rpn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_7ns_7ns_13_1_1
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_4_full_dsp_1
rpn_top_fmul_32ns_32ns_32_3_max_dsp_1
rpn_top_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_1_1
rpn_top_mul_6ns_7ns_12_1_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1
rpn_top_fexp_32ns_32ns_32_8_full_dsp_1
rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6
rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12
rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18
rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24
rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30
rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36
rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42
rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48
rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54
rpn_top_Pipeline_19
rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56
rpn_top_Pipeline_21
rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58
rpn_top_Pipeline_23
rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60
rpn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       sc_get_clocks rpn_top 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rpn_top MODULE2INSTS {rpn_top rpn_top rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 grp_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_fu_158 rpn_top_Pipeline_19 grp_rpn_top_Pipeline_19_fu_166 rpn_top_Pipeline_21 grp_rpn_top_Pipeline_21_fu_172 rpn_top_Pipeline_23 grp_rpn_top_Pipeline_23_fu_178 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_184 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_151 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_166 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_185 rpn_conv_3x3 {grp_rpn_conv_3x3_fu_194 grp_rpn_conv_3x3_fu_184 grp_rpn_conv_3x3_fu_167} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_205 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_213 rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 grp_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_fu_206 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 grp_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_fu_216 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_224 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_141 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_156 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_165 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_195 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_203 rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 grp_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_fu_246 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 grp_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_fu_256 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_264 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_127 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_139 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_148 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_158 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_178 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_186 rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 grp_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_fu_286 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 grp_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_fu_296 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_304 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_fu_476 rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 grp_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_fu_326 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 grp_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_fu_338 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 grp_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_fu_346 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_353 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_475 rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 grp_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_fu_375 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 grp_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_fu_387 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 grp_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_fu_395 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_402 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_330 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_452 rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 grp_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_fu_424 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 grp_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_fu_436 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 grp_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_fu_444 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_451 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_fu_476 rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 grp_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_fu_473 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 grp_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_fu_483 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_491 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_475 rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 grp_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_fu_513 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 grp_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_fu_523 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_531 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_330 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_452 rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 grp_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_fu_553} INST2MODULE {rpn_top rpn_top grp_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_fu_158 rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 grp_rpn_top_Pipeline_19_fu_166 rpn_top_Pipeline_19 grp_rpn_top_Pipeline_21_fu_172 rpn_top_Pipeline_21 grp_rpn_top_Pipeline_23_fu_178 rpn_top_Pipeline_23 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_184 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_151 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_166 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_185 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_conv_3x3_fu_194 rpn_conv_3x3 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_205 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_213 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_fu_206 rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 grp_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_fu_216 rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_224 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_141 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_156 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_165 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_175 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_conv_3x3_fu_184 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_195 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_203 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_fu_246 rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 grp_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_fu_256 rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_264 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_127 rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_139 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_148 rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_158 rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_conv_3x3_fu_167 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_178 rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_186 rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_fu_286 rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 grp_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_fu_296 rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_304 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_fu_476 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 grp_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_fu_326 rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 grp_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_fu_338 rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 grp_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_fu_346 rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_353 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_475 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 grp_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_fu_375 rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 grp_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_fu_387 rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 grp_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_fu_395 rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_402 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_330 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_349 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_452 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_fu_424 rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 grp_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_fu_436 rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 grp_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_fu_444 rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_451 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_fu_352 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_fu_365 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_fu_373 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_fu_383 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_392 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_fu_468 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_fu_476 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 grp_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_fu_473 rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 grp_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_fu_483 rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_491 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_350 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_fu_364 rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_372 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_382 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_467 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_475 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_fu_513 rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 grp_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_fu_523 rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_531 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_330 rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_fu_349 rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_359 rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_444 rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_452 rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 grp_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_fu_553 rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54} INSTDATA {rpn_top {DEPTH 1 CHILDREN {grp_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_fu_158 grp_rpn_top_Pipeline_19_fu_166 grp_rpn_top_Pipeline_21_fu_172 grp_rpn_top_Pipeline_23_fu_178 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_184 grp_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_fu_206 grp_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_fu_216 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_224 grp_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_fu_246 grp_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_fu_256 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_264 grp_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_fu_286 grp_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_fu_296 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_304 grp_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_fu_326 grp_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_fu_338 grp_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_fu_346 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_353 grp_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_fu_375 grp_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_fu_387 grp_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_fu_395 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_402 grp_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_fu_424 grp_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_fu_436 grp_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_fu_444 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_451 grp_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_fu_473 grp_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_fu_483 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_491 grp_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_fu_513 grp_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_fu_523 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_531 grp_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_fu_553}} grp_rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3_fu_158 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_19_fu_166 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_21_fu_172 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_23_fu_178 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_184 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_151 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_166 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_fu_175 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_185 grp_rpn_conv_3x3_fu_194 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_205 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_213}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_151 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_166 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2_fu_175 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_185 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_194 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117 {DEPTH 4 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_205 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_213 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6_fu_206 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9_fu_216 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_224 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_141 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_156 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_165 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_175 grp_rpn_conv_3x3_fu_184 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_195 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_203}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_141 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_156 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_fu_165 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_175 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_184 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_195 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_203 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12_fu_246 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15_fu_256 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_264 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_127 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_139 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_148 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_158 grp_rpn_conv_3x3_fu_167 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_178 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_186}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_127 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1_fu_139 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1_fu_148 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_158 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_167 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_117} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_178 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_186 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18_fu_286 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21_fu_296 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_304 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_fu_352 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_fu_365 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_fu_373 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_fu_383 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_392 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_fu_468 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_fu_476}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4_fu_352 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2_fu_365 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3_fu_373 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4_fu_383 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4_fu_392 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4_fu_468 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4_fu_476 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24_fu_326 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27_fu_338 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56_fu_346 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_353 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_350 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_fu_364 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_372 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_382 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_467 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_475}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_fu_350 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_fu_364 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_fu_372 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_fu_382 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_fu_391 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_fu_467 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_fu_475 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30_fu_375 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33_fu_387 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58_fu_395 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_402 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_330 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_349 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_359 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_444 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_452}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2_fu_330 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1_fu_349 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2_fu_359 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2_fu_368 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2_fu_444 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2_fu_452 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36_fu_424 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39_fu_436 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60_fu_444 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_451 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_fu_352 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_fu_365 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_fu_373 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_fu_383 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_392 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_fu_468 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_fu_476}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5_fu_352 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3_fu_365 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4_fu_373 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5_fu_383 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5_fu_392 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5_fu_468 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5_fu_476 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42_fu_473 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45_fu_483 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_491 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_350 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_fu_364 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_372 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_382 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_467 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_475}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1_fu_350 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1_fu_364 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1_fu_372 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1_fu_382 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1_fu_391 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1_fu_467 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1_fu_475 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48_fu_513 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51_fu_523 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_531 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_330 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_fu_349 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_359 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_444 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_452}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3_fu_330 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1_fu_341 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2_fu_349 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3_fu_359 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3_fu_368 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3_fu_444 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3_fu_452 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54_fu_553 {DEPTH 2 CHILDREN {}}} MODULEDATA {rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_146_p2 SOURCE ./rpn_top.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_158_p2 SOURCE ./rpn_top.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:107 VARIABLE mul_ln107 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_241_p2 SOURCE ./rpn_top.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_310_p2 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_2_fu_323_p2 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107_2 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_272_p2 SOURCE ./rpn_top.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_182_p2 SOURCE ./rpn_top.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_290_p2 SOURCE ./rpn_util.h:88 VARIABLE tmp LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_218_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_230_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U5 SOURCE ./rpn_util.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_367_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_402_p2 SOURCE ./rpn_util.h:88 VARIABLE tmp_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_420_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U6 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./rpn_util.h:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_556_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_3_fu_566_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_503_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_254_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_166_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_184_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_228_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_242_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_1_fu_274_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_302_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_338_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_366_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_409_p2 SOURCE ./rpn_util.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_415_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_245_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_263_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U26 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_326_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_358_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_387_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE sub_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_396_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_2_fu_418_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U27 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U25 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U24 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_451_p2 SOURCE ./rpn_conv_3x3.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_481_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_conv_3x3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U42 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_201_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_449_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_2_fu_219_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_225_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_231_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_265_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_285_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_468_p2 SOURCE ./rpn_conv_3x3.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_398_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_508_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE empty LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U41 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE mul_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_323_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_413_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_419_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_425_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U50 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U50 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_92_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_167_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_179_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U60 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_262_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U60 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_293_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_203_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_255_p2 SOURCE ./rpn_util.h:212 VARIABLE empty LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_179_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_191_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U63 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_293_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U63 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_328_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid1105 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U64 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_4_fu_425_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_438_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_6_fu_447_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_345_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_219_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_298_p2 SOURCE {} VARIABLE empty_62 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_2_fu_310_p2 SOURCE ./rpn_util.h:297 VARIABLE add_ln297_2 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_322_p2 SOURCE ./rpn_util.h:297 VARIABLE add_ln297 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_9_1_1_U71 SOURCE ./rpn_util.h:205 VARIABLE mul_ln205 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_442_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1137_fu_518_p2 SOURCE ./rpn_util.h:299 VARIABLE p_mid1137 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_558_p2 SOURCE ./rpn_util.h:306 VARIABLE add_ln306 LOOP VITIS_LOOP_306_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_623_p2 SOURCE ./rpn_util.h:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_633_p2 SOURCE ./rpn_util.h:316 VARIABLE empty_64 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_577_p2 SOURCE ./rpn_util.h:304 VARIABLE add_ln304 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_2_fu_582_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299_2 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_165_p2 SOURCE ./rpn_top.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_177_p2 SOURCE ./rpn_top.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U84 SOURCE ./rpn_top.cpp:128 VARIABLE mul_ln128 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_260_p2 SOURCE ./rpn_top.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U84 SOURCE ./rpn_top.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_329_p2 SOURCE ./rpn_top.cpp:128 VARIABLE add_ln128_1 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_2_fu_342_p2 SOURCE ./rpn_top.cpp:128 VARIABLE add_ln128_2 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_291_p2 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_201_p2 SOURCE ./rpn_top.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_158_p2 SOURCE ./rpn_top.cpp:137 VARIABLE add_ln137_1 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_170_p2 SOURCE ./rpn_top.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U89 SOURCE ./rpn_top.cpp:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U88 SOURCE ./rpn_top.cpp:143 VARIABLE mul_ln143_1 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_256_p2 SOURCE ./rpn_top.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U89 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_370_p2 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U88 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143_2 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_4_fu_383_p2 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143_4 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_287_p2 SOURCE ./rpn_top.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_194_p2 SOURCE ./rpn_top.cpp:139 VARIABLE add_ln139_1 LOOP VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_290_p2 SOURCE ./rpn_util.h:88 VARIABLE tmp LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_218_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_230_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U94 SOURCE ./rpn_util.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_367_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_402_p2 SOURCE ./rpn_util.h:88 VARIABLE tmp_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_420_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U95 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U96 SOURCE ./rpn_util.h:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_556_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_566_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_503_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_2_fu_254_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_166_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_184_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_228_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_242_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_1_fu_274_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_302_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_338_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_366_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_409_p2 SOURCE ./rpn_util.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_415_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152_1 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U112 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U112 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_1 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_92_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_167_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_179_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U121 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_262_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U121 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_293_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_203_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_276_p2 SOURCE ./rpn_util.h:212 VARIABLE empty LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_2_fu_201_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_213_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U124 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_314_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U124 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_349_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid1105 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U125 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_4_fu_445_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_458_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_6_fu_467_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_362_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_237_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_1 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_281_p2 SOURCE ./rpn_util.h:297 VARIABLE add_ln297_1 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_293_p2 SOURCE ./rpn_util.h:297 VARIABLE add_ln297 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U133 SOURCE ./rpn_util.h:205 VARIABLE mul_ln205 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_407_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_503_p2 SOURCE ./rpn_util.h:306 VARIABLE add_ln306 LOOP VITIS_LOOP_306_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_568_p2 SOURCE ./rpn_util.h:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_578_p2 SOURCE ./rpn_util.h:316 VARIABLE empty_57 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_522_p2 SOURCE ./rpn_util.h:304 VARIABLE add_ln304 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_1_fu_527_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299_1 LOOP loop1_VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_177_p2 SOURCE ./rpn_top.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_189_p2 SOURCE ./rpn_top.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U146 SOURCE ./rpn_top.cpp:162 VARIABLE mul_ln162 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U147 SOURCE ./rpn_top.cpp:161 VARIABLE mul_ln161 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_276_p2 SOURCE ./rpn_top.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U146 SOURCE ./rpn_top.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_349_p2 SOURCE ./rpn_top.cpp:162 VARIABLE add_ln162_1 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U147 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_2_fu_393_p2 SOURCE ./rpn_top.cpp:162 VARIABLE add_ln162_2 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_311_p2 SOURCE ./rpn_top.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_217_p2 SOURCE ./rpn_top.cpp:157 VARIABLE add_ln157_1 LOOP VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_158_p2 SOURCE ./rpn_top.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_170_p2 SOURCE ./rpn_top.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U152 SOURCE ./rpn_top.cpp:179 VARIABLE mul_ln179 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U151 SOURCE ./rpn_top.cpp:179 VARIABLE mul_ln179_1 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_256_p2 SOURCE ./rpn_top.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U152 SOURCE ./rpn_top.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_1_fu_370_p2 SOURCE ./rpn_top.cpp:179 VARIABLE add_ln179_1 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U151 SOURCE ./rpn_top.cpp:179 VARIABLE add_ln179_2 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_4_fu_383_p2 SOURCE ./rpn_top.cpp:179 VARIABLE add_ln179_4 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_287_p2 SOURCE ./rpn_top.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_1_fu_194_p2 SOURCE ./rpn_top.cpp:175 VARIABLE add_ln175_1 LOOP VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:88 VARIABLE empty LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_194_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_206_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U157 SOURCE ./rpn_util.h:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_338_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:95 VARIABLE add_ln95 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_401_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U158 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U159 SOURCE ./rpn_util.h:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_502_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_2_fu_512_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_449_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_3_fu_230_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_4_fu_166_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_4 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_184_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_fu_228_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_3_fu_242_p2 SOURCE ./rpn_util.h:150 VARIABLE add_ln150_3 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln156_4_fu_274_p2 SOURCE ./rpn_util.h:156 VARIABLE sub_ln156_4 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_302_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_338_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_4_fu_366_p2 SOURCE ./rpn_util.h:156 VARIABLE add_ln156_4 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_409_p2 SOURCE ./rpn_util.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_2_fu_415_p2 SOURCE ./rpn_util.h:152 VARIABLE add_ln152_2 LOOP VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_2_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_2 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U172 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U172 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_2 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_92_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_167_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_179_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U181 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_262_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U181 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_293_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_203_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_2 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_4_fu_175_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_187_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U184 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_273_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U185 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_8_fu_395_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_8 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U184 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_9 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_368_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_12_fu_408_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_12 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_304_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_211_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_2 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_251_p2 SOURCE ./rpn_util.h:299 VARIABLE add_ln299 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_260_p2 SOURCE ./rpn_util.h:301 VARIABLE add_ln301 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_352_p2 SOURCE ./rpn_util.h:306 VARIABLE add_ln306 LOOP VITIS_LOOP_306_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_395_p2 SOURCE ./rpn_util.h:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_405_p2 SOURCE ./rpn_util.h:316 VARIABLE empty_60 LOOP VITIS_LOOP_316_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_371_p2 SOURCE ./rpn_util.h:304 VARIABLE add_ln304 LOOP VITIS_LOOP_299_1_VITIS_LOOP_304_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_177_p2 SOURCE ./rpn_top.cpp:191 VARIABLE add_ln191_1 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_189_p2 SOURCE ./rpn_top.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U202 SOURCE ./rpn_top.cpp:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U203 SOURCE ./rpn_top.cpp:197 VARIABLE mul_ln197 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_276_p2 SOURCE ./rpn_top.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U202 SOURCE ./rpn_top.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_349_p2 SOURCE ./rpn_top.cpp:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U203 SOURCE ./rpn_top.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_2_fu_393_p2 SOURCE ./rpn_top.cpp:198 VARIABLE add_ln198_2 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_311_p2 SOURCE ./rpn_top.cpp:195 VARIABLE add_ln195 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_217_p2 SOURCE ./rpn_top.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_1_fu_146_p2 SOURCE ./rpn_top.cpp:287 VARIABLE add_ln287_1 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_158_p2 SOURCE ./rpn_top.cpp:287 VARIABLE add_ln287 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U207 SOURCE ./rpn_top.cpp:293 VARIABLE mul_ln293 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_241_p2 SOURCE ./rpn_top.cpp:289 VARIABLE add_ln289 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U207 SOURCE ./rpn_top.cpp:293 VARIABLE add_ln293 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_1_fu_310_p2 SOURCE ./rpn_top.cpp:293 VARIABLE add_ln293_1 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_2_fu_323_p2 SOURCE ./rpn_top.cpp:293 VARIABLE add_ln293_2 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_272_p2 SOURCE ./rpn_top.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_1_fu_182_p2 SOURCE ./rpn_top.cpp:289 VARIABLE add_ln289_1 LOOP VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_266_p2 SOURCE ./rpn_util.h:88 VARIABLE empty_67 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_7_fu_194_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_206_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U210 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U211 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U211 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_330_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U212 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U212 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U211 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_11 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_12_fu_438_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_12 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U212 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_459_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_13_fu_468_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_13 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_397_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_5_fu_230_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U228 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_4_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U297 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U297 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U304 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U304 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_4_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_246_p2 SOURCE ./rpn_util.h:212 VARIABLE empty_69 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_6_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_183_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U308 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U307 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_284_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U307 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_19 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_319_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid181 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U308 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_21 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_22_fu_415_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_22 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_428_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_24_fu_437_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_24 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_332_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_207_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_3_fu_510_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240_3 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_522_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U314 SOURCE ./rpn_util.h:242 VARIABLE p_mid2111 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_614_p2 SOURCE ./rpn_util.h:242 VARIABLE empty_77 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_626_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_5_fu_668_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_5 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_680_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_645_p2 SOURCE ./rpn_util.h:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE ./rpn_top.cpp:307 VARIABLE empty LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_52_fu_380_p2 SOURCE ./rpn_top.cpp:309 VARIABLE empty_52 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_1_fu_223_p2 SOURCE ./rpn_top.cpp:307 VARIABLE add_ln307_1 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_315_p2 SOURCE ./rpn_top.cpp:307 VARIABLE add_ln307 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1149_fu_411_p2 SOURCE ./rpn_top.cpp:307 VARIABLE p_mid1149 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_424_p2 SOURCE ./rpn_top.cpp:309 VARIABLE add_ln309 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_457_p2 SOURCE ./rpn_top.cpp:309 VARIABLE p_mid1 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U332 SOURCE ./rpn_top.cpp:315 VARIABLE mul_ln315 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U332 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_1_fu_496_p2 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315_1 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_2_fu_506_p2 SOURCE ./rpn_top.cpp:315 VARIABLE add_ln315_2 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln314_fu_552_p2 SOURCE ./rpn_top.cpp:314 VARIABLE add_ln314 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_277_p2 SOURCE ./rpn_top.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_1_fu_283_p2 SOURCE ./rpn_top.cpp:309 VARIABLE add_ln309_1 LOOP VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_1_fu_158_p2 SOURCE ./rpn_top.cpp:327 VARIABLE add_ln327_1 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_170_p2 SOURCE ./rpn_top.cpp:327 VARIABLE add_ln327 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U339 SOURCE ./rpn_top.cpp:333 VARIABLE mul_ln333 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U338 SOURCE ./rpn_top.cpp:333 VARIABLE mul_ln333_1 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_256_p2 SOURCE ./rpn_top.cpp:329 VARIABLE add_ln329 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U339 SOURCE ./rpn_top.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_1_fu_370_p2 SOURCE ./rpn_top.cpp:333 VARIABLE add_ln333_1 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U338 SOURCE ./rpn_top.cpp:333 VARIABLE add_ln333_2 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_4_fu_383_p2 SOURCE ./rpn_top.cpp:333 VARIABLE add_ln333_4 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_287_p2 SOURCE ./rpn_top.cpp:331 VARIABLE add_ln331 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_1_fu_194_p2 SOURCE ./rpn_top.cpp:329 VARIABLE add_ln329_1 LOOP VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./rpn_util.h:88 VARIABLE empty LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_216_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_228_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U342 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U343 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U343 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_352_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U344 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U344 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U343 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_11 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_12_fu_460_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_12 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U344 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_481_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_13_fu_490_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_13 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_419_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_6_fu_252_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U361 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_4_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U430 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U430 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_4 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U437 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U437 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_4_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_4 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:212 VARIABLE empty LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_7_fu_191_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_203_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U441 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U440 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_304_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U440 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_19 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_339_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid181 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U441 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_21 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_22_fu_435_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_22 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_448_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_24_fu_457_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_24 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_352_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_4_fu_227_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_4 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_551_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240_1 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_560_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_668_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_1_fu_710_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_1 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_722_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_687_p2 SOURCE ./rpn_util.h:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_369_p2 SOURCE ./rpn_top.cpp:344 VARIABLE empty LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_51_fu_391_p2 SOURCE ./rpn_top.cpp:346 VARIABLE empty_51 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_1_fu_231_p2 SOURCE ./rpn_top.cpp:344 VARIABLE add_ln344_1 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_326_p2 SOURCE ./rpn_top.cpp:344 VARIABLE add_ln344 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1207_fu_425_p2 SOURCE ./rpn_top.cpp:344 VARIABLE p_mid1207 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_438_p2 SOURCE ./rpn_top.cpp:346 VARIABLE add_ln346 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1195_fu_471_p2 SOURCE ./rpn_top.cpp:346 VARIABLE p_mid1195 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U464 SOURCE ./rpn_top.cpp:352 VARIABLE mul_ln352 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U464 SOURCE ./rpn_top.cpp:352 VARIABLE add_ln352 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_1_fu_510_p2 SOURCE ./rpn_top.cpp:352 VARIABLE add_ln352_1 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_2_fu_520_p2 SOURCE ./rpn_top.cpp:352 VARIABLE add_ln352_2 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U465 SOURCE ./rpn_top.cpp:350 VARIABLE mul_ln350 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U465 SOURCE ./rpn_top.cpp:350 VARIABLE add_ln350 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_566_p2 SOURCE ./rpn_top.cpp:351 VARIABLE add_ln351 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_285_p2 SOURCE ./rpn_top.cpp:348 VARIABLE add_ln348 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_291_p2 SOURCE ./rpn_top.cpp:346 VARIABLE add_ln346_1 LOOP VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_1_fu_158_p2 SOURCE ./rpn_top.cpp:360 VARIABLE add_ln360_1 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_fu_170_p2 SOURCE ./rpn_top.cpp:360 VARIABLE add_ln360 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U473 SOURCE ./rpn_top.cpp:366 VARIABLE mul_ln366 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U472 SOURCE ./rpn_top.cpp:366 VARIABLE mul_ln366_1 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_256_p2 SOURCE ./rpn_top.cpp:362 VARIABLE add_ln362 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U473 SOURCE ./rpn_top.cpp:366 VARIABLE add_ln366 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_1_fu_370_p2 SOURCE ./rpn_top.cpp:366 VARIABLE add_ln366_1 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U472 SOURCE ./rpn_top.cpp:366 VARIABLE add_ln366_2 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_4_fu_383_p2 SOURCE ./rpn_top.cpp:366 VARIABLE add_ln366_4 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_fu_287_p2 SOURCE ./rpn_top.cpp:364 VARIABLE add_ln364 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_1_fu_194_p2 SOURCE ./rpn_top.cpp:362 VARIABLE add_ln362_1 LOOP VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_12_fu_182_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_12 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_194_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U476 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U477 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_11 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U477 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_298_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U478 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U478 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U477 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_17 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_18_fu_401_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_18 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U478 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_417_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_19_fu_426_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_19 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_360_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_7_fu_218_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U492 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_315_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_315 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_6_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_6 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U561 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U561 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_6_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_6 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_6 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U568 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U568 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_6_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_6 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_8_fu_165_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_8 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_177_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U572 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U571 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_263_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U572 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_31 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_32_fu_385_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_32 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U571 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_33 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_358_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_36_fu_398_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_36 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_294_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_6_fu_201_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_6 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_475_p2 SOURCE ./rpn_util.h:244 VARIABLE add_ln244 LOOP VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_509_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_3_fu_537_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_3 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_549_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_367_p2 SOURCE ./rpn_top.cpp:377 VARIABLE empty LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_50_fu_389_p2 SOURCE ./rpn_top.cpp:379 VARIABLE empty_50 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_1_fu_229_p2 SOURCE ./rpn_top.cpp:377 VARIABLE add_ln377_1 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_324_p2 SOURCE ./rpn_top.cpp:377 VARIABLE add_ln377 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1265_fu_423_p2 SOURCE ./rpn_top.cpp:377 VARIABLE p_mid1265 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_436_p2 SOURCE ./rpn_top.cpp:379 VARIABLE add_ln379 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1253_fu_469_p2 SOURCE ./rpn_top.cpp:379 VARIABLE p_mid1253 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U593 SOURCE ./rpn_top.cpp:385 VARIABLE mul_ln385 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U593 SOURCE ./rpn_top.cpp:385 VARIABLE add_ln385 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_1_fu_508_p2 SOURCE ./rpn_top.cpp:385 VARIABLE add_ln385_1 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_2_fu_518_p2 SOURCE ./rpn_top.cpp:385 VARIABLE add_ln385_2 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U594 SOURCE ./rpn_top.cpp:383 VARIABLE mul_ln383 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U594 SOURCE ./rpn_top.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_564_p2 SOURCE ./rpn_top.cpp:384 VARIABLE add_ln384 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_fu_283_p2 SOURCE ./rpn_top.cpp:381 VARIABLE add_ln381 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_1_fu_289_p2 SOURCE ./rpn_top.cpp:379 VARIABLE add_ln379_1 LOOP VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_1_fu_146_p2 SOURCE ./rpn_top.cpp:478 VARIABLE add_ln478_1 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_158_p2 SOURCE ./rpn_top.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U601 SOURCE ./rpn_top.cpp:484 VARIABLE mul_ln484 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln480_fu_241_p2 SOURCE ./rpn_top.cpp:480 VARIABLE add_ln480 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U601 SOURCE ./rpn_top.cpp:484 VARIABLE add_ln484 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_1_fu_310_p2 SOURCE ./rpn_top.cpp:484 VARIABLE add_ln484_1 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_2_fu_323_p2 SOURCE ./rpn_top.cpp:484 VARIABLE add_ln484_2 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_272_p2 SOURCE ./rpn_top.cpp:482 VARIABLE add_ln482 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln480_1_fu_182_p2 SOURCE ./rpn_top.cpp:480 VARIABLE add_ln480_1 LOOP VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_266_p2 SOURCE ./rpn_util.h:88 VARIABLE empty_66 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_194_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_5 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_206_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U604 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U605 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U605 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_330_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U606 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U606 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U605 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_8 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_9_fu_438_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_9 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U606 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_2 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_459_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_10_fu_468_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_10 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_397_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_4_fu_230_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U622 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_3_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_3 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U691 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U691 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_3 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U698 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U698 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_246_p2 SOURCE ./rpn_util.h:212 VARIABLE empty_68 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_5_fu_171_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_183_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U702 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U701 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_284_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U701 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_13 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_319_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid181 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U702 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_15 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_16_fu_415_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_16 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_428_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_18_fu_437_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_18 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_332_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_3_fu_207_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_3 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_4_fu_510_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240_4 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_522_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U707 SOURCE ./rpn_util.h:242 VARIABLE p_mid2111 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_614_p2 SOURCE ./rpn_util.h:242 VARIABLE empty_79 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_626_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_6_fu_668_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_6 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_680_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_645_p2 SOURCE ./rpn_util.h:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln496_1_fu_169_p2 SOURCE ./rpn_top.cpp:496 VARIABLE add_ln496_1 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln496_fu_261_p2 SOURCE ./rpn_top.cpp:496 VARIABLE add_ln496 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln498_fu_293_p2 SOURCE ./rpn_top.cpp:498 VARIABLE add_ln498 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U721 SOURCE ./rpn_top.cpp:504 VARIABLE mul_ln504 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U721 SOURCE ./rpn_top.cpp:504 VARIABLE add_ln504 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln504_1_fu_332_p2 SOURCE ./rpn_top.cpp:504 VARIABLE add_ln504_1 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln504_2_fu_342_p2 SOURCE ./rpn_top.cpp:504 VARIABLE add_ln504_2 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_fu_223_p2 SOURCE ./rpn_top.cpp:500 VARIABLE add_ln500 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln498_1_fu_229_p2 SOURCE ./rpn_top.cpp:498 VARIABLE add_ln498_1 LOOP VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_1_fu_158_p2 SOURCE ./rpn_top.cpp:515 VARIABLE add_ln515_1 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_170_p2 SOURCE ./rpn_top.cpp:515 VARIABLE add_ln515 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U727 SOURCE ./rpn_top.cpp:521 VARIABLE mul_ln521 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U726 SOURCE ./rpn_top.cpp:521 VARIABLE mul_ln521_1 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_256_p2 SOURCE ./rpn_top.cpp:517 VARIABLE add_ln517 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U727 SOURCE ./rpn_top.cpp:521 VARIABLE add_ln521 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln521_1_fu_370_p2 SOURCE ./rpn_top.cpp:521 VARIABLE add_ln521_1 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U726 SOURCE ./rpn_top.cpp:521 VARIABLE add_ln521_2 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln521_4_fu_383_p2 SOURCE ./rpn_top.cpp:521 VARIABLE add_ln521_4 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln519_fu_287_p2 SOURCE ./rpn_top.cpp:519 VARIABLE add_ln519 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_1_fu_194_p2 SOURCE ./rpn_top.cpp:517 VARIABLE add_ln517_1 LOOP VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./rpn_util.h:88 VARIABLE empty LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_10_fu_216_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_10 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_228_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U730 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U731 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_9 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U731 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_352_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U732 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U732 SOURCE ./rpn_util.h:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./rpn_util.h:88 VARIABLE p_mid1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U731 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_14 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_15_fu_460_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_15 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U732 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_3 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_481_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_16_fu_490_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_16 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_419_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_7_fu_252_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_7 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U749 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_5_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_5 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U818 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U818 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_5 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_5 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U825 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U825 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_5_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_5 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./rpn_util.h:212 VARIABLE empty LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_8_fu_191_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_8 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_203_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U829 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U828 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_304_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U828 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_25 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid181_fu_339_p2 SOURCE ./rpn_util.h:212 VARIABLE p_mid181 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U829 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_27 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_28_fu_435_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_28 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_448_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_30_fu_457_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_30 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_352_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_5_fu_227_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_2_fu_551_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240_2 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_560_p2 SOURCE ./rpn_util.h:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_668_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_2_fu_710_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_2 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_722_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_687_p2 SOURCE ./rpn_util.h:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_1_fu_177_p2 SOURCE ./rpn_top.cpp:533 VARIABLE add_ln533_1 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_273_p2 SOURCE ./rpn_top.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_fu_309_p2 SOURCE ./rpn_top.cpp:535 VARIABLE add_ln535 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U848 SOURCE ./rpn_top.cpp:541 VARIABLE mul_ln541 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U848 SOURCE ./rpn_top.cpp:541 VARIABLE add_ln541 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_1_fu_352_p2 SOURCE ./rpn_top.cpp:541 VARIABLE add_ln541_1 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_2_fu_362_p2 SOURCE ./rpn_top.cpp:541 VARIABLE add_ln541_2 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U849 SOURCE ./rpn_top.cpp:539 VARIABLE mul_ln539 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U849 SOURCE ./rpn_top.cpp:539 VARIABLE add_ln539 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_fu_235_p2 SOURCE ./rpn_top.cpp:537 VARIABLE add_ln537 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_1_fu_241_p2 SOURCE ./rpn_top.cpp:535 VARIABLE add_ln535_1 LOOP VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_1_fu_158_p2 SOURCE ./rpn_top.cpp:552 VARIABLE add_ln552_1 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_170_p2 SOURCE ./rpn_top.cpp:552 VARIABLE add_ln552 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U856 SOURCE ./rpn_top.cpp:558 VARIABLE mul_ln558 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U855 SOURCE ./rpn_top.cpp:558 VARIABLE mul_ln558_1 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_fu_256_p2 SOURCE ./rpn_top.cpp:554 VARIABLE add_ln554 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U856 SOURCE ./rpn_top.cpp:558 VARIABLE add_ln558 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_1_fu_370_p2 SOURCE ./rpn_top.cpp:558 VARIABLE add_ln558_1 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U855 SOURCE ./rpn_top.cpp:558 VARIABLE add_ln558_2 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_4_fu_383_p2 SOURCE ./rpn_top.cpp:558 VARIABLE add_ln558_4 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln556_fu_287_p2 SOURCE ./rpn_top.cpp:556 VARIABLE add_ln556 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_1_fu_194_p2 SOURCE ./rpn_top.cpp:554 VARIABLE add_ln554_1 LOOP VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_9_fu_182_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_9 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_194_p2 SOURCE ./rpn_util.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U859 SOURCE ./rpn_util.h:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U860 SOURCE ./rpn_util.h:86 VARIABLE add_ln86_10 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U860 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_298_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U861 SOURCE ./rpn_util.h:101 VARIABLE add_ln101 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U861 SOURCE ./rpn_util.h:112 VARIABLE mul_ln112_1 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U860 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_14 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_15_fu_401_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_15 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U861 SOURCE ./rpn_util.h:101 VARIABLE add_ln101_4 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_417_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_16_fu_426_p2 SOURCE ./rpn_util.h:112 VARIABLE add_ln112_16 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_360_p2 SOURCE ./rpn_util.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_6_fu_218_p2 SOURCE ./rpn_util.h:88 VARIABLE add_ln88_6 LOOP VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_102_p2 SOURCE ./rpn_util.h:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_112_p2 SOURCE ./rpn_util.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_1370_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1382_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U875 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1430_p2 SOURCE ./rpn_conv_1x1.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_315_fu_1444_p2 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_ln30_315 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1466_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_5_fu_160_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184_5 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_172_p2 SOURCE ./rpn_util.h:184 VARIABLE add_ln184 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U944 SOURCE ./rpn_util.h:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_255_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U944 SOURCE ./rpn_util.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_286_p2 SOURCE ./rpn_util.h:188 VARIABLE add_ln188 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_196_p2 SOURCE ./rpn_util.h:186 VARIABLE add_ln186_5 LOOP VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_80_p2 SOURCE ./rpn_util.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_150_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58_5 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_162_p2 SOURCE ./rpn_util.h:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U951 SOURCE ./rpn_util.h:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_245_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U951 SOURCE ./rpn_util.h:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_276_p2 SOURCE ./rpn_util.h:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_5_fu_186_p2 SOURCE ./rpn_util.h:60 VARIABLE add_ln60_5 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_7_fu_165_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210_7 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_177_p2 SOURCE ./rpn_util.h:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U955 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U954 SOURCE ./rpn_util.h:216 VARIABLE mul_ln216_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_263_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U955 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_25 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_26_fu_385_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_26 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U954 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_27 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_358_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_30_fu_398_p2 SOURCE ./rpn_util.h:216 VARIABLE add_ln216_30 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_294_p2 SOURCE ./rpn_util.h:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_5_fu_201_p2 SOURCE ./rpn_util.h:212 VARIABLE add_ln212_5 LOOP VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_475_p2 SOURCE ./rpn_util.h:244 VARIABLE add_ln244 LOOP VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_509_p2 SOURCE ./rpn_util.h:249 VARIABLE add_ln249 LOOP VITIS_LOOP_249_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_4_fu_537_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259_4 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_549_p2 SOURCE ./rpn_util.h:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln570_1_fu_175_p2 SOURCE ./rpn_top.cpp:570 VARIABLE add_ln570_1 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln570_fu_271_p2 SOURCE ./rpn_top.cpp:570 VARIABLE add_ln570 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_307_p2 SOURCE ./rpn_top.cpp:572 VARIABLE add_ln572 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U972 SOURCE ./rpn_top.cpp:578 VARIABLE mul_ln578 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U972 SOURCE ./rpn_top.cpp:578 VARIABLE add_ln578 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_1_fu_350_p2 SOURCE ./rpn_top.cpp:578 VARIABLE add_ln578_1 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_2_fu_360_p2 SOURCE ./rpn_top.cpp:578 VARIABLE add_ln578_2 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U973 SOURCE ./rpn_top.cpp:576 VARIABLE mul_ln576 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U973 SOURCE ./rpn_top.cpp:576 VARIABLE add_ln576 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln574_fu_233_p2 SOURCE ./rpn_top.cpp:574 VARIABLE add_ln574 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_1_fu_239_p2 SOURCE ./rpn_top.cpp:572 VARIABLE add_ln572_1 LOOP VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_58_p2 SOURCE {} VARIABLE empty_55 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_fu_137_p2 SOURCE ./rpn_top.cpp:685 VARIABLE add_ln685 LOOP VITIS_LOOP_685_55_VITIS_LOOP_689_56 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln689_fu_165_p2 SOURCE ./rpn_top.cpp:689 VARIABLE add_ln689 LOOP VITIS_LOOP_685_55_VITIS_LOOP_689_56 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_58_p2 SOURCE {} VARIABLE empty_54 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln708_fu_137_p2 SOURCE ./rpn_top.cpp:708 VARIABLE add_ln708 LOOP VITIS_LOOP_708_57_VITIS_LOOP_712_58 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_165_p2 SOURCE ./rpn_top.cpp:712 VARIABLE add_ln712 LOOP VITIS_LOOP_708_57_VITIS_LOOP_712_58 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_58_p2 SOURCE {} VARIABLE empty_53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln731_fu_137_p2 SOURCE ./rpn_top.cpp:731 VARIABLE add_ln731 LOOP VITIS_LOOP_731_59_VITIS_LOOP_735_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln735_fu_165_p2 SOURCE ./rpn_top.cpp:735 VARIABLE add_ln735 LOOP VITIS_LOOP_731_59_VITIS_LOOP_735_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag0_U SOURCE ./rpn_top.cpp:684 VARIABLE flag0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag1_U SOURCE ./rpn_top.cpp:707 VARIABLE flag1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag2_U SOURCE ./rpn_top.cpp:730 VARIABLE flag2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_in_fm_1_U SOURCE {} VARIABLE rpn_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_param_buf_1_U SOURCE {} VARIABLE rpn_param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_partial_out_fm_buf_1_U SOURCE {} VARIABLE rpn_partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_out_fm_1_U SOURCE {} VARIABLE rpn_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 213440 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_in_fm_buf_1_U SOURCE {} VARIABLE rpn_in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_1_U SOURCE {} VARIABLE rpn_weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_1_U SOURCE {} VARIABLE rpn_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_weight_buf_1x1_1_U SOURCE {} VARIABLE rpn_weight_buf_1x1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor0_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor0_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 318 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor1_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor1_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 82 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor2_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor2_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 167 BRAM 428012 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.06 seconds; current allocated memory: 2.915 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
Execute       syn_report -model rpn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
Command     autosyn done; 440.33 sec.
Command   csynth_design done; 3696.37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3591.14 seconds. CPU system time: 41.96 seconds. Elapsed time: 3696.37 seconds; current allocated memory: 1.438 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.49 sec.
