14:57:20 INFO  : Registering command handlers for SDK TCF services
14:57:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
14:57:23 INFO  : XSCT server has started successfully.
14:57:23 INFO  : Successfully done setting XSCT server connection channel  
14:57:23 INFO  : Successfully done setting SDK workspace  
14:57:23 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
15:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:01:11 INFO  : 'jtag frequency' command is executed.
15:01:11 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:11 INFO  : Context for 'APU' is selected.
15:01:11 INFO  : System reset is completed.
15:01:14 INFO  : 'after 3000' command is executed.
15:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:01:17 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:17 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:17 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : 'ps7_init' command is executed.
15:01:17 INFO  : 'ps7_post_config' command is executed.
15:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:17 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:17 INFO  : Memory regions updated for context APU
15:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:18 INFO  : 'con' command is executed.
15:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:01:18 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
15:02:03 INFO  : Disconnected from the channel tcfchan#1.
15:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
15:02:04 INFO  : 'jtag frequency' command is executed.
15:02:04 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:04 INFO  : Context for 'APU' is selected.
15:02:04 INFO  : System reset is completed.
15:02:07 INFO  : 'after 3000' command is executed.
15:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
15:02:10 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:10 INFO  : Context for 'APU' is selected.
15:02:12 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:12 INFO  : Context for 'APU' is selected.
15:02:12 INFO  : 'ps7_init' command is executed.
15:02:12 INFO  : 'ps7_post_config' command is executed.
15:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:12 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:12 INFO  : Memory regions updated for context APU
15:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:12 INFO  : 'con' command is executed.
15:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

15:02:12 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
15:11:18 INFO  : Disconnected from the channel tcfchan#2.
15:51:46 INFO  : Registering command handlers for SDK TCF services
15:51:46 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
15:51:48 INFO  : XSCT server has started successfully.
15:51:48 INFO  : Successfully done setting XSCT server connection channel  
15:51:51 INFO  : Successfully done setting SDK workspace  
15:51:51 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
15:51:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:51:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731307824882,  Project:1731304593470
15:51:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
15:51:56 INFO  : Copied contents of E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:51:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:52:00 INFO  : 
15:52:01 INFO  : Updating hardware inferred compiler options for ZynqLab05.
15:52:01 INFO  : Clearing existing target manager status.
16:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:02:18 INFO  : 'jtag frequency' command is executed.
16:02:18 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:18 INFO  : Context for 'APU' is selected.
16:02:18 INFO  : System reset is completed.
16:02:21 INFO  : 'after 3000' command is executed.
16:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:02:23 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:23 INFO  : Context for 'APU' is selected.
16:02:23 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:23 INFO  : Context for 'APU' is selected.
16:02:24 INFO  : 'ps7_init' command is executed.
16:02:24 INFO  : 'ps7_post_config' command is executed.
16:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:24 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:24 INFO  : Memory regions updated for context APU
16:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:24 INFO  : 'con' command is executed.
16:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:02:24 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:03:32 INFO  : Disconnected from the channel tcfchan#1.
16:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:03:33 INFO  : 'jtag frequency' command is executed.
16:03:33 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:33 INFO  : Context for 'APU' is selected.
16:03:33 INFO  : System reset is completed.
16:03:36 INFO  : 'after 3000' command is executed.
16:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:03:38 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:38 INFO  : Context for 'APU' is selected.
16:03:40 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:40 INFO  : Context for 'APU' is selected.
16:03:40 INFO  : 'ps7_init' command is executed.
16:03:40 INFO  : 'ps7_post_config' command is executed.
16:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:40 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:40 INFO  : Memory regions updated for context APU
16:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:40 INFO  : 'con' command is executed.
16:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:03:40 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:10:46 INFO  : Disconnected from the channel tcfchan#2.
16:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:10:47 INFO  : 'jtag frequency' command is executed.
16:10:47 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:47 INFO  : Context for 'APU' is selected.
16:10:47 INFO  : System reset is completed.
16:10:50 INFO  : 'after 3000' command is executed.
16:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:10:53 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:53 INFO  : Context for 'APU' is selected.
16:10:53 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:53 INFO  : Context for 'APU' is selected.
16:10:53 INFO  : 'ps7_init' command is executed.
16:10:53 INFO  : 'ps7_post_config' command is executed.
16:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:53 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:53 INFO  : Memory regions updated for context APU
16:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:53 INFO  : 'con' command is executed.
16:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:10:53 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:11:19 INFO  : Disconnected from the channel tcfchan#3.
16:11:31 INFO  : Registering command handlers for SDK TCF services
16:11:32 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
16:11:34 INFO  : XSCT server has started successfully.
16:11:34 INFO  : Successfully done setting XSCT server connection channel  
16:11:34 INFO  : Successfully done setting SDK workspace  
16:11:34 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
16:11:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:12:32 INFO  : 'jtag frequency' command is executed.
16:12:32 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:32 INFO  : Context for 'APU' is selected.
16:12:32 INFO  : System reset is completed.
16:12:35 INFO  : 'after 3000' command is executed.
16:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:12:38 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:38 INFO  : Context for 'APU' is selected.
16:12:38 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:38 INFO  : Context for 'APU' is selected.
16:12:38 INFO  : 'ps7_init' command is executed.
16:12:38 INFO  : 'ps7_post_config' command is executed.
16:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:38 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:39 INFO  : Memory regions updated for context APU
16:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:39 INFO  : 'con' command is executed.
16:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:12:39 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:13:27 INFO  : Disconnected from the channel tcfchan#1.
16:29:08 INFO  : Registering command handlers for SDK TCF services
16:29:08 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
16:29:10 INFO  : XSCT server has started successfully.
16:29:10 INFO  : Successfully done setting XSCT server connection channel  
16:29:10 INFO  : Successfully done setting SDK workspace  
16:29:10 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
16:29:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:29:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731310114728,  Project:1731307824882
16:29:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
16:29:14 INFO  : Copied contents of E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:29:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:18 INFO  : 
16:29:19 INFO  : Updating hardware inferred compiler options for ZynqLab05.
16:29:19 INFO  : Clearing existing target manager status.
16:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:44:10 INFO  : 'jtag frequency' command is executed.
16:44:10 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:10 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : System reset is completed.
16:44:14 INFO  : 'after 3000' command is executed.
16:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:44:16 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:17 INFO  : 'ps7_init' command is executed.
16:44:17 INFO  : 'ps7_post_config' command is executed.
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:17 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:17 INFO  : Memory regions updated for context APU
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:17 INFO  : 'con' command is executed.
16:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:44:17 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:44:58 INFO  : Disconnected from the channel tcfchan#1.
16:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:44:59 INFO  : 'jtag frequency' command is executed.
16:44:59 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:59 INFO  : Context for 'APU' is selected.
16:44:59 INFO  : System reset is completed.
16:45:02 INFO  : 'after 3000' command is executed.
16:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:45:05 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:05 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:06 INFO  : Context for 'APU' is selected.
16:45:07 INFO  : 'ps7_init' command is executed.
16:45:07 INFO  : 'ps7_post_config' command is executed.
16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:07 INFO  : Memory regions updated for context APU
16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : 'con' command is executed.
16:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:45:07 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:54:37 INFO  : Disconnected from the channel tcfchan#2.
16:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:54:38 INFO  : 'jtag frequency' command is executed.
16:54:38 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:38 INFO  : Context for 'APU' is selected.
16:54:38 INFO  : System reset is completed.
16:54:41 INFO  : 'after 3000' command is executed.
16:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:54:43 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:43 INFO  : Context for 'APU' is selected.
16:54:43 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:43 INFO  : Context for 'APU' is selected.
16:54:44 INFO  : 'ps7_init' command is executed.
16:54:44 INFO  : 'ps7_post_config' command is executed.
16:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:44 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:44 INFO  : Memory regions updated for context APU
16:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:44 INFO  : 'con' command is executed.
16:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:54:44 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
16:58:52 INFO  : Disconnected from the channel tcfchan#3.
16:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
16:58:53 INFO  : 'jtag frequency' command is executed.
16:58:53 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:53 INFO  : Context for 'APU' is selected.
16:58:53 INFO  : System reset is completed.
16:58:56 INFO  : 'after 3000' command is executed.
16:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
16:58:59 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:59 INFO  : Context for 'APU' is selected.
16:58:59 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:59 INFO  : Context for 'APU' is selected.
16:58:59 INFO  : 'ps7_init' command is executed.
16:58:59 INFO  : 'ps7_post_config' command is executed.
16:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:00 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:00 INFO  : Memory regions updated for context APU
16:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:00 INFO  : 'con' command is executed.
16:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

16:59:00 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:00:18 INFO  : Disconnected from the channel tcfchan#4.
17:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:00:19 INFO  : 'jtag frequency' command is executed.
17:00:19 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:19 INFO  : Context for 'APU' is selected.
17:00:20 INFO  : System reset is completed.
17:00:23 INFO  : 'after 3000' command is executed.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:00:25 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:25 INFO  : Context for 'APU' is selected.
17:00:25 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:25 INFO  : Context for 'APU' is selected.
17:00:25 INFO  : 'ps7_init' command is executed.
17:00:25 INFO  : 'ps7_post_config' command is executed.
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:26 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:26 INFO  : Memory regions updated for context APU
17:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:26 INFO  : 'con' command is executed.
17:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:00:26 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:01:00 INFO  : Disconnected from the channel tcfchan#5.
17:01:57 INFO  : Registering command handlers for SDK TCF services
17:01:57 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
17:01:59 INFO  : XSCT server has started successfully.
17:01:59 INFO  : Successfully done setting XSCT server connection channel  
17:01:59 INFO  : Successfully done setting SDK workspace  
17:01:59 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
17:01:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:03:24 INFO  : 'jtag frequency' command is executed.
17:03:24 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:24 INFO  : Context for 'APU' is selected.
17:03:24 INFO  : System reset is completed.
17:03:27 INFO  : 'after 3000' command is executed.
17:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:03:30 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:30 INFO  : Context for 'APU' is selected.
17:03:30 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:30 INFO  : Context for 'APU' is selected.
17:03:30 INFO  : 'ps7_init' command is executed.
17:03:30 INFO  : 'ps7_post_config' command is executed.
17:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:30 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:31 INFO  : Memory regions updated for context APU
17:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:31 INFO  : 'con' command is executed.
17:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:03:31 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:04:15 INFO  : Disconnected from the channel tcfchan#1.
17:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:04:16 INFO  : 'jtag frequency' command is executed.
17:04:16 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:16 INFO  : Context for 'APU' is selected.
17:04:16 INFO  : System reset is completed.
17:04:19 INFO  : 'after 3000' command is executed.
17:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:04:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:21 INFO  : Context for 'APU' is selected.
17:04:23 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:23 INFO  : Context for 'APU' is selected.
17:04:23 INFO  : 'ps7_init' command is executed.
17:04:23 INFO  : 'ps7_post_config' command is executed.
17:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:24 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:24 INFO  : Memory regions updated for context APU
17:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:24 INFO  : 'con' command is executed.
17:04:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:04:24 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:05:07 INFO  : Disconnected from the channel tcfchan#2.
17:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:05:08 INFO  : 'jtag frequency' command is executed.
17:05:08 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:08 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : System reset is completed.
17:05:11 INFO  : 'after 3000' command is executed.
17:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:05:13 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:14 INFO  : Context for 'APU' is selected.
17:05:15 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:15 INFO  : Context for 'APU' is selected.
17:05:15 INFO  : 'ps7_init' command is executed.
17:05:15 INFO  : 'ps7_post_config' command is executed.
17:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:16 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:16 INFO  : Memory regions updated for context APU
17:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:16 INFO  : 'con' command is executed.
17:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:05:16 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:05:54 INFO  : Disconnected from the channel tcfchan#3.
17:06:10 INFO  : Registering command handlers for SDK TCF services
17:06:10 INFO  : Launching XSCT server: xsct.bat -interactive E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
17:06:12 INFO  : XSCT server has started successfully.
17:06:12 INFO  : Successfully done setting XSCT server connection channel  
17:06:12 INFO  : Successfully done setting SDK workspace  
17:06:12 INFO  : Processing command line option -hwspec E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
17:06:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:07:45 INFO  : 'jtag frequency' command is executed.
17:07:45 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:45 INFO  : Context for 'APU' is selected.
17:07:45 INFO  : System reset is completed.
17:07:48 INFO  : 'after 3000' command is executed.
17:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:07:51 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:51 INFO  : Context for 'APU' is selected.
17:07:51 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:51 INFO  : Context for 'APU' is selected.
17:07:51 INFO  : 'ps7_init' command is executed.
17:07:51 INFO  : 'ps7_post_config' command is executed.
17:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:51 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:51 INFO  : Memory regions updated for context APU
17:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:51 INFO  : 'con' command is executed.
17:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:07:51 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:09:14 INFO  : Disconnected from the channel tcfchan#1.
17:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04A44A' is selected.
17:09:15 INFO  : 'jtag frequency' command is executed.
17:09:15 INFO  : Sourcing of 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:15 INFO  : Context for 'APU' is selected.
17:09:16 INFO  : System reset is completed.
17:09:19 INFO  : 'after 3000' command is executed.
17:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1' command is executed.
17:09:21 INFO  : FPGA configured successfully with bitstream "E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:21 INFO  : Context for 'APU' is selected.
17:09:23 INFO  : Hardware design information is loaded from 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:23 INFO  : Context for 'APU' is selected.
17:09:23 INFO  : 'ps7_init' command is executed.
17:09:23 INFO  : 'ps7_post_config' command is executed.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : The application 'E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A" && level==0} -index 1
fpga -file E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
loadhw -hw E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
dow E:/Verilog/soc/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:23 INFO  : Memory regions updated for context APU
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : 'con' command is executed.
17:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04A44A"} -index 0
con
----------------End of Script----------------

17:09:23 INFO  : Launch script is exported to file 'E:\Verilog\soc\ZynqLab05\ZynqLab05.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab05.elf_on_local.tcl'
17:11:35 INFO  : Disconnected from the channel tcfchan#2.
