WARNING | 2018-04-08 20:46:57,215 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:46:57,318 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:46:57,402 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/cvttss2sil_r32_xmm/cvttss2sil_r32_xmm.o
IRSB {
   t0:Ity_F32 t1:Ity_F64 t2:Ity_I32 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:F32(ymm1)
   02 | t1 = F32toF64(t0)
   03 | t2 = F64toI32S(0x00000003,t1)
   04 | t3 = 32Uto64(t2)
   05 | PUT(rbx) = t3
   06 | PUT(pc) = 0x0000000000400004
   07 | ------ IMark(0x400004, 1, 0) ------
   08 | t4 = GET:I64(rsp)
   09 | t5 = LDle:I64(t4)
   10 | t6 = Add64(t4,0x0000000000000008)
   11 | PUT(rsp) = t6
   12 | t7 = Sub64(t6,0x0000000000000080)
   13 | ====== AbiHint(0xt7, 128, t5) ======
   NEXT: PUT(rip) = t5; Ijk_Ret
}
