$date
	Wed Dec 17 11:35:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_generator_tb $end
$var wire 1 ! P $end
$var reg 4 " D [3:0] $end
$var reg 1 # mode $end
$scope module dut $end
$var wire 4 $ D [3:0] $end
$var wire 1 # mode $end
$var reg 1 ! P $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#10
1!
b1 "
b1 $
#20
b1011 "
b1011 $
#30
0!
b1111 "
b1111 $
#40
1!
b0 "
b0 $
1#
#50
0!
b1 "
b1 $
#60
b1011 "
b1011 $
#70
1!
b1111 "
b1111 $
#80
