----- test_suite1_wo_dssa -----

combo_test1:

Performance counter stats for 'build/boot tytest test/master-thesis/combo_test1.mi' (100 runs):

          9,811.00 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.14% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            14,682      page-faults:u             #    0.001 M/sec                    ( +-  0.00% )
    31,842,600,265      cycles:u                  #    3.246 GHz                      ( +-  0.10% )
    14,486,978,010      stalled-cycles-frontend:u #   45.50% frontend cycles idle     ( +-  0.23% )
    56,826,898,687      instructions:u            #    1.78  insn per cycle         
                                                  #    0.25  stalled cycles per insn  ( +-  0.01% )
    12,679,231,775      branches:u                # 1292.348 M/sec                    ( +-  0.00% )
        19,687,086      branch-misses:u           #    0.16% of all branches          ( +-  0.26% )

            9.8159 +- 0.0133 seconds time elapsed  ( +-  0.14% )
            
            
push_last_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/push_last_pop.mi' (100 runs):

         19,776.91 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.04% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            32,844      page-faults:u             #    0.002 M/sec                    ( +-  0.00% )
    64,214,107,583      cycles:u                  #    3.247 GHz                      ( +-  0.04% )
    29,872,751,067      stalled-cycles-frontend:u #   46.52% frontend cycles idle     ( +-  0.10% )
   113,450,102,671      instructions:u            #    1.77  insn per cycle         
                                                  #    0.26  stalled cycles per insn  ( +-  0.00% )
    25,401,415,202      branches:u                # 1284.397 M/sec                    ( +-  0.00% )
        27,417,463      branch-misses:u           #    0.11% of all branches          ( +-  0.26% )

          19.78402 +- 0.00846 seconds time elapsed  ( +-  0.04% )
          
          
rep_first:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_first.mi' (100 runs):

        112,753.12 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            15,168      page-faults:u             #    0.135 K/sec                    ( +-  0.00% )
   368,180,765,447      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,726,513,597      stalled-cycles-frontend:u #   18.67% frontend cycles idle     ( +-  0.05% )
   894,836,350,772      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,447,546,969      branches:u                # 1937.397 M/sec                    ( +-  0.00% )
        58,681,554      branch-misses:u           #    0.03% of all branches          ( +-  0.01% )

         112.78053 +- 0.00729 seconds time elapsed  ( +-  0.01% )
         
         
rep_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_last.mi' (100 runs):

        112,842.63 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,827      page-faults:u             #    0.185 K/sec                    ( +-  0.00% )
   368,438,807,977      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,955,622,772      stalled-cycles-frontend:u #   18.72% frontend cycles idle     ( +-  0.05% )
   895,183,752,083      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,526,695,041      branches:u                # 1936.562 M/sec                    ( +-  0.00% )
        58,990,382      branch-misses:u           #    0.03% of all branches          ( +-  0.03% )

         112.87258 +- 0.00831 seconds time elapsed  ( +-  0.01% )
         
         
rep_length:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_length.mi' (100 runs):

        112,865.85 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,870      page-faults:u             #    0.185 K/sec                    ( +-  0.00% )
   368,513,294,645      cycles:u                  #    3.265 GHz                      ( +-  0.01% )
    68,864,719,708      stalled-cycles-frontend:u #   18.69% frontend cycles idle     ( +-  0.05% )
   895,196,963,051      instructions:u            #    2.43  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,529,382,820      branches:u                # 1936.187 M/sec                    ( +-  0.00% )
        59,047,224      branch-misses:u           #    0.03% of all branches          ( +-  0.06% )

         112.89065 +- 0.00845 seconds time elapsed  ( +-  0.01% )

         
         
