-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity corr_accel is
generic (
    C_M_AXI_DATA_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DATA_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DATA_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATA_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_DATA_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATA_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATA_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DATA_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DATA_USER_VALUE : INTEGER := 0;
    C_M_AXI_DATA_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DATA_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_data_AWVALID : OUT STD_LOGIC;
    m_axi_data_AWREADY : IN STD_LOGIC;
    m_axi_data_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ADDR_WIDTH-1 downto 0);
    m_axi_data_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ID_WIDTH-1 downto 0);
    m_axi_data_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_AWUSER_WIDTH-1 downto 0);
    m_axi_data_WVALID : OUT STD_LOGIC;
    m_axi_data_WREADY : IN STD_LOGIC;
    m_axi_data_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_DATA_WIDTH-1 downto 0);
    m_axi_data_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_DATA_WIDTH/8-1 downto 0);
    m_axi_data_WLAST : OUT STD_LOGIC;
    m_axi_data_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ID_WIDTH-1 downto 0);
    m_axi_data_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WUSER_WIDTH-1 downto 0);
    m_axi_data_ARVALID : OUT STD_LOGIC;
    m_axi_data_ARREADY : IN STD_LOGIC;
    m_axi_data_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ADDR_WIDTH-1 downto 0);
    m_axi_data_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ID_WIDTH-1 downto 0);
    m_axi_data_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_ARUSER_WIDTH-1 downto 0);
    m_axi_data_RVALID : IN STD_LOGIC;
    m_axi_data_RREADY : OUT STD_LOGIC;
    m_axi_data_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_DATA_WIDTH-1 downto 0);
    m_axi_data_RLAST : IN STD_LOGIC;
    m_axi_data_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_ID_WIDTH-1 downto 0);
    m_axi_data_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_RUSER_WIDTH-1 downto 0);
    m_axi_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_BVALID : IN STD_LOGIC;
    m_axi_data_BREADY : OUT STD_LOGIC;
    m_axi_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_ID_WIDTH-1 downto 0);
    m_axi_data_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_BUSER_WIDTH-1 downto 0);
    counter : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of corr_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "corr_accel_corr_accel,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=16485,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=2177,HLS_SYN_LUT=6960,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal start_time_1_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal start_time_1_vld_reg : STD_LOGIC := '0';
    signal start_time_1_vld_in : STD_LOGIC;
    signal start_time_1_ack_in : STD_LOGIC;
    signal end_time_1_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal end_time_1_vld_reg : STD_LOGIC := '0';
    signal end_time_1_vld_in : STD_LOGIC;
    signal end_time_1_ack_in : STD_LOGIC;
    signal data_out_read_reg_240 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_read_reg_245 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal reg_file_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_ce0 : STD_LOGIC;
    signal reg_file_we0 : STD_LOGIC;
    signal reg_file_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_ce1 : STD_LOGIC;
    signal reg_file_we1 : STD_LOGIC;
    signal reg_file_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_1_ce0 : STD_LOGIC;
    signal reg_file_1_we0 : STD_LOGIC;
    signal reg_file_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_1_ce1 : STD_LOGIC;
    signal reg_file_1_we1 : STD_LOGIC;
    signal reg_file_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_2_ce0 : STD_LOGIC;
    signal reg_file_2_we0 : STD_LOGIC;
    signal reg_file_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_2_ce1 : STD_LOGIC;
    signal reg_file_2_we1 : STD_LOGIC;
    signal reg_file_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_3_ce0 : STD_LOGIC;
    signal reg_file_3_we0 : STD_LOGIC;
    signal reg_file_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_3_ce1 : STD_LOGIC;
    signal reg_file_3_we1 : STD_LOGIC;
    signal reg_file_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_4_ce0 : STD_LOGIC;
    signal reg_file_4_we0 : STD_LOGIC;
    signal reg_file_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_4_ce1 : STD_LOGIC;
    signal reg_file_4_we1 : STD_LOGIC;
    signal reg_file_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_5_ce0 : STD_LOGIC;
    signal reg_file_5_we0 : STD_LOGIC;
    signal reg_file_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_5_ce1 : STD_LOGIC;
    signal reg_file_5_we1 : STD_LOGIC;
    signal reg_file_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_6_ce0 : STD_LOGIC;
    signal reg_file_6_we0 : STD_LOGIC;
    signal reg_file_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_6_ce1 : STD_LOGIC;
    signal reg_file_6_we1 : STD_LOGIC;
    signal reg_file_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_7_ce0 : STD_LOGIC;
    signal reg_file_7_we0 : STD_LOGIC;
    signal reg_file_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_7_ce1 : STD_LOGIC;
    signal reg_file_7_we1 : STD_LOGIC;
    signal reg_file_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_8_ce0 : STD_LOGIC;
    signal reg_file_8_we0 : STD_LOGIC;
    signal reg_file_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_8_ce1 : STD_LOGIC;
    signal reg_file_8_we1 : STD_LOGIC;
    signal reg_file_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_9_ce0 : STD_LOGIC;
    signal reg_file_9_we0 : STD_LOGIC;
    signal reg_file_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_9_ce1 : STD_LOGIC;
    signal reg_file_9_we1 : STD_LOGIC;
    signal reg_file_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_10_ce0 : STD_LOGIC;
    signal reg_file_10_we0 : STD_LOGIC;
    signal reg_file_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_10_ce1 : STD_LOGIC;
    signal reg_file_10_we1 : STD_LOGIC;
    signal reg_file_10_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_11_ce0 : STD_LOGIC;
    signal reg_file_11_we0 : STD_LOGIC;
    signal reg_file_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_11_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_11_ce1 : STD_LOGIC;
    signal reg_file_11_we1 : STD_LOGIC;
    signal reg_file_11_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_12_ce0 : STD_LOGIC;
    signal reg_file_12_we0 : STD_LOGIC;
    signal reg_file_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_12_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_12_ce1 : STD_LOGIC;
    signal reg_file_12_we1 : STD_LOGIC;
    signal reg_file_12_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_13_ce0 : STD_LOGIC;
    signal reg_file_13_we0 : STD_LOGIC;
    signal reg_file_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_13_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_13_ce1 : STD_LOGIC;
    signal reg_file_13_we1 : STD_LOGIC;
    signal reg_file_13_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_14_ce0 : STD_LOGIC;
    signal reg_file_14_we0 : STD_LOGIC;
    signal reg_file_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_14_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_14_ce1 : STD_LOGIC;
    signal reg_file_14_we1 : STD_LOGIC;
    signal reg_file_14_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_15_ce0 : STD_LOGIC;
    signal reg_file_15_we0 : STD_LOGIC;
    signal reg_file_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_file_15_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_file_15_ce1 : STD_LOGIC;
    signal reg_file_15_we1 : STD_LOGIC;
    signal reg_file_15_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_ap_start : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_ap_done : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_ap_idle : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_ap_ready : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_AWVALID : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_WVALID : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_WLAST : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARVALID : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_recv_data_burst_fu_185_m_axi_data_RREADY : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_m_axi_data_BREADY : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_0_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_1_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_2_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_3_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_3_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_4_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_4_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_5_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_6_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_6_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_0_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_0_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_0_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_0_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_1_ce0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_1_we0 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_recv_data_burst_fu_185_reg_file_7_1_ce1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_1_we1 : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_reg_file_7_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_208_ap_start : STD_LOGIC;
    signal grp_compute_fu_208_ap_done : STD_LOGIC;
    signal grp_compute_fu_208_ap_idle : STD_LOGIC;
    signal grp_compute_fu_208_ap_ready : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_208_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_0_0_we0 : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_fu_208_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_208_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_208_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_208_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_compute_fu_208_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_fu_208_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_ap_start : STD_LOGIC;
    signal grp_send_data_burst_fu_217_ap_done : STD_LOGIC;
    signal grp_send_data_burst_fu_217_ap_idle : STD_LOGIC;
    signal grp_send_data_burst_fu_217_ap_ready : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_AWVALID : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_WVALID : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_WLAST : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARVALID : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_send_data_burst_fu_217_m_axi_data_RREADY : STD_LOGIC;
    signal grp_send_data_burst_fu_217_m_axi_data_BREADY : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_0_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_0_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_0_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_0_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_1_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_1_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_1_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_1_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_2_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_2_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_3_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_3_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_3_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_3_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_4_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_4_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_6_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_6_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_6_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_6_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_6_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_6_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_6_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_6_1_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_7_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_7_0_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_7_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_7_0_ce1 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_7_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_7_1_ce0 : STD_LOGIC;
    signal grp_send_data_burst_fu_217_reg_file_7_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_send_data_burst_fu_217_reg_file_7_1_ce1 : STD_LOGIC;
    signal data_AWVALID : STD_LOGIC;
    signal data_AWREADY : STD_LOGIC;
    signal data_WVALID : STD_LOGIC;
    signal data_WREADY : STD_LOGIC;
    signal data_ARVALID : STD_LOGIC;
    signal data_ARREADY : STD_LOGIC;
    signal data_RVALID : STD_LOGIC;
    signal data_RREADY : STD_LOGIC;
    signal data_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal data_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal data_BVALID : STD_LOGIC;
    signal data_BREADY : STD_LOGIC;
    signal grp_recv_data_burst_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_compute_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_send_data_burst_fu_217_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state9 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component corr_accel_recv_data_burst IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_data_AWVALID : OUT STD_LOGIC;
        m_axi_data_AWREADY : IN STD_LOGIC;
        m_axi_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_WVALID : OUT STD_LOGIC;
        m_axi_data_WREADY : IN STD_LOGIC;
        m_axi_data_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_data_WLAST : OUT STD_LOGIC;
        m_axi_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_ARVALID : OUT STD_LOGIC;
        m_axi_data_ARREADY : IN STD_LOGIC;
        m_axi_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RVALID : IN STD_LOGIC;
        m_axi_data_RREADY : OUT STD_LOGIC;
        m_axi_data_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_RLAST : IN STD_LOGIC;
        m_axi_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_BVALID : IN STD_LOGIC;
        m_axi_data_BREADY : OUT STD_LOGIC;
        m_axi_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in : IN STD_LOGIC_VECTOR (63 downto 0);
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_we0 : OUT STD_LOGIC;
        reg_file_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce1 : OUT STD_LOGIC;
        reg_file_0_0_we1 : OUT STD_LOGIC;
        reg_file_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce0 : OUT STD_LOGIC;
        reg_file_0_1_we0 : OUT STD_LOGIC;
        reg_file_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce1 : OUT STD_LOGIC;
        reg_file_0_1_we1 : OUT STD_LOGIC;
        reg_file_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce0 : OUT STD_LOGIC;
        reg_file_1_0_we0 : OUT STD_LOGIC;
        reg_file_1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce1 : OUT STD_LOGIC;
        reg_file_1_0_we1 : OUT STD_LOGIC;
        reg_file_1_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce0 : OUT STD_LOGIC;
        reg_file_1_1_we0 : OUT STD_LOGIC;
        reg_file_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce1 : OUT STD_LOGIC;
        reg_file_1_1_we1 : OUT STD_LOGIC;
        reg_file_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_we0 : OUT STD_LOGIC;
        reg_file_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce1 : OUT STD_LOGIC;
        reg_file_2_0_we1 : OUT STD_LOGIC;
        reg_file_2_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_we0 : OUT STD_LOGIC;
        reg_file_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce1 : OUT STD_LOGIC;
        reg_file_2_1_we1 : OUT STD_LOGIC;
        reg_file_2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_we0 : OUT STD_LOGIC;
        reg_file_3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce1 : OUT STD_LOGIC;
        reg_file_3_0_we1 : OUT STD_LOGIC;
        reg_file_3_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_we0 : OUT STD_LOGIC;
        reg_file_3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce1 : OUT STD_LOGIC;
        reg_file_3_1_we1 : OUT STD_LOGIC;
        reg_file_3_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_we0 : OUT STD_LOGIC;
        reg_file_4_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce1 : OUT STD_LOGIC;
        reg_file_4_0_we1 : OUT STD_LOGIC;
        reg_file_4_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_we0 : OUT STD_LOGIC;
        reg_file_4_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce1 : OUT STD_LOGIC;
        reg_file_4_1_we1 : OUT STD_LOGIC;
        reg_file_4_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_we0 : OUT STD_LOGIC;
        reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_we1 : OUT STD_LOGIC;
        reg_file_5_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_we0 : OUT STD_LOGIC;
        reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_we1 : OUT STD_LOGIC;
        reg_file_5_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce0 : OUT STD_LOGIC;
        reg_file_6_0_we0 : OUT STD_LOGIC;
        reg_file_6_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce1 : OUT STD_LOGIC;
        reg_file_6_0_we1 : OUT STD_LOGIC;
        reg_file_6_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce0 : OUT STD_LOGIC;
        reg_file_6_1_we0 : OUT STD_LOGIC;
        reg_file_6_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce1 : OUT STD_LOGIC;
        reg_file_6_1_we1 : OUT STD_LOGIC;
        reg_file_6_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce0 : OUT STD_LOGIC;
        reg_file_7_0_we0 : OUT STD_LOGIC;
        reg_file_7_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce1 : OUT STD_LOGIC;
        reg_file_7_0_we1 : OUT STD_LOGIC;
        reg_file_7_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce0 : OUT STD_LOGIC;
        reg_file_7_1_we0 : OUT STD_LOGIC;
        reg_file_7_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce1 : OUT STD_LOGIC;
        reg_file_7_1_we1 : OUT STD_LOGIC;
        reg_file_7_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_compute IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_we0 : OUT STD_LOGIC;
        reg_file_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_send_data_burst IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_data_AWVALID : OUT STD_LOGIC;
        m_axi_data_AWREADY : IN STD_LOGIC;
        m_axi_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_WVALID : OUT STD_LOGIC;
        m_axi_data_WREADY : IN STD_LOGIC;
        m_axi_data_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_data_WLAST : OUT STD_LOGIC;
        m_axi_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_ARVALID : OUT STD_LOGIC;
        m_axi_data_ARREADY : IN STD_LOGIC;
        m_axi_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RVALID : IN STD_LOGIC;
        m_axi_data_RREADY : OUT STD_LOGIC;
        m_axi_data_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_data_RLAST : IN STD_LOGIC;
        m_axi_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_BVALID : IN STD_LOGIC;
        m_axi_data_BREADY : OUT STD_LOGIC;
        m_axi_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out : IN STD_LOGIC_VECTOR (63 downto 0);
        reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce0 : OUT STD_LOGIC;
        reg_file_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_0_ce1 : OUT STD_LOGIC;
        reg_file_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce0 : OUT STD_LOGIC;
        reg_file_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_0_1_ce1 : OUT STD_LOGIC;
        reg_file_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce0 : OUT STD_LOGIC;
        reg_file_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_0_ce1 : OUT STD_LOGIC;
        reg_file_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce0 : OUT STD_LOGIC;
        reg_file_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_1_1_ce1 : OUT STD_LOGIC;
        reg_file_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce1 : OUT STD_LOGIC;
        reg_file_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce1 : OUT STD_LOGIC;
        reg_file_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce1 : OUT STD_LOGIC;
        reg_file_3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce1 : OUT STD_LOGIC;
        reg_file_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce1 : OUT STD_LOGIC;
        reg_file_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce1 : OUT STD_LOGIC;
        reg_file_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce0 : OUT STD_LOGIC;
        reg_file_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_0_ce1 : OUT STD_LOGIC;
        reg_file_6_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce0 : OUT STD_LOGIC;
        reg_file_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_6_1_ce1 : OUT STD_LOGIC;
        reg_file_6_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce0 : OUT STD_LOGIC;
        reg_file_7_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_0_ce1 : OUT STD_LOGIC;
        reg_file_7_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce0 : OUT STD_LOGIC;
        reg_file_7_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_7_1_ce1 : OUT STD_LOGIC;
        reg_file_7_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_reg_file_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        data_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        start_time : IN STD_LOGIC_VECTOR (63 downto 0);
        end_time : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component corr_accel_data_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    reg_file_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_address0,
        ce0 => reg_file_ce0,
        we0 => reg_file_we0,
        d0 => reg_file_d0,
        q0 => reg_file_q0,
        address1 => reg_file_address1,
        ce1 => reg_file_ce1,
        we1 => reg_file_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_0_0_d1,
        q1 => reg_file_q1);

    reg_file_1_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_1_address0,
        ce0 => reg_file_1_ce0,
        we0 => reg_file_1_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_0_1_d0,
        q0 => reg_file_1_q0,
        address1 => reg_file_1_address1,
        ce1 => reg_file_1_ce1,
        we1 => reg_file_1_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_0_1_d1,
        q1 => reg_file_1_q1);

    reg_file_2_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_2_address0,
        ce0 => reg_file_2_ce0,
        we0 => reg_file_2_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_1_0_d0,
        q0 => reg_file_2_q0,
        address1 => reg_file_2_address1,
        ce1 => reg_file_2_ce1,
        we1 => reg_file_2_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_1_0_d1,
        q1 => reg_file_2_q1);

    reg_file_3_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_3_address0,
        ce0 => reg_file_3_ce0,
        we0 => reg_file_3_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_1_1_d0,
        q0 => reg_file_3_q0,
        address1 => reg_file_3_address1,
        ce1 => reg_file_3_ce1,
        we1 => reg_file_3_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_1_1_d1,
        q1 => reg_file_3_q1);

    reg_file_4_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_4_address0,
        ce0 => reg_file_4_ce0,
        we0 => reg_file_4_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_2_0_d0,
        q0 => reg_file_4_q0,
        address1 => reg_file_4_address1,
        ce1 => reg_file_4_ce1,
        we1 => reg_file_4_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_2_0_d1,
        q1 => reg_file_4_q1);

    reg_file_5_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_5_address0,
        ce0 => reg_file_5_ce0,
        we0 => reg_file_5_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_2_1_d0,
        q0 => reg_file_5_q0,
        address1 => reg_file_5_address1,
        ce1 => reg_file_5_ce1,
        we1 => reg_file_5_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_2_1_d1,
        q1 => reg_file_5_q1);

    reg_file_6_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_6_address0,
        ce0 => reg_file_6_ce0,
        we0 => reg_file_6_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_3_0_d0,
        q0 => reg_file_6_q0,
        address1 => reg_file_6_address1,
        ce1 => reg_file_6_ce1,
        we1 => reg_file_6_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_3_0_d1,
        q1 => reg_file_6_q1);

    reg_file_7_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_7_address0,
        ce0 => reg_file_7_ce0,
        we0 => reg_file_7_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_3_1_d0,
        q0 => reg_file_7_q0,
        address1 => reg_file_7_address1,
        ce1 => reg_file_7_ce1,
        we1 => reg_file_7_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_3_1_d1,
        q1 => reg_file_7_q1);

    reg_file_8_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_8_address0,
        ce0 => reg_file_8_ce0,
        we0 => reg_file_8_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_4_0_d0,
        q0 => reg_file_8_q0,
        address1 => reg_file_8_address1,
        ce1 => reg_file_8_ce1,
        we1 => reg_file_8_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_4_0_d1,
        q1 => reg_file_8_q1);

    reg_file_9_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_9_address0,
        ce0 => reg_file_9_ce0,
        we0 => reg_file_9_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_4_1_d0,
        q0 => reg_file_9_q0,
        address1 => reg_file_9_address1,
        ce1 => reg_file_9_ce1,
        we1 => reg_file_9_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_4_1_d1,
        q1 => reg_file_9_q1);

    reg_file_10_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_10_address0,
        ce0 => reg_file_10_ce0,
        we0 => reg_file_10_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_5_0_d0,
        q0 => reg_file_10_q0,
        address1 => reg_file_10_address1,
        ce1 => reg_file_10_ce1,
        we1 => reg_file_10_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_5_0_d1,
        q1 => reg_file_10_q1);

    reg_file_11_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_11_address0,
        ce0 => reg_file_11_ce0,
        we0 => reg_file_11_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_5_1_d0,
        q0 => reg_file_11_q0,
        address1 => reg_file_11_address1,
        ce1 => reg_file_11_ce1,
        we1 => reg_file_11_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_5_1_d1,
        q1 => reg_file_11_q1);

    reg_file_12_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_12_address0,
        ce0 => reg_file_12_ce0,
        we0 => reg_file_12_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_6_0_d0,
        q0 => reg_file_12_q0,
        address1 => reg_file_12_address1,
        ce1 => reg_file_12_ce1,
        we1 => reg_file_12_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_6_0_d1,
        q1 => reg_file_12_q1);

    reg_file_13_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_13_address0,
        ce0 => reg_file_13_ce0,
        we0 => reg_file_13_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_6_1_d0,
        q0 => reg_file_13_q0,
        address1 => reg_file_13_address1,
        ce1 => reg_file_13_ce1,
        we1 => reg_file_13_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_6_1_d1,
        q1 => reg_file_13_q1);

    reg_file_14_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_14_address0,
        ce0 => reg_file_14_ce0,
        we0 => reg_file_14_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_7_0_d0,
        q0 => reg_file_14_q0,
        address1 => reg_file_14_address1,
        ce1 => reg_file_14_ce1,
        we1 => reg_file_14_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_7_0_d1,
        q1 => reg_file_14_q1);

    reg_file_15_U : component corr_accel_reg_file_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reg_file_15_address0,
        ce0 => reg_file_15_ce0,
        we0 => reg_file_15_we0,
        d0 => grp_recv_data_burst_fu_185_reg_file_7_1_d0,
        q0 => reg_file_15_q0,
        address1 => reg_file_15_address1,
        ce1 => reg_file_15_ce1,
        we1 => reg_file_15_we1,
        d1 => grp_recv_data_burst_fu_185_reg_file_7_1_d1,
        q1 => reg_file_15_q1);

    grp_recv_data_burst_fu_185 : component corr_accel_recv_data_burst
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_recv_data_burst_fu_185_ap_start,
        ap_done => grp_recv_data_burst_fu_185_ap_done,
        ap_idle => grp_recv_data_burst_fu_185_ap_idle,
        ap_ready => grp_recv_data_burst_fu_185_ap_ready,
        m_axi_data_AWVALID => grp_recv_data_burst_fu_185_m_axi_data_AWVALID,
        m_axi_data_AWREADY => ap_const_logic_0,
        m_axi_data_AWADDR => grp_recv_data_burst_fu_185_m_axi_data_AWADDR,
        m_axi_data_AWID => grp_recv_data_burst_fu_185_m_axi_data_AWID,
        m_axi_data_AWLEN => grp_recv_data_burst_fu_185_m_axi_data_AWLEN,
        m_axi_data_AWSIZE => grp_recv_data_burst_fu_185_m_axi_data_AWSIZE,
        m_axi_data_AWBURST => grp_recv_data_burst_fu_185_m_axi_data_AWBURST,
        m_axi_data_AWLOCK => grp_recv_data_burst_fu_185_m_axi_data_AWLOCK,
        m_axi_data_AWCACHE => grp_recv_data_burst_fu_185_m_axi_data_AWCACHE,
        m_axi_data_AWPROT => grp_recv_data_burst_fu_185_m_axi_data_AWPROT,
        m_axi_data_AWQOS => grp_recv_data_burst_fu_185_m_axi_data_AWQOS,
        m_axi_data_AWREGION => grp_recv_data_burst_fu_185_m_axi_data_AWREGION,
        m_axi_data_AWUSER => grp_recv_data_burst_fu_185_m_axi_data_AWUSER,
        m_axi_data_WVALID => grp_recv_data_burst_fu_185_m_axi_data_WVALID,
        m_axi_data_WREADY => ap_const_logic_0,
        m_axi_data_WDATA => grp_recv_data_burst_fu_185_m_axi_data_WDATA,
        m_axi_data_WSTRB => grp_recv_data_burst_fu_185_m_axi_data_WSTRB,
        m_axi_data_WLAST => grp_recv_data_burst_fu_185_m_axi_data_WLAST,
        m_axi_data_WID => grp_recv_data_burst_fu_185_m_axi_data_WID,
        m_axi_data_WUSER => grp_recv_data_burst_fu_185_m_axi_data_WUSER,
        m_axi_data_ARVALID => grp_recv_data_burst_fu_185_m_axi_data_ARVALID,
        m_axi_data_ARREADY => data_ARREADY,
        m_axi_data_ARADDR => grp_recv_data_burst_fu_185_m_axi_data_ARADDR,
        m_axi_data_ARID => grp_recv_data_burst_fu_185_m_axi_data_ARID,
        m_axi_data_ARLEN => grp_recv_data_burst_fu_185_m_axi_data_ARLEN,
        m_axi_data_ARSIZE => grp_recv_data_burst_fu_185_m_axi_data_ARSIZE,
        m_axi_data_ARBURST => grp_recv_data_burst_fu_185_m_axi_data_ARBURST,
        m_axi_data_ARLOCK => grp_recv_data_burst_fu_185_m_axi_data_ARLOCK,
        m_axi_data_ARCACHE => grp_recv_data_burst_fu_185_m_axi_data_ARCACHE,
        m_axi_data_ARPROT => grp_recv_data_burst_fu_185_m_axi_data_ARPROT,
        m_axi_data_ARQOS => grp_recv_data_burst_fu_185_m_axi_data_ARQOS,
        m_axi_data_ARREGION => grp_recv_data_burst_fu_185_m_axi_data_ARREGION,
        m_axi_data_ARUSER => grp_recv_data_burst_fu_185_m_axi_data_ARUSER,
        m_axi_data_RVALID => data_RVALID,
        m_axi_data_RREADY => grp_recv_data_burst_fu_185_m_axi_data_RREADY,
        m_axi_data_RDATA => data_RDATA,
        m_axi_data_RLAST => ap_const_logic_0,
        m_axi_data_RID => ap_const_lv1_0,
        m_axi_data_RFIFONUM => data_RFIFONUM,
        m_axi_data_RUSER => ap_const_lv1_0,
        m_axi_data_RRESP => ap_const_lv2_0,
        m_axi_data_BVALID => ap_const_logic_0,
        m_axi_data_BREADY => grp_recv_data_burst_fu_185_m_axi_data_BREADY,
        m_axi_data_BRESP => ap_const_lv2_0,
        m_axi_data_BID => ap_const_lv1_0,
        m_axi_data_BUSER => ap_const_lv1_0,
        data_in => data_in_read_reg_245,
        reg_file_0_0_address0 => grp_recv_data_burst_fu_185_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_recv_data_burst_fu_185_reg_file_0_0_ce0,
        reg_file_0_0_we0 => grp_recv_data_burst_fu_185_reg_file_0_0_we0,
        reg_file_0_0_d0 => grp_recv_data_burst_fu_185_reg_file_0_0_d0,
        reg_file_0_0_address1 => grp_recv_data_burst_fu_185_reg_file_0_0_address1,
        reg_file_0_0_ce1 => grp_recv_data_burst_fu_185_reg_file_0_0_ce1,
        reg_file_0_0_we1 => grp_recv_data_burst_fu_185_reg_file_0_0_we1,
        reg_file_0_0_d1 => grp_recv_data_burst_fu_185_reg_file_0_0_d1,
        reg_file_0_1_address0 => grp_recv_data_burst_fu_185_reg_file_0_1_address0,
        reg_file_0_1_ce0 => grp_recv_data_burst_fu_185_reg_file_0_1_ce0,
        reg_file_0_1_we0 => grp_recv_data_burst_fu_185_reg_file_0_1_we0,
        reg_file_0_1_d0 => grp_recv_data_burst_fu_185_reg_file_0_1_d0,
        reg_file_0_1_address1 => grp_recv_data_burst_fu_185_reg_file_0_1_address1,
        reg_file_0_1_ce1 => grp_recv_data_burst_fu_185_reg_file_0_1_ce1,
        reg_file_0_1_we1 => grp_recv_data_burst_fu_185_reg_file_0_1_we1,
        reg_file_0_1_d1 => grp_recv_data_burst_fu_185_reg_file_0_1_d1,
        reg_file_1_0_address0 => grp_recv_data_burst_fu_185_reg_file_1_0_address0,
        reg_file_1_0_ce0 => grp_recv_data_burst_fu_185_reg_file_1_0_ce0,
        reg_file_1_0_we0 => grp_recv_data_burst_fu_185_reg_file_1_0_we0,
        reg_file_1_0_d0 => grp_recv_data_burst_fu_185_reg_file_1_0_d0,
        reg_file_1_0_address1 => grp_recv_data_burst_fu_185_reg_file_1_0_address1,
        reg_file_1_0_ce1 => grp_recv_data_burst_fu_185_reg_file_1_0_ce1,
        reg_file_1_0_we1 => grp_recv_data_burst_fu_185_reg_file_1_0_we1,
        reg_file_1_0_d1 => grp_recv_data_burst_fu_185_reg_file_1_0_d1,
        reg_file_1_1_address0 => grp_recv_data_burst_fu_185_reg_file_1_1_address0,
        reg_file_1_1_ce0 => grp_recv_data_burst_fu_185_reg_file_1_1_ce0,
        reg_file_1_1_we0 => grp_recv_data_burst_fu_185_reg_file_1_1_we0,
        reg_file_1_1_d0 => grp_recv_data_burst_fu_185_reg_file_1_1_d0,
        reg_file_1_1_address1 => grp_recv_data_burst_fu_185_reg_file_1_1_address1,
        reg_file_1_1_ce1 => grp_recv_data_burst_fu_185_reg_file_1_1_ce1,
        reg_file_1_1_we1 => grp_recv_data_burst_fu_185_reg_file_1_1_we1,
        reg_file_1_1_d1 => grp_recv_data_burst_fu_185_reg_file_1_1_d1,
        reg_file_2_0_address0 => grp_recv_data_burst_fu_185_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_recv_data_burst_fu_185_reg_file_2_0_ce0,
        reg_file_2_0_we0 => grp_recv_data_burst_fu_185_reg_file_2_0_we0,
        reg_file_2_0_d0 => grp_recv_data_burst_fu_185_reg_file_2_0_d0,
        reg_file_2_0_address1 => grp_recv_data_burst_fu_185_reg_file_2_0_address1,
        reg_file_2_0_ce1 => grp_recv_data_burst_fu_185_reg_file_2_0_ce1,
        reg_file_2_0_we1 => grp_recv_data_burst_fu_185_reg_file_2_0_we1,
        reg_file_2_0_d1 => grp_recv_data_burst_fu_185_reg_file_2_0_d1,
        reg_file_2_1_address0 => grp_recv_data_burst_fu_185_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_recv_data_burst_fu_185_reg_file_2_1_ce0,
        reg_file_2_1_we0 => grp_recv_data_burst_fu_185_reg_file_2_1_we0,
        reg_file_2_1_d0 => grp_recv_data_burst_fu_185_reg_file_2_1_d0,
        reg_file_2_1_address1 => grp_recv_data_burst_fu_185_reg_file_2_1_address1,
        reg_file_2_1_ce1 => grp_recv_data_burst_fu_185_reg_file_2_1_ce1,
        reg_file_2_1_we1 => grp_recv_data_burst_fu_185_reg_file_2_1_we1,
        reg_file_2_1_d1 => grp_recv_data_burst_fu_185_reg_file_2_1_d1,
        reg_file_3_0_address0 => grp_recv_data_burst_fu_185_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_recv_data_burst_fu_185_reg_file_3_0_ce0,
        reg_file_3_0_we0 => grp_recv_data_burst_fu_185_reg_file_3_0_we0,
        reg_file_3_0_d0 => grp_recv_data_burst_fu_185_reg_file_3_0_d0,
        reg_file_3_0_address1 => grp_recv_data_burst_fu_185_reg_file_3_0_address1,
        reg_file_3_0_ce1 => grp_recv_data_burst_fu_185_reg_file_3_0_ce1,
        reg_file_3_0_we1 => grp_recv_data_burst_fu_185_reg_file_3_0_we1,
        reg_file_3_0_d1 => grp_recv_data_burst_fu_185_reg_file_3_0_d1,
        reg_file_3_1_address0 => grp_recv_data_burst_fu_185_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_recv_data_burst_fu_185_reg_file_3_1_ce0,
        reg_file_3_1_we0 => grp_recv_data_burst_fu_185_reg_file_3_1_we0,
        reg_file_3_1_d0 => grp_recv_data_burst_fu_185_reg_file_3_1_d0,
        reg_file_3_1_address1 => grp_recv_data_burst_fu_185_reg_file_3_1_address1,
        reg_file_3_1_ce1 => grp_recv_data_burst_fu_185_reg_file_3_1_ce1,
        reg_file_3_1_we1 => grp_recv_data_burst_fu_185_reg_file_3_1_we1,
        reg_file_3_1_d1 => grp_recv_data_burst_fu_185_reg_file_3_1_d1,
        reg_file_4_0_address0 => grp_recv_data_burst_fu_185_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_recv_data_burst_fu_185_reg_file_4_0_ce0,
        reg_file_4_0_we0 => grp_recv_data_burst_fu_185_reg_file_4_0_we0,
        reg_file_4_0_d0 => grp_recv_data_burst_fu_185_reg_file_4_0_d0,
        reg_file_4_0_address1 => grp_recv_data_burst_fu_185_reg_file_4_0_address1,
        reg_file_4_0_ce1 => grp_recv_data_burst_fu_185_reg_file_4_0_ce1,
        reg_file_4_0_we1 => grp_recv_data_burst_fu_185_reg_file_4_0_we1,
        reg_file_4_0_d1 => grp_recv_data_burst_fu_185_reg_file_4_0_d1,
        reg_file_4_1_address0 => grp_recv_data_burst_fu_185_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_recv_data_burst_fu_185_reg_file_4_1_ce0,
        reg_file_4_1_we0 => grp_recv_data_burst_fu_185_reg_file_4_1_we0,
        reg_file_4_1_d0 => grp_recv_data_burst_fu_185_reg_file_4_1_d0,
        reg_file_4_1_address1 => grp_recv_data_burst_fu_185_reg_file_4_1_address1,
        reg_file_4_1_ce1 => grp_recv_data_burst_fu_185_reg_file_4_1_ce1,
        reg_file_4_1_we1 => grp_recv_data_burst_fu_185_reg_file_4_1_we1,
        reg_file_4_1_d1 => grp_recv_data_burst_fu_185_reg_file_4_1_d1,
        reg_file_5_0_address0 => grp_recv_data_burst_fu_185_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_recv_data_burst_fu_185_reg_file_5_0_ce0,
        reg_file_5_0_we0 => grp_recv_data_burst_fu_185_reg_file_5_0_we0,
        reg_file_5_0_d0 => grp_recv_data_burst_fu_185_reg_file_5_0_d0,
        reg_file_5_0_address1 => grp_recv_data_burst_fu_185_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_recv_data_burst_fu_185_reg_file_5_0_ce1,
        reg_file_5_0_we1 => grp_recv_data_burst_fu_185_reg_file_5_0_we1,
        reg_file_5_0_d1 => grp_recv_data_burst_fu_185_reg_file_5_0_d1,
        reg_file_5_1_address0 => grp_recv_data_burst_fu_185_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_recv_data_burst_fu_185_reg_file_5_1_ce0,
        reg_file_5_1_we0 => grp_recv_data_burst_fu_185_reg_file_5_1_we0,
        reg_file_5_1_d0 => grp_recv_data_burst_fu_185_reg_file_5_1_d0,
        reg_file_5_1_address1 => grp_recv_data_burst_fu_185_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_recv_data_burst_fu_185_reg_file_5_1_ce1,
        reg_file_5_1_we1 => grp_recv_data_burst_fu_185_reg_file_5_1_we1,
        reg_file_5_1_d1 => grp_recv_data_burst_fu_185_reg_file_5_1_d1,
        reg_file_6_0_address0 => grp_recv_data_burst_fu_185_reg_file_6_0_address0,
        reg_file_6_0_ce0 => grp_recv_data_burst_fu_185_reg_file_6_0_ce0,
        reg_file_6_0_we0 => grp_recv_data_burst_fu_185_reg_file_6_0_we0,
        reg_file_6_0_d0 => grp_recv_data_burst_fu_185_reg_file_6_0_d0,
        reg_file_6_0_address1 => grp_recv_data_burst_fu_185_reg_file_6_0_address1,
        reg_file_6_0_ce1 => grp_recv_data_burst_fu_185_reg_file_6_0_ce1,
        reg_file_6_0_we1 => grp_recv_data_burst_fu_185_reg_file_6_0_we1,
        reg_file_6_0_d1 => grp_recv_data_burst_fu_185_reg_file_6_0_d1,
        reg_file_6_1_address0 => grp_recv_data_burst_fu_185_reg_file_6_1_address0,
        reg_file_6_1_ce0 => grp_recv_data_burst_fu_185_reg_file_6_1_ce0,
        reg_file_6_1_we0 => grp_recv_data_burst_fu_185_reg_file_6_1_we0,
        reg_file_6_1_d0 => grp_recv_data_burst_fu_185_reg_file_6_1_d0,
        reg_file_6_1_address1 => grp_recv_data_burst_fu_185_reg_file_6_1_address1,
        reg_file_6_1_ce1 => grp_recv_data_burst_fu_185_reg_file_6_1_ce1,
        reg_file_6_1_we1 => grp_recv_data_burst_fu_185_reg_file_6_1_we1,
        reg_file_6_1_d1 => grp_recv_data_burst_fu_185_reg_file_6_1_d1,
        reg_file_7_0_address0 => grp_recv_data_burst_fu_185_reg_file_7_0_address0,
        reg_file_7_0_ce0 => grp_recv_data_burst_fu_185_reg_file_7_0_ce0,
        reg_file_7_0_we0 => grp_recv_data_burst_fu_185_reg_file_7_0_we0,
        reg_file_7_0_d0 => grp_recv_data_burst_fu_185_reg_file_7_0_d0,
        reg_file_7_0_address1 => grp_recv_data_burst_fu_185_reg_file_7_0_address1,
        reg_file_7_0_ce1 => grp_recv_data_burst_fu_185_reg_file_7_0_ce1,
        reg_file_7_0_we1 => grp_recv_data_burst_fu_185_reg_file_7_0_we1,
        reg_file_7_0_d1 => grp_recv_data_burst_fu_185_reg_file_7_0_d1,
        reg_file_7_1_address0 => grp_recv_data_burst_fu_185_reg_file_7_1_address0,
        reg_file_7_1_ce0 => grp_recv_data_burst_fu_185_reg_file_7_1_ce0,
        reg_file_7_1_we0 => grp_recv_data_burst_fu_185_reg_file_7_1_we0,
        reg_file_7_1_d0 => grp_recv_data_burst_fu_185_reg_file_7_1_d0,
        reg_file_7_1_address1 => grp_recv_data_burst_fu_185_reg_file_7_1_address1,
        reg_file_7_1_ce1 => grp_recv_data_burst_fu_185_reg_file_7_1_ce1,
        reg_file_7_1_we1 => grp_recv_data_burst_fu_185_reg_file_7_1_we1,
        reg_file_7_1_d1 => grp_recv_data_burst_fu_185_reg_file_7_1_d1);

    grp_compute_fu_208 : component corr_accel_compute
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_fu_208_ap_start,
        ap_done => grp_compute_fu_208_ap_done,
        ap_idle => grp_compute_fu_208_ap_idle,
        ap_ready => grp_compute_fu_208_ap_ready,
        reg_file_0_0_address0 => grp_compute_fu_208_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_compute_fu_208_reg_file_0_0_ce0,
        reg_file_0_0_we0 => grp_compute_fu_208_reg_file_0_0_we0,
        reg_file_0_0_d0 => grp_compute_fu_208_reg_file_0_0_d0,
        reg_file_2_0_address0 => grp_compute_fu_208_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_compute_fu_208_reg_file_2_0_ce0,
        reg_file_2_0_q0 => reg_file_4_q0,
        reg_file_2_1_address0 => grp_compute_fu_208_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_compute_fu_208_reg_file_2_1_ce0,
        reg_file_2_1_q0 => reg_file_5_q0,
        reg_file_3_0_address0 => grp_compute_fu_208_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_compute_fu_208_reg_file_3_0_ce0,
        reg_file_3_0_q0 => reg_file_6_q0,
        reg_file_3_1_address0 => grp_compute_fu_208_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_compute_fu_208_reg_file_3_1_ce0,
        reg_file_3_1_q0 => reg_file_7_q0);

    grp_send_data_burst_fu_217 : component corr_accel_send_data_burst
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_send_data_burst_fu_217_ap_start,
        ap_done => grp_send_data_burst_fu_217_ap_done,
        ap_idle => grp_send_data_burst_fu_217_ap_idle,
        ap_ready => grp_send_data_burst_fu_217_ap_ready,
        m_axi_data_AWVALID => grp_send_data_burst_fu_217_m_axi_data_AWVALID,
        m_axi_data_AWREADY => data_AWREADY,
        m_axi_data_AWADDR => grp_send_data_burst_fu_217_m_axi_data_AWADDR,
        m_axi_data_AWID => grp_send_data_burst_fu_217_m_axi_data_AWID,
        m_axi_data_AWLEN => grp_send_data_burst_fu_217_m_axi_data_AWLEN,
        m_axi_data_AWSIZE => grp_send_data_burst_fu_217_m_axi_data_AWSIZE,
        m_axi_data_AWBURST => grp_send_data_burst_fu_217_m_axi_data_AWBURST,
        m_axi_data_AWLOCK => grp_send_data_burst_fu_217_m_axi_data_AWLOCK,
        m_axi_data_AWCACHE => grp_send_data_burst_fu_217_m_axi_data_AWCACHE,
        m_axi_data_AWPROT => grp_send_data_burst_fu_217_m_axi_data_AWPROT,
        m_axi_data_AWQOS => grp_send_data_burst_fu_217_m_axi_data_AWQOS,
        m_axi_data_AWREGION => grp_send_data_burst_fu_217_m_axi_data_AWREGION,
        m_axi_data_AWUSER => grp_send_data_burst_fu_217_m_axi_data_AWUSER,
        m_axi_data_WVALID => grp_send_data_burst_fu_217_m_axi_data_WVALID,
        m_axi_data_WREADY => data_WREADY,
        m_axi_data_WDATA => grp_send_data_burst_fu_217_m_axi_data_WDATA,
        m_axi_data_WSTRB => grp_send_data_burst_fu_217_m_axi_data_WSTRB,
        m_axi_data_WLAST => grp_send_data_burst_fu_217_m_axi_data_WLAST,
        m_axi_data_WID => grp_send_data_burst_fu_217_m_axi_data_WID,
        m_axi_data_WUSER => grp_send_data_burst_fu_217_m_axi_data_WUSER,
        m_axi_data_ARVALID => grp_send_data_burst_fu_217_m_axi_data_ARVALID,
        m_axi_data_ARREADY => ap_const_logic_0,
        m_axi_data_ARADDR => grp_send_data_burst_fu_217_m_axi_data_ARADDR,
        m_axi_data_ARID => grp_send_data_burst_fu_217_m_axi_data_ARID,
        m_axi_data_ARLEN => grp_send_data_burst_fu_217_m_axi_data_ARLEN,
        m_axi_data_ARSIZE => grp_send_data_burst_fu_217_m_axi_data_ARSIZE,
        m_axi_data_ARBURST => grp_send_data_burst_fu_217_m_axi_data_ARBURST,
        m_axi_data_ARLOCK => grp_send_data_burst_fu_217_m_axi_data_ARLOCK,
        m_axi_data_ARCACHE => grp_send_data_burst_fu_217_m_axi_data_ARCACHE,
        m_axi_data_ARPROT => grp_send_data_burst_fu_217_m_axi_data_ARPROT,
        m_axi_data_ARQOS => grp_send_data_burst_fu_217_m_axi_data_ARQOS,
        m_axi_data_ARREGION => grp_send_data_burst_fu_217_m_axi_data_ARREGION,
        m_axi_data_ARUSER => grp_send_data_burst_fu_217_m_axi_data_ARUSER,
        m_axi_data_RVALID => ap_const_logic_0,
        m_axi_data_RREADY => grp_send_data_burst_fu_217_m_axi_data_RREADY,
        m_axi_data_RDATA => ap_const_lv64_0,
        m_axi_data_RLAST => ap_const_logic_0,
        m_axi_data_RID => ap_const_lv1_0,
        m_axi_data_RFIFONUM => ap_const_lv9_0,
        m_axi_data_RUSER => ap_const_lv1_0,
        m_axi_data_RRESP => ap_const_lv2_0,
        m_axi_data_BVALID => data_BVALID,
        m_axi_data_BREADY => grp_send_data_burst_fu_217_m_axi_data_BREADY,
        m_axi_data_BRESP => ap_const_lv2_0,
        m_axi_data_BID => ap_const_lv1_0,
        m_axi_data_BUSER => ap_const_lv1_0,
        data_out => data_out_read_reg_240,
        reg_file_0_0_address0 => grp_send_data_burst_fu_217_reg_file_0_0_address0,
        reg_file_0_0_ce0 => grp_send_data_burst_fu_217_reg_file_0_0_ce0,
        reg_file_0_0_q0 => reg_file_q0,
        reg_file_0_0_address1 => grp_send_data_burst_fu_217_reg_file_0_0_address1,
        reg_file_0_0_ce1 => grp_send_data_burst_fu_217_reg_file_0_0_ce1,
        reg_file_0_0_q1 => reg_file_q1,
        reg_file_0_1_address0 => grp_send_data_burst_fu_217_reg_file_0_1_address0,
        reg_file_0_1_ce0 => grp_send_data_burst_fu_217_reg_file_0_1_ce0,
        reg_file_0_1_q0 => reg_file_1_q0,
        reg_file_0_1_address1 => grp_send_data_burst_fu_217_reg_file_0_1_address1,
        reg_file_0_1_ce1 => grp_send_data_burst_fu_217_reg_file_0_1_ce1,
        reg_file_0_1_q1 => reg_file_1_q1,
        reg_file_1_0_address0 => grp_send_data_burst_fu_217_reg_file_1_0_address0,
        reg_file_1_0_ce0 => grp_send_data_burst_fu_217_reg_file_1_0_ce0,
        reg_file_1_0_q0 => reg_file_2_q0,
        reg_file_1_0_address1 => grp_send_data_burst_fu_217_reg_file_1_0_address1,
        reg_file_1_0_ce1 => grp_send_data_burst_fu_217_reg_file_1_0_ce1,
        reg_file_1_0_q1 => reg_file_2_q1,
        reg_file_1_1_address0 => grp_send_data_burst_fu_217_reg_file_1_1_address0,
        reg_file_1_1_ce0 => grp_send_data_burst_fu_217_reg_file_1_1_ce0,
        reg_file_1_1_q0 => reg_file_3_q0,
        reg_file_1_1_address1 => grp_send_data_burst_fu_217_reg_file_1_1_address1,
        reg_file_1_1_ce1 => grp_send_data_burst_fu_217_reg_file_1_1_ce1,
        reg_file_1_1_q1 => reg_file_3_q1,
        reg_file_2_0_address0 => grp_send_data_burst_fu_217_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_send_data_burst_fu_217_reg_file_2_0_ce0,
        reg_file_2_0_q0 => reg_file_4_q0,
        reg_file_2_0_address1 => grp_send_data_burst_fu_217_reg_file_2_0_address1,
        reg_file_2_0_ce1 => grp_send_data_burst_fu_217_reg_file_2_0_ce1,
        reg_file_2_0_q1 => reg_file_4_q1,
        reg_file_2_1_address0 => grp_send_data_burst_fu_217_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_send_data_burst_fu_217_reg_file_2_1_ce0,
        reg_file_2_1_q0 => reg_file_5_q0,
        reg_file_2_1_address1 => grp_send_data_burst_fu_217_reg_file_2_1_address1,
        reg_file_2_1_ce1 => grp_send_data_burst_fu_217_reg_file_2_1_ce1,
        reg_file_2_1_q1 => reg_file_5_q1,
        reg_file_3_0_address0 => grp_send_data_burst_fu_217_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_send_data_burst_fu_217_reg_file_3_0_ce0,
        reg_file_3_0_q0 => reg_file_6_q0,
        reg_file_3_0_address1 => grp_send_data_burst_fu_217_reg_file_3_0_address1,
        reg_file_3_0_ce1 => grp_send_data_burst_fu_217_reg_file_3_0_ce1,
        reg_file_3_0_q1 => reg_file_6_q1,
        reg_file_3_1_address0 => grp_send_data_burst_fu_217_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_send_data_burst_fu_217_reg_file_3_1_ce0,
        reg_file_3_1_q0 => reg_file_7_q0,
        reg_file_3_1_address1 => grp_send_data_burst_fu_217_reg_file_3_1_address1,
        reg_file_3_1_ce1 => grp_send_data_burst_fu_217_reg_file_3_1_ce1,
        reg_file_3_1_q1 => reg_file_7_q1,
        reg_file_4_0_address0 => grp_send_data_burst_fu_217_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_send_data_burst_fu_217_reg_file_4_0_ce0,
        reg_file_4_0_q0 => reg_file_8_q0,
        reg_file_4_0_address1 => grp_send_data_burst_fu_217_reg_file_4_0_address1,
        reg_file_4_0_ce1 => grp_send_data_burst_fu_217_reg_file_4_0_ce1,
        reg_file_4_0_q1 => reg_file_8_q1,
        reg_file_4_1_address0 => grp_send_data_burst_fu_217_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_send_data_burst_fu_217_reg_file_4_1_ce0,
        reg_file_4_1_q0 => reg_file_9_q0,
        reg_file_4_1_address1 => grp_send_data_burst_fu_217_reg_file_4_1_address1,
        reg_file_4_1_ce1 => grp_send_data_burst_fu_217_reg_file_4_1_ce1,
        reg_file_4_1_q1 => reg_file_9_q1,
        reg_file_5_0_address0 => grp_send_data_burst_fu_217_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_send_data_burst_fu_217_reg_file_5_0_ce0,
        reg_file_5_0_q0 => reg_file_10_q0,
        reg_file_5_0_address1 => grp_send_data_burst_fu_217_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_send_data_burst_fu_217_reg_file_5_0_ce1,
        reg_file_5_0_q1 => reg_file_10_q1,
        reg_file_5_1_address0 => grp_send_data_burst_fu_217_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_send_data_burst_fu_217_reg_file_5_1_ce0,
        reg_file_5_1_q0 => reg_file_11_q0,
        reg_file_5_1_address1 => grp_send_data_burst_fu_217_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_send_data_burst_fu_217_reg_file_5_1_ce1,
        reg_file_5_1_q1 => reg_file_11_q1,
        reg_file_6_0_address0 => grp_send_data_burst_fu_217_reg_file_6_0_address0,
        reg_file_6_0_ce0 => grp_send_data_burst_fu_217_reg_file_6_0_ce0,
        reg_file_6_0_q0 => reg_file_12_q0,
        reg_file_6_0_address1 => grp_send_data_burst_fu_217_reg_file_6_0_address1,
        reg_file_6_0_ce1 => grp_send_data_burst_fu_217_reg_file_6_0_ce1,
        reg_file_6_0_q1 => reg_file_12_q1,
        reg_file_6_1_address0 => grp_send_data_burst_fu_217_reg_file_6_1_address0,
        reg_file_6_1_ce0 => grp_send_data_burst_fu_217_reg_file_6_1_ce0,
        reg_file_6_1_q0 => reg_file_13_q0,
        reg_file_6_1_address1 => grp_send_data_burst_fu_217_reg_file_6_1_address1,
        reg_file_6_1_ce1 => grp_send_data_burst_fu_217_reg_file_6_1_ce1,
        reg_file_6_1_q1 => reg_file_13_q1,
        reg_file_7_0_address0 => grp_send_data_burst_fu_217_reg_file_7_0_address0,
        reg_file_7_0_ce0 => grp_send_data_burst_fu_217_reg_file_7_0_ce0,
        reg_file_7_0_q0 => reg_file_14_q0,
        reg_file_7_0_address1 => grp_send_data_burst_fu_217_reg_file_7_0_address1,
        reg_file_7_0_ce1 => grp_send_data_burst_fu_217_reg_file_7_0_ce1,
        reg_file_7_0_q1 => reg_file_14_q1,
        reg_file_7_1_address0 => grp_send_data_burst_fu_217_reg_file_7_1_address0,
        reg_file_7_1_ce0 => grp_send_data_burst_fu_217_reg_file_7_1_ce0,
        reg_file_7_1_q0 => reg_file_15_q0,
        reg_file_7_1_address1 => grp_send_data_burst_fu_217_reg_file_7_1_address1,
        reg_file_7_1_ce1 => grp_send_data_burst_fu_217_reg_file_7_1_ce1,
        reg_file_7_1_q1 => reg_file_15_q1);

    control_s_axi_U : component corr_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        data_in => data_in,
        data_out => data_out,
        start_time => start_time_1_data_reg,
        end_time => end_time_1_data_reg,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    data_m_axi_U : component corr_accel_data_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DATA_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DATA_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DATA_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DATA_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DATA_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DATA_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DATA_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DATA_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DATA_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DATA_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DATA_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 64,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_data_AWVALID,
        AWREADY => m_axi_data_AWREADY,
        AWADDR => m_axi_data_AWADDR,
        AWID => m_axi_data_AWID,
        AWLEN => m_axi_data_AWLEN,
        AWSIZE => m_axi_data_AWSIZE,
        AWBURST => m_axi_data_AWBURST,
        AWLOCK => m_axi_data_AWLOCK,
        AWCACHE => m_axi_data_AWCACHE,
        AWPROT => m_axi_data_AWPROT,
        AWQOS => m_axi_data_AWQOS,
        AWREGION => m_axi_data_AWREGION,
        AWUSER => m_axi_data_AWUSER,
        WVALID => m_axi_data_WVALID,
        WREADY => m_axi_data_WREADY,
        WDATA => m_axi_data_WDATA,
        WSTRB => m_axi_data_WSTRB,
        WLAST => m_axi_data_WLAST,
        WID => m_axi_data_WID,
        WUSER => m_axi_data_WUSER,
        ARVALID => m_axi_data_ARVALID,
        ARREADY => m_axi_data_ARREADY,
        ARADDR => m_axi_data_ARADDR,
        ARID => m_axi_data_ARID,
        ARLEN => m_axi_data_ARLEN,
        ARSIZE => m_axi_data_ARSIZE,
        ARBURST => m_axi_data_ARBURST,
        ARLOCK => m_axi_data_ARLOCK,
        ARCACHE => m_axi_data_ARCACHE,
        ARPROT => m_axi_data_ARPROT,
        ARQOS => m_axi_data_ARQOS,
        ARREGION => m_axi_data_ARREGION,
        ARUSER => m_axi_data_ARUSER,
        RVALID => m_axi_data_RVALID,
        RREADY => m_axi_data_RREADY,
        RDATA => m_axi_data_RDATA,
        RLAST => m_axi_data_RLAST,
        RID => m_axi_data_RID,
        RUSER => m_axi_data_RUSER,
        RRESP => m_axi_data_RRESP,
        BVALID => m_axi_data_BVALID,
        BREADY => m_axi_data_BREADY,
        BRESP => m_axi_data_BRESP,
        BID => m_axi_data_BID,
        BUSER => m_axi_data_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => data_ARVALID,
        I_ARREADY => data_ARREADY,
        I_ARADDR => grp_recv_data_burst_fu_185_m_axi_data_ARADDR,
        I_ARLEN => grp_recv_data_burst_fu_185_m_axi_data_ARLEN,
        I_RVALID => data_RVALID,
        I_RREADY => data_RREADY,
        I_RDATA => data_RDATA,
        I_RFIFONUM => data_RFIFONUM,
        I_AWVALID => data_AWVALID,
        I_AWREADY => data_AWREADY,
        I_AWADDR => grp_send_data_burst_fu_217_m_axi_data_AWADDR,
        I_AWLEN => grp_send_data_burst_fu_217_m_axi_data_AWLEN,
        I_WVALID => data_WVALID,
        I_WREADY => data_WREADY,
        I_WDATA => grp_send_data_burst_fu_217_m_axi_data_WDATA,
        I_WSTRB => grp_send_data_burst_fu_217_m_axi_data_WSTRB,
        I_BVALID => data_BVALID,
        I_BREADY => data_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_compute_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_compute_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_recv_data_burst_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_recv_data_burst_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_recv_data_burst_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_recv_data_burst_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_recv_data_burst_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_send_data_burst_fu_217_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_send_data_burst_fu_217_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_send_data_burst_fu_217_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_send_data_burst_fu_217_ap_ready = ap_const_logic_1)) then 
                    grp_send_data_burst_fu_217_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    end_time_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    start_time_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                data_in_read_reg_245 <= data_in;
                data_out_read_reg_240 <= data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_const_logic_1) and (end_time_1_vld_in = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_1)) or (not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (end_time_1_vld_in = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_0)))) then
                end_time_1_data_reg <= counter;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (start_time_1_vld_in = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_0)) or (not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_const_logic_1) and (start_time_1_vld_in = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_1)))) then
                start_time_1_data_reg <= counter;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, start_time_1_ack_in, end_time_1_ack_in, grp_recv_data_burst_fu_185_ap_done, grp_compute_fu_208_ap_done, grp_send_data_burst_fu_217_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_recv_data_burst_fu_185_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_compute_fu_208_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if ((not(((start_time_1_ack_in = ap_const_logic_0) or (grp_send_data_burst_fu_217_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_recv_data_burst_fu_185_ap_done)
    begin
        if ((grp_recv_data_burst_fu_185_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_compute_fu_208_ap_done)
    begin
        if ((grp_compute_fu_208_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_217_ap_done)
    begin
        if (((start_time_1_ack_in = ap_const_logic_0) or (grp_send_data_burst_fu_217_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0))) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state9_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in)
    begin
                ap_block_state9 <= ((start_time_1_ack_in = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_217_ap_done, ap_CS_fsm_state9)
    begin
        if ((not(((start_time_1_ack_in = ap_const_logic_0) or (grp_send_data_burst_fu_217_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(start_time_1_ack_in, end_time_1_ack_in, grp_send_data_burst_fu_217_ap_done, ap_CS_fsm_state9)
    begin
        if ((not(((start_time_1_ack_in = ap_const_logic_0) or (grp_send_data_burst_fu_217_ap_done = ap_const_logic_0) or (end_time_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    data_ARVALID_assign_proc : process(grp_recv_data_burst_fu_185_m_axi_data_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_ARVALID <= grp_recv_data_burst_fu_185_m_axi_data_ARVALID;
        else 
            data_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    data_AWVALID_assign_proc : process(grp_send_data_burst_fu_217_m_axi_data_AWVALID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_AWVALID <= grp_send_data_burst_fu_217_m_axi_data_AWVALID;
        else 
            data_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    data_BREADY_assign_proc : process(grp_send_data_burst_fu_217_m_axi_data_BREADY, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_BREADY <= grp_send_data_burst_fu_217_m_axi_data_BREADY;
        else 
            data_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    data_RREADY_assign_proc : process(grp_recv_data_burst_fu_185_m_axi_data_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            data_RREADY <= grp_recv_data_burst_fu_185_m_axi_data_RREADY;
        else 
            data_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    data_WVALID_assign_proc : process(grp_send_data_burst_fu_217_m_axi_data_WVALID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            data_WVALID <= grp_send_data_burst_fu_217_m_axi_data_WVALID;
        else 
            data_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    end_time_1_ack_in_assign_proc : process(end_time_1_vld_reg)
    begin
        if (((end_time_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (end_time_1_vld_reg = ap_const_logic_1)))) then 
            end_time_1_ack_in <= ap_const_logic_1;
        else 
            end_time_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    end_time_1_vld_in_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            end_time_1_vld_in <= ap_const_logic_1;
        else 
            end_time_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_fu_208_ap_start <= grp_compute_fu_208_ap_start_reg;
    grp_recv_data_burst_fu_185_ap_start <= grp_recv_data_burst_fu_185_ap_start_reg;
    grp_send_data_burst_fu_217_ap_start <= grp_send_data_burst_fu_217_ap_start_reg;

    reg_file_10_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_address0, grp_send_data_burst_fu_217_reg_file_5_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_10_address0 <= grp_send_data_burst_fu_217_reg_file_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_address0 <= grp_recv_data_burst_fu_185_reg_file_5_0_address0;
        else 
            reg_file_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_address1, grp_send_data_burst_fu_217_reg_file_5_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_10_address1 <= grp_send_data_burst_fu_217_reg_file_5_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_address1 <= grp_recv_data_burst_fu_185_reg_file_5_0_address1;
        else 
            reg_file_10_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_10_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_ce0, grp_send_data_burst_fu_217_reg_file_5_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_10_ce0 <= grp_send_data_burst_fu_217_reg_file_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_ce0 <= grp_recv_data_burst_fu_185_reg_file_5_0_ce0;
        else 
            reg_file_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_ce1, grp_send_data_burst_fu_217_reg_file_5_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_10_ce1 <= grp_send_data_burst_fu_217_reg_file_5_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_ce1 <= grp_recv_data_burst_fu_185_reg_file_5_0_ce1;
        else 
            reg_file_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_we0 <= grp_recv_data_burst_fu_185_reg_file_5_0_we0;
        else 
            reg_file_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_10_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_10_we1 <= grp_recv_data_burst_fu_185_reg_file_5_0_we1;
        else 
            reg_file_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_address0, grp_send_data_burst_fu_217_reg_file_5_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_11_address0 <= grp_send_data_burst_fu_217_reg_file_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_address0 <= grp_recv_data_burst_fu_185_reg_file_5_1_address0;
        else 
            reg_file_11_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_address1, grp_send_data_burst_fu_217_reg_file_5_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_11_address1 <= grp_send_data_burst_fu_217_reg_file_5_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_address1 <= grp_recv_data_burst_fu_185_reg_file_5_1_address1;
        else 
            reg_file_11_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_11_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_ce0, grp_send_data_burst_fu_217_reg_file_5_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_11_ce0 <= grp_send_data_burst_fu_217_reg_file_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_ce0 <= grp_recv_data_burst_fu_185_reg_file_5_1_ce0;
        else 
            reg_file_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_ce1, grp_send_data_burst_fu_217_reg_file_5_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_11_ce1 <= grp_send_data_burst_fu_217_reg_file_5_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_ce1 <= grp_recv_data_burst_fu_185_reg_file_5_1_ce1;
        else 
            reg_file_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_we0 <= grp_recv_data_burst_fu_185_reg_file_5_1_we0;
        else 
            reg_file_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_11_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_5_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_11_we1 <= grp_recv_data_burst_fu_185_reg_file_5_1_we1;
        else 
            reg_file_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_address0, grp_send_data_burst_fu_217_reg_file_6_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_12_address0 <= grp_send_data_burst_fu_217_reg_file_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_address0 <= grp_recv_data_burst_fu_185_reg_file_6_0_address0;
        else 
            reg_file_12_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_address1, grp_send_data_burst_fu_217_reg_file_6_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_12_address1 <= grp_send_data_burst_fu_217_reg_file_6_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_address1 <= grp_recv_data_burst_fu_185_reg_file_6_0_address1;
        else 
            reg_file_12_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_12_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_ce0, grp_send_data_burst_fu_217_reg_file_6_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_12_ce0 <= grp_send_data_burst_fu_217_reg_file_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_ce0 <= grp_recv_data_burst_fu_185_reg_file_6_0_ce0;
        else 
            reg_file_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_ce1, grp_send_data_burst_fu_217_reg_file_6_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_12_ce1 <= grp_send_data_burst_fu_217_reg_file_6_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_ce1 <= grp_recv_data_burst_fu_185_reg_file_6_0_ce1;
        else 
            reg_file_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_we0 <= grp_recv_data_burst_fu_185_reg_file_6_0_we0;
        else 
            reg_file_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_12_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_12_we1 <= grp_recv_data_burst_fu_185_reg_file_6_0_we1;
        else 
            reg_file_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_address0, grp_send_data_burst_fu_217_reg_file_6_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_13_address0 <= grp_send_data_burst_fu_217_reg_file_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_address0 <= grp_recv_data_burst_fu_185_reg_file_6_1_address0;
        else 
            reg_file_13_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_address1, grp_send_data_burst_fu_217_reg_file_6_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_13_address1 <= grp_send_data_burst_fu_217_reg_file_6_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_address1 <= grp_recv_data_burst_fu_185_reg_file_6_1_address1;
        else 
            reg_file_13_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_13_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_ce0, grp_send_data_burst_fu_217_reg_file_6_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_13_ce0 <= grp_send_data_burst_fu_217_reg_file_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_ce0 <= grp_recv_data_burst_fu_185_reg_file_6_1_ce0;
        else 
            reg_file_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_ce1, grp_send_data_burst_fu_217_reg_file_6_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_13_ce1 <= grp_send_data_burst_fu_217_reg_file_6_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_ce1 <= grp_recv_data_burst_fu_185_reg_file_6_1_ce1;
        else 
            reg_file_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_we0 <= grp_recv_data_burst_fu_185_reg_file_6_1_we0;
        else 
            reg_file_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_13_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_6_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_13_we1 <= grp_recv_data_burst_fu_185_reg_file_6_1_we1;
        else 
            reg_file_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_address0, grp_send_data_burst_fu_217_reg_file_7_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_14_address0 <= grp_send_data_burst_fu_217_reg_file_7_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_address0 <= grp_recv_data_burst_fu_185_reg_file_7_0_address0;
        else 
            reg_file_14_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_address1, grp_send_data_burst_fu_217_reg_file_7_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_14_address1 <= grp_send_data_burst_fu_217_reg_file_7_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_address1 <= grp_recv_data_burst_fu_185_reg_file_7_0_address1;
        else 
            reg_file_14_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_14_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_ce0, grp_send_data_burst_fu_217_reg_file_7_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_14_ce0 <= grp_send_data_burst_fu_217_reg_file_7_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_ce0 <= grp_recv_data_burst_fu_185_reg_file_7_0_ce0;
        else 
            reg_file_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_ce1, grp_send_data_burst_fu_217_reg_file_7_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_14_ce1 <= grp_send_data_burst_fu_217_reg_file_7_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_ce1 <= grp_recv_data_burst_fu_185_reg_file_7_0_ce1;
        else 
            reg_file_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_we0 <= grp_recv_data_burst_fu_185_reg_file_7_0_we0;
        else 
            reg_file_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_14_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_14_we1 <= grp_recv_data_burst_fu_185_reg_file_7_0_we1;
        else 
            reg_file_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_address0, grp_send_data_burst_fu_217_reg_file_7_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_15_address0 <= grp_send_data_burst_fu_217_reg_file_7_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_address0 <= grp_recv_data_burst_fu_185_reg_file_7_1_address0;
        else 
            reg_file_15_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_address1, grp_send_data_burst_fu_217_reg_file_7_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_15_address1 <= grp_send_data_burst_fu_217_reg_file_7_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_address1 <= grp_recv_data_burst_fu_185_reg_file_7_1_address1;
        else 
            reg_file_15_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_15_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_ce0, grp_send_data_burst_fu_217_reg_file_7_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_15_ce0 <= grp_send_data_burst_fu_217_reg_file_7_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_ce0 <= grp_recv_data_burst_fu_185_reg_file_7_1_ce0;
        else 
            reg_file_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_ce1, grp_send_data_burst_fu_217_reg_file_7_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_15_ce1 <= grp_send_data_burst_fu_217_reg_file_7_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_ce1 <= grp_recv_data_burst_fu_185_reg_file_7_1_ce1;
        else 
            reg_file_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_we0 <= grp_recv_data_burst_fu_185_reg_file_7_1_we0;
        else 
            reg_file_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_15_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_7_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_15_we1 <= grp_recv_data_burst_fu_185_reg_file_7_1_we1;
        else 
            reg_file_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_address0, grp_send_data_burst_fu_217_reg_file_0_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_1_address0 <= grp_send_data_burst_fu_217_reg_file_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_address0 <= grp_recv_data_burst_fu_185_reg_file_0_1_address0;
        else 
            reg_file_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_address1, grp_send_data_burst_fu_217_reg_file_0_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_1_address1 <= grp_send_data_burst_fu_217_reg_file_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_address1 <= grp_recv_data_burst_fu_185_reg_file_0_1_address1;
        else 
            reg_file_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_ce0, grp_send_data_burst_fu_217_reg_file_0_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_1_ce0 <= grp_send_data_burst_fu_217_reg_file_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_ce0 <= grp_recv_data_burst_fu_185_reg_file_0_1_ce0;
        else 
            reg_file_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_ce1, grp_send_data_burst_fu_217_reg_file_0_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_1_ce1 <= grp_send_data_burst_fu_217_reg_file_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_ce1 <= grp_recv_data_burst_fu_185_reg_file_0_1_ce1;
        else 
            reg_file_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_we0 <= grp_recv_data_burst_fu_185_reg_file_0_1_we0;
        else 
            reg_file_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_1_we1 <= grp_recv_data_burst_fu_185_reg_file_0_1_we1;
        else 
            reg_file_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_address0, grp_send_data_burst_fu_217_reg_file_1_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_2_address0 <= grp_send_data_burst_fu_217_reg_file_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_address0 <= grp_recv_data_burst_fu_185_reg_file_1_0_address0;
        else 
            reg_file_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_address1, grp_send_data_burst_fu_217_reg_file_1_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_2_address1 <= grp_send_data_burst_fu_217_reg_file_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_address1 <= grp_recv_data_burst_fu_185_reg_file_1_0_address1;
        else 
            reg_file_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_ce0, grp_send_data_burst_fu_217_reg_file_1_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_2_ce0 <= grp_send_data_burst_fu_217_reg_file_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_ce0 <= grp_recv_data_burst_fu_185_reg_file_1_0_ce0;
        else 
            reg_file_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_ce1, grp_send_data_burst_fu_217_reg_file_1_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_2_ce1 <= grp_send_data_burst_fu_217_reg_file_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_ce1 <= grp_recv_data_burst_fu_185_reg_file_1_0_ce1;
        else 
            reg_file_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_we0 <= grp_recv_data_burst_fu_185_reg_file_1_0_we0;
        else 
            reg_file_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_2_we1 <= grp_recv_data_burst_fu_185_reg_file_1_0_we1;
        else 
            reg_file_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_address0, grp_send_data_burst_fu_217_reg_file_1_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_3_address0 <= grp_send_data_burst_fu_217_reg_file_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_address0 <= grp_recv_data_burst_fu_185_reg_file_1_1_address0;
        else 
            reg_file_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_address1, grp_send_data_burst_fu_217_reg_file_1_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_3_address1 <= grp_send_data_burst_fu_217_reg_file_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_address1 <= grp_recv_data_burst_fu_185_reg_file_1_1_address1;
        else 
            reg_file_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_ce0, grp_send_data_burst_fu_217_reg_file_1_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_3_ce0 <= grp_send_data_burst_fu_217_reg_file_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_ce0 <= grp_recv_data_burst_fu_185_reg_file_1_1_ce0;
        else 
            reg_file_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_ce1, grp_send_data_burst_fu_217_reg_file_1_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_3_ce1 <= grp_send_data_burst_fu_217_reg_file_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_ce1 <= grp_recv_data_burst_fu_185_reg_file_1_1_ce1;
        else 
            reg_file_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_we0 <= grp_recv_data_burst_fu_185_reg_file_1_1_we0;
        else 
            reg_file_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_1_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_3_we1 <= grp_recv_data_burst_fu_185_reg_file_1_1_we1;
        else 
            reg_file_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_address0, grp_compute_fu_208_reg_file_2_0_address0, grp_send_data_burst_fu_217_reg_file_2_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_4_address0 <= grp_send_data_burst_fu_217_reg_file_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_4_address0 <= grp_compute_fu_208_reg_file_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_address0 <= grp_recv_data_burst_fu_185_reg_file_2_0_address0;
        else 
            reg_file_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_address1, grp_send_data_burst_fu_217_reg_file_2_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_4_address1 <= grp_send_data_burst_fu_217_reg_file_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_address1 <= grp_recv_data_burst_fu_185_reg_file_2_0_address1;
        else 
            reg_file_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_ce0, grp_compute_fu_208_reg_file_2_0_ce0, grp_send_data_burst_fu_217_reg_file_2_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_4_ce0 <= grp_send_data_burst_fu_217_reg_file_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_4_ce0 <= grp_compute_fu_208_reg_file_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_ce0 <= grp_recv_data_burst_fu_185_reg_file_2_0_ce0;
        else 
            reg_file_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_ce1, grp_send_data_burst_fu_217_reg_file_2_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_4_ce1 <= grp_send_data_burst_fu_217_reg_file_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_ce1 <= grp_recv_data_burst_fu_185_reg_file_2_0_ce1;
        else 
            reg_file_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_we0 <= grp_recv_data_burst_fu_185_reg_file_2_0_we0;
        else 
            reg_file_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_4_we1 <= grp_recv_data_burst_fu_185_reg_file_2_0_we1;
        else 
            reg_file_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_address0, grp_compute_fu_208_reg_file_2_1_address0, grp_send_data_burst_fu_217_reg_file_2_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_5_address0 <= grp_send_data_burst_fu_217_reg_file_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_5_address0 <= grp_compute_fu_208_reg_file_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_address0 <= grp_recv_data_burst_fu_185_reg_file_2_1_address0;
        else 
            reg_file_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_address1, grp_send_data_burst_fu_217_reg_file_2_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_5_address1 <= grp_send_data_burst_fu_217_reg_file_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_address1 <= grp_recv_data_burst_fu_185_reg_file_2_1_address1;
        else 
            reg_file_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_ce0, grp_compute_fu_208_reg_file_2_1_ce0, grp_send_data_burst_fu_217_reg_file_2_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_5_ce0 <= grp_send_data_burst_fu_217_reg_file_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_5_ce0 <= grp_compute_fu_208_reg_file_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_ce0 <= grp_recv_data_burst_fu_185_reg_file_2_1_ce0;
        else 
            reg_file_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_ce1, grp_send_data_burst_fu_217_reg_file_2_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_5_ce1 <= grp_send_data_burst_fu_217_reg_file_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_ce1 <= grp_recv_data_burst_fu_185_reg_file_2_1_ce1;
        else 
            reg_file_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_we0 <= grp_recv_data_burst_fu_185_reg_file_2_1_we0;
        else 
            reg_file_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_2_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_5_we1 <= grp_recv_data_burst_fu_185_reg_file_2_1_we1;
        else 
            reg_file_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_address0, grp_compute_fu_208_reg_file_3_0_address0, grp_send_data_burst_fu_217_reg_file_3_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_6_address0 <= grp_send_data_burst_fu_217_reg_file_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_6_address0 <= grp_compute_fu_208_reg_file_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_address0 <= grp_recv_data_burst_fu_185_reg_file_3_0_address0;
        else 
            reg_file_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_address1, grp_send_data_burst_fu_217_reg_file_3_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_6_address1 <= grp_send_data_burst_fu_217_reg_file_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_address1 <= grp_recv_data_burst_fu_185_reg_file_3_0_address1;
        else 
            reg_file_6_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_ce0, grp_compute_fu_208_reg_file_3_0_ce0, grp_send_data_burst_fu_217_reg_file_3_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_6_ce0 <= grp_send_data_burst_fu_217_reg_file_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_6_ce0 <= grp_compute_fu_208_reg_file_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_ce0 <= grp_recv_data_burst_fu_185_reg_file_3_0_ce0;
        else 
            reg_file_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_ce1, grp_send_data_burst_fu_217_reg_file_3_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_6_ce1 <= grp_send_data_burst_fu_217_reg_file_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_ce1 <= grp_recv_data_burst_fu_185_reg_file_3_0_ce1;
        else 
            reg_file_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_we0 <= grp_recv_data_burst_fu_185_reg_file_3_0_we0;
        else 
            reg_file_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_6_we1 <= grp_recv_data_burst_fu_185_reg_file_3_0_we1;
        else 
            reg_file_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_address0, grp_compute_fu_208_reg_file_3_1_address0, grp_send_data_burst_fu_217_reg_file_3_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_7_address0 <= grp_send_data_burst_fu_217_reg_file_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_7_address0 <= grp_compute_fu_208_reg_file_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_address0 <= grp_recv_data_burst_fu_185_reg_file_3_1_address0;
        else 
            reg_file_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_address1, grp_send_data_burst_fu_217_reg_file_3_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_7_address1 <= grp_send_data_burst_fu_217_reg_file_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_address1 <= grp_recv_data_burst_fu_185_reg_file_3_1_address1;
        else 
            reg_file_7_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_ce0, grp_compute_fu_208_reg_file_3_1_ce0, grp_send_data_burst_fu_217_reg_file_3_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_7_ce0 <= grp_send_data_burst_fu_217_reg_file_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_7_ce0 <= grp_compute_fu_208_reg_file_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_ce0 <= grp_recv_data_burst_fu_185_reg_file_3_1_ce0;
        else 
            reg_file_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_ce1, grp_send_data_burst_fu_217_reg_file_3_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_7_ce1 <= grp_send_data_burst_fu_217_reg_file_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_ce1 <= grp_recv_data_burst_fu_185_reg_file_3_1_ce1;
        else 
            reg_file_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_we0 <= grp_recv_data_burst_fu_185_reg_file_3_1_we0;
        else 
            reg_file_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_3_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_7_we1 <= grp_recv_data_burst_fu_185_reg_file_3_1_we1;
        else 
            reg_file_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_address0, grp_send_data_burst_fu_217_reg_file_4_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_8_address0 <= grp_send_data_burst_fu_217_reg_file_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_address0 <= grp_recv_data_burst_fu_185_reg_file_4_0_address0;
        else 
            reg_file_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_address1, grp_send_data_burst_fu_217_reg_file_4_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_8_address1 <= grp_send_data_burst_fu_217_reg_file_4_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_address1 <= grp_recv_data_burst_fu_185_reg_file_4_0_address1;
        else 
            reg_file_8_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_8_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_ce0, grp_send_data_burst_fu_217_reg_file_4_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_8_ce0 <= grp_send_data_burst_fu_217_reg_file_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_ce0 <= grp_recv_data_burst_fu_185_reg_file_4_0_ce0;
        else 
            reg_file_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_ce1, grp_send_data_burst_fu_217_reg_file_4_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_8_ce1 <= grp_send_data_burst_fu_217_reg_file_4_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_ce1 <= grp_recv_data_burst_fu_185_reg_file_4_0_ce1;
        else 
            reg_file_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_we0 <= grp_recv_data_burst_fu_185_reg_file_4_0_we0;
        else 
            reg_file_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_8_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_8_we1 <= grp_recv_data_burst_fu_185_reg_file_4_0_we1;
        else 
            reg_file_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_address0, grp_send_data_burst_fu_217_reg_file_4_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_9_address0 <= grp_send_data_burst_fu_217_reg_file_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_address0 <= grp_recv_data_burst_fu_185_reg_file_4_1_address0;
        else 
            reg_file_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_address1, grp_send_data_burst_fu_217_reg_file_4_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_9_address1 <= grp_send_data_burst_fu_217_reg_file_4_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_address1 <= grp_recv_data_burst_fu_185_reg_file_4_1_address1;
        else 
            reg_file_9_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_9_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_ce0, grp_send_data_burst_fu_217_reg_file_4_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_9_ce0 <= grp_send_data_burst_fu_217_reg_file_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_ce0 <= grp_recv_data_burst_fu_185_reg_file_4_1_ce0;
        else 
            reg_file_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_ce1, grp_send_data_burst_fu_217_reg_file_4_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_9_ce1 <= grp_send_data_burst_fu_217_reg_file_4_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_ce1 <= grp_recv_data_burst_fu_185_reg_file_4_1_ce1;
        else 
            reg_file_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_we0 <= grp_recv_data_burst_fu_185_reg_file_4_1_we0;
        else 
            reg_file_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_9_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_4_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_9_we1 <= grp_recv_data_burst_fu_185_reg_file_4_1_we1;
        else 
            reg_file_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_address0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_address0, grp_compute_fu_208_reg_file_0_0_address0, grp_send_data_burst_fu_217_reg_file_0_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_address0 <= grp_send_data_burst_fu_217_reg_file_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_address0 <= grp_compute_fu_208_reg_file_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_address0 <= grp_recv_data_burst_fu_185_reg_file_0_0_address0;
        else 
            reg_file_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_address1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_address1, grp_send_data_burst_fu_217_reg_file_0_0_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_address1 <= grp_send_data_burst_fu_217_reg_file_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_address1 <= grp_recv_data_burst_fu_185_reg_file_0_0_address1;
        else 
            reg_file_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_ce0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_ce0, grp_compute_fu_208_reg_file_0_0_ce0, grp_send_data_burst_fu_217_reg_file_0_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_ce0 <= grp_send_data_burst_fu_217_reg_file_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_ce0 <= grp_compute_fu_208_reg_file_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_ce0 <= grp_recv_data_burst_fu_185_reg_file_0_0_ce0;
        else 
            reg_file_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_ce1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_ce1, grp_send_data_burst_fu_217_reg_file_0_0_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reg_file_ce1 <= grp_send_data_burst_fu_217_reg_file_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_ce1 <= grp_recv_data_burst_fu_185_reg_file_0_0_ce1;
        else 
            reg_file_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_d0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_d0, grp_compute_fu_208_reg_file_0_0_d0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_d0 <= grp_compute_fu_208_reg_file_0_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_d0 <= grp_recv_data_burst_fu_185_reg_file_0_0_d0;
        else 
            reg_file_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reg_file_we0_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_we0, grp_compute_fu_208_reg_file_0_0_we0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reg_file_we0 <= grp_compute_fu_208_reg_file_0_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_we0 <= grp_recv_data_burst_fu_185_reg_file_0_0_we0;
        else 
            reg_file_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_we1_assign_proc : process(grp_recv_data_burst_fu_185_reg_file_0_0_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            reg_file_we1 <= grp_recv_data_burst_fu_185_reg_file_0_0_we1;
        else 
            reg_file_we1 <= ap_const_logic_0;
        end if; 
    end process;


    start_time_1_ack_in_assign_proc : process(start_time_1_vld_reg)
    begin
        if (((start_time_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (start_time_1_vld_reg = ap_const_logic_1)))) then 
            start_time_1_ack_in <= ap_const_logic_1;
        else 
            start_time_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    start_time_1_vld_in_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            start_time_1_vld_in <= ap_const_logic_1;
        else 
            start_time_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

end behav;
