description = "CSU Control"
[[bank]]
  name = "CSU"
  address = "0xffca0000"
[[register]]
  name = "CSU_STATUS"
  type = "ro"
  width = 32
  description = "CSU Status"
  default = "0x00000000"
  offset = "0x00000000"
  [[register.field]]
    name = "UNUSED"
    bits = "31:2"
    type = "ro"
  [[register.field]]
    name = "BOOT_ENC"
    bits = "1"
    type = "ro"
    shortdesc = '''FSBL encryption state: 0: not encrypted.'''
    longdesc = '''1: encrypted.'''
  [[register.field]]
    name = "BOOT_AUTH"
    bits = "0"
    type = "ro"
    shortdesc = '''FSBL authentication state: 0: not authenticated.'''
    longdesc = '''1: authenticated.'''
[[register]]
  name = "CSU_CTRL"
  type = "rw"
  width = 32
  description = "CSU Control"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "SLVERR_ENABLE"
    bits = "4"
    type = "rw"
    shortdesc = '''Enable for the SLVERR signal during an address decode failure on the APB interface.'''
    longdesc = '''0: disable (default), invalid address requests are ignored and the system can hang. 1: enable, the SLVERR signal is asserted back to the master; writes are ignored and a read returns 0.'''
  [[register.field]]
    name = "RESERVED"
    bits = "3:1"
    type = "rw"
  [[register.field]]
    name = "CSU_CLK_SEL"
    bits = "0"
    type = "rw"
    shortdesc = '''Selects the clock source for the CSU clock.'''
    longdesc = '''This clock goes to the DMA, AES, SHA, & RSA. 0: SysOsc 1: PLL'''
[[register]]
  name = "CSU_SSS_CFG"
  type = "rw"
  width = 32
  description = "CSU Secure Stream Switch Configuration"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "SHA_SSS"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "AES_SSS"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "DMA_SSS"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "PCAP_SSS"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "CSU_DMA_RESET"
  type = "rw"
  width = 32
  description = "CSU DMA Reset"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESET"
    bits = "0"
    type = "rw"
    shortdesc = '''Asserts reset to the CSU DMA when set.'''
    longdesc = '''The DMA will remain in reset until this bit is unset.'''
[[register]]
  name = "CSU_MULTI_BOOT"
  type = "rw"
  width = 32
  description = "Multiboot Address"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "SSSS_MULTI_BOOT_ADDR"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Multi-boot address offset.'''
    longdesc = '''Reset by POR only.'''
[[register]]
  name = "CSU_TAMPER_TRIG"
  type = "wo"
  width = 32
  description = "CSU Secure Lockdown"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "TAMPER"
    bits = "0"
    type = "wo"
[[register]]
  name = "CSU_FT_STATUS"
  type = "ro"
  width = 32
  description = "CSU Secure Processor Fault Tolerant Status"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "R_UE"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "R_VOTER_ERROR"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "R_COMP_ERR_23"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "R_COMP_ERR_13"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "R_COMP_ERR_12"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_23_A"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_13_A"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_12_A"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "R_FT_ST_MISMATCH"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "R_CPU_ID_MISMATCH"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21:20"
    type = "ro"
  [[register.field]]
    name = "R_SLEEP_RESET"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_23_B"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_13_B"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "R_MISMATCH_12_B"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "N_UE"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "N_VOTER_ERROR"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "N_COMP_ERR_23"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "N_COMP_ERR_13"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "N_COMP_ERR_12"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_23_A"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_13_A"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_12_A"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "N_FT_ST_MISMATCH"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "N_CPU_ID_MISMATCH"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "N_SLEEP_RESET"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_23_B"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_13_B"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "N_MISMATCH_12_B"
    bits = "0"
    type = "ro"
[[register]]
  name = "CSU_ISR"
  type = "wtc"
  width = 32
  description = "CSU Interrupt Status"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "CSU_PL_ISO"
    bits = "15"
    type = "wtc"
    shortdesc = '''Indicates that the CSU has enabled the isolation for the PS / PL.'''
    longdesc = '''Communication between the PS and PL has been disabled.'''
  [[register.field]]
    name = "CSU_RAM_ECC_ERROR"
    bits = "14"
    type = "wtc"
    shortdesc = '''Uncorrectable ECC error encountered on CSU RAM.'''
    longdesc = '''CSU Secure Processor will automatically reset to clear the error.'''
  [[register.field]]
    name = "TAMPER"
    bits = "13"
    type = "wtc"
    shortdesc = '''Tamper response interrupt.'''
    longdesc = '''See tamper response Status register to see which tamper occurred.'''
  [[register.field]]
    name = "APB_SLVERR"
    bits = "11"
    type = "wtc"
  [[register.field]]
    name = "TMR_FATAL"
    bits = "10"
    type = "wtc"
  [[register.field]]
    name = "PL_SEU_ERROR"
    bits = "9"
    type = "wtc"
  [[register.field]]
    name = "AES_ERROR"
    bits = "8"
    type = "wtc"
  [[register.field]]
    name = "PCAP_WR_OVERFLOW"
    bits = "7"
    type = "wtc"
  [[register.field]]
    name = "PCAP_RD_OVERFLOW"
    bits = "6"
    type = "wtc"
  [[register.field]]
    name = "PL_POR_B"
    bits = "5"
    type = "wtc"
  [[register.field]]
    name = "PL_INIT"
    bits = "4"
    type = "wtc"
  [[register.field]]
    name = "PL_DONE"
    bits = "3"
    type = "wtc"
  [[register.field]]
    name = "SHA_DONE"
    bits = "2"
    type = "wtc"
  [[register.field]]
    name = "RSA_DONE"
    bits = "1"
    type = "wtc"
  [[register.field]]
    name = "AES_DONE"
    bits = "0"
    type = "wtc"
[[register]]
  name = "CSU_IMR"
  type = "ro"
  width = 32
  description = "CSU Interrupt Mask"
  default = "0xFFFFFFFF"
  offset = "0x00000024"
  [[register.field]]
    name = "CSU_PL_ISO"
    bits = "15"
    type = "ro"
  [[register.field]]
    name = "CSU_RAM_ECC_ERROR"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "TAMPER"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "TMR_FATAL"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "PL_SEU_ERROR"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "AES_ERROR"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "PCAP_WR_OVERFLOW"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "PCAP_RD_OVERFLOW"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "PL_POR_B"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PL_INIT"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PL_DONE"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "SHA_DONE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RSA_DONE"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "AES_DONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "CSU_IER"
  type = "wo"
  width = 32
  description = "CSU Interrupt Enable"
  default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "CSU_PL_ISO"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "CSU_RAM_ECC_ERROR"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "TAMPER"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "TMR_FATAL"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "PL_SEU_ERROR"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "AES_ERROR"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PCAP_WR_OVERFLOW"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "PCAP_RD_OVERFLOW"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "PL_POR_B"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "PL_INIT"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PL_DONE"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SHA_DONE"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "RSA_DONE"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "AES_DONE"
    bits = "0"
    type = "wo"
[[register]]
  name = "CSU_IDR"
  type = "wo"
  width = 32
  description = "CSU Interrupt Disable"
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "CSU_PL_ISO"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "CSU_RAM_ECC_ERROR"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "TAMPER"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "11"
    type = "wo"
  [[register.field]]
    name = "TMR_FATAL"
    bits = "10"
    type = "wo"
  [[register.field]]
    name = "PL_SEU_ERROR"
    bits = "9"
    type = "wo"
  [[register.field]]
    name = "AES_ERROR"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "PCAP_WR_OVERFLOW"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "PCAP_RD_OVERFLOW"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "PL_POR_B"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "PL_INIT"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "PL_DONE"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "SHA_DONE"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "RSA_DONE"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "AES_DONE"
    bits = "0"
    type = "wo"
[[register]]
  name = "JTAG_CHAIN_STATUS"
  type = "ro"
  width = 32
  description = "JTAG Chain Configuration Status"
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "ARM_DAP"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "PL_TAP"
    bits = "0"
    type = "ro"
[[register]]
  name = "JTAG_SEC"
  type = "rw"
  width = 32
  description = "JTAG Security"
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "SSSS_PMU_SEC"
    bits = "8:6"
    type = "rw"
    shortdesc = '''Setting these bits disables the security gate for the PMU MDM and allows the PS TAP to connect to the PMU.'''
    longdesc = '''All bits must be set to 1 for the security gate to be released. (POR reset only)'''
  [[register.field]]
    name = "SSSS_PLTAP_SEC"
    bits = "5:3"
    type = "rw"
    shortdesc = '''Setting these bits disables the security gate for the PLTAP and allows the PSTAP to connect to the PL for bitstream loading and boundary scan operations.'''
    longdesc = '''All bits must be set to 1 to release the security gate. (POR only)'''
  [[register.field]]
    name = "SSSS_DAP_SEC"
    bits = "2:0"
    type = "rw"
    shortdesc = '''Setting these bits disables the security gate for the ARM DAP and allows the PS TAP or PJTAG to connect to the DAP.'''
    longdesc = '''All bits must be set to 1 for the security gate to be released. (POR only)'''
[[register]]
  name = "JTAG_DAP_CFG"
  type = "rw"
  width = 32
  description = "DAP Configuration"
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "SSSS_RPU_NIDEN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "SSSS_RPU_DBGEN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SSSS_APU_SPNIDEN"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SSSS_APU_SPIDEN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "SSSS_APU_NIDEN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "SSSS_APU_DBGEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "IDCODE"
  type = "ro"
  width = 32
  description = "Device IDCODE"
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "IDCODE"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reads the same value as returned by the PS TAP controller IDCODE instruction.'''
    longdesc = '''Refer to UG1085 Technical Reference Manual for the ID code definition table.'''
[[register]]
  name = "VERSION"
  type = "ro"
  width = 32
  description = "PS Version"
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "PS_VERSION"
    bits = "3:0"
    type = "ro"
    shortdesc = '''PS Version: 0: XCZU9EG-ES1.'''
    longdesc = '''1: XCZU3EG-ES1, XCZU15EG-ES1. 2: XCZU7EV-ES1, XCZU9EG-ES2, XCZU19EG-ES1. 3: All devices as of October 2017 (Production Level).'''
[[register]]
  name = "CSU_ROM_DIGEST_0"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 0"
  default = "0xFFFFFFFF"
  offset = "0x00000050"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_1"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 1"
  default = "0xFFFFFFFF"
  offset = "0x00000054"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_2"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 2"
  default = "0xFFFFFFFF"
  offset = "0x00000058"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_3"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 3"
  default = "0xFFFFFFFF"
  offset = "0x0000005C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_4"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 4"
  default = "0xFFFFFFFF"
  offset = "0x00000060"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_5"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 5"
  default = "0xFFFFFFFF"
  offset = "0x00000064"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_6"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 6"
  default = "0xFFFFFFFF"
  offset = "0x00000068"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_7"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 7"
  default = "0xFFFFFFFF"
  offset = "0x0000006C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_8"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 8"
  default = "0xFFFFFFFF"
  offset = "0x00000070"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_9"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 9"
  default = "0xFFFFFFFF"
  offset = "0x00000074"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_10"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 10"
  default = "0xFFFFFFFF"
  offset = "0x00000078"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "CSU_ROM_DIGEST_11"
  type = "ro"
  width = 32
  description = "CSU ROM SHA-3 Digest 11"
  default = "0xFFFFFFFF"
  offset = "0x0000007C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "AES_STATUS"
  type = "ro"
  width = 32
  description = "AES Status"
  default = "0x00000F00"
  offset = "0x00001000"
  [[register.field]]
    name = "OKR_ZEROED"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "BOOT_ZEROED"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "KUP_ZEROED"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "AES_KEY_ZEROED"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Do not modify.'''
  [[register.field]]
    name = "KEY_INIT_DONE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GCM_TAG_PASS"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "DONE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "READY"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "BUSY"
    bits = "0"
    type = "ro"
[[register]]
  name = "AES_KEY_SRC"
  type = "rw"
  width = 32
  description = "AES Key Source"
  default = "0x00000000"
  offset = "0x00001004"
  [[register.field]]
    name = "KEY_SRC"
    bits = "3:0"
    type = "rw"
    shortdesc = '''AES key source selection, the device key is selected and locked by the CSU ROM during boot.'''
    longdesc = '''0x1 = Device Key 0x0 = KUP'''
[[register]]
  name = "AES_KEY_LOAD"
  type = "rw"
  width = 32
  description = "AES Key Load"
  default = "0x00000000"
  offset = "0x00001008"
  [[register.field]]
    name = "KEY_LOAD"
    bits = "0"
    type = "rw"
[[register]]
  name = "AES_START_MSG"
  type = "rw"
  width = 32
  description = "AES Start Message"
  default = "0x00000000"
  offset = "0x0000100C"
  [[register.field]]
    name = "START_MSG"
    bits = "0"
    type = "rw"
    shortdesc = '''Starts the decryption process.'''
    longdesc = '''The IV must be loaded before the AES will decrypt a payload (self clearing)'''
[[register]]
  name = "AES_RESET"
  type = "rw"
  width = 32
  description = "AES Reset"
  default = "0x00000000"
  offset = "0x00001010"
  [[register.field]]
    name = "RESET"
    bits = "0"
    type = "rw"
    shortdesc = '''Setting this bit resets the AES.'''
    longdesc = '''The AES will remain in reset until this bit is unset.'''
[[register]]
  name = "AES_KEY_CLEAR"
  type = "rw"
  width = 32
  description = "AES Key Clear"
  default = "0x00000000"
  offset = "0x00001014"
  [[register.field]]
    name = "AES_KUP_ZERO"
    bits = "1"
    type = "rw"
    shortdesc = '''Setting this bit zeroes the KUP register.'''
    longdesc = '''The zeroization is confirmed by the AES_KUP_ZEROED bit in the AES_STATUS register.'''
  [[register.field]]
    name = "AES_KEY_ZERO"
    bits = "0"
    type = "rw"
    shortdesc = '''Setting this bit zeroes the expanded key from the AES.'''
    longdesc = '''The zeroization is confirmed by AES_KEY_ZEROED in the AES_STATUS register.'''
[[register]]
  name = "AES_CFG"
  type = "rw"
  width = 32
  description = "AES Operational Mode"
  default = "0x00000000"
  offset = "0x00001018"
  [[register.field]]
    name = "ENCRYPT_DECRYPT_N"
    bits = "0"
    type = "rw"
[[register]]
  name = "AES_KUP_WR"
  type = "rw"
  width = 32
  description = "AES KUP Write Control"
  default = "0x00000000"
  offset = "0x0000101C"
  [[register.field]]
    name = "IV_WRITE"
    bits = "1"
    type = "rw"
    shortdesc = '''When this bit is set the IV register will be written with the output of the AES.'''
    longdesc = '''This bit can be combined with the KUP_WRITE to write the KUP and IV at the same time. The data format is {KUP0:KUP7,IV0:IV3}. All registers must be written before the key/iv will be updated.'''
  [[register.field]]
    name = "KUP_WRITE"
    bits = "0"
    type = "rw"
    shortdesc = '''When this bit is set, the output of the AES will be written into the KUP.'''
    longdesc = '''This bit can be combined with the IV_WRITE to write the KUP and IV at the same time. All 12 registers must be written to in order to correctly set the KUP and IV values. The data must be loaded {KUP0:KUP7,IV0:IV3}'''
[[register]]
  name = "AES_KUP_0"
  type = "wo"
  width = 32
  description = "AES Key Update 0"
  default = "0x00000000"
  offset = "0x00001020"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_1"
  type = "wo"
  width = 32
  description = "AES Key Update 1"
  default = "0x00000000"
  offset = "0x00001024"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_2"
  type = "wo"
  width = 32
  description = "AES Key Update 2"
  default = "0x00000000"
  offset = "0x00001028"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_3"
  type = "wo"
  width = 32
  description = "AES Key Update 3"
  default = "0x00000000"
  offset = "0x0000102C"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_4"
  type = "wo"
  width = 32
  description = "AES Key Update 4"
  default = "0x00000000"
  offset = "0x00001030"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_5"
  type = "wo"
  width = 32
  description = "AES Key Update 5"
  default = "0x00000000"
  offset = "0x00001034"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_6"
  type = "wo"
  width = 32
  description = "AES Key Update 6"
  default = "0x00000000"
  offset = "0x00001038"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_KUP_7"
  type = "wo"
  width = 32
  description = "AES Key Update 7"
  default = "0x00000000"
  offset = "0x0000103C"
  [[register.field]]
    name = "AES_KEY"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "AES_IV_0"
  type = "ro"
  width = 32
  description = "AES IV 0"
  default = "0x00000000"
  offset = "0x00001040"
  [[register.field]]
    name = "AES_IV"
    bits = "31:0"
    type = "ro"
    shortdesc = '''AES Initialization Vector.'''
    longdesc = '''[127:96]'''
[[register]]
  name = "AES_IV_1"
  type = "ro"
  width = 32
  description = "AES IV 1"
  default = "0x00000000"
  offset = "0x00001044"
  [[register.field]]
    name = "AES_IV"
    bits = "31:0"
    type = "ro"
    shortdesc = '''AES Initialization Vector.'''
    longdesc = '''[95:64]'''
[[register]]
  name = "AES_IV_2"
  type = "ro"
  width = 32
  description = "AES IV 2"
  default = "0x00000000"
  offset = "0x00001048"
  [[register.field]]
    name = "AES_IV"
    bits = "31:0"
    type = "ro"
    shortdesc = '''AES Initialization Vector.'''
    longdesc = '''[63:32]'''
[[register]]
  name = "AES_IV_3"
  type = "ro"
  width = 32
  description = "AES IV 3"
  default = "0x00000000"
  offset = "0x0000104C"
  [[register.field]]
    name = "AES_IV_DLC"
    bits = "31:0"
    type = "ro"
    shortdesc = '''AES initialization vector [31:0].'''
    longdesc = '''The AES only uses the first 96-bits of the IV for counter initialization. The value stored here will be the decyrpt length count, which is the amount of encrypted configuration data associated with the current AES key.'''
[[register]]
  name = "SHA_START"
  type = "wo"
  width = 32
  description = "SHA Start Message"
  default = "0x00000000"
  offset = "0x00002000"
  [[register.field]]
    name = "START_MSG"
    bits = "0"
    type = "wo"
    shortdesc = '''Write a 1 to this bit to start a new SHA-3 calculation.'''
    longdesc = '''This bit is self-clearing.'''
[[register]]
  name = "SHA_RESET"
  type = "rw"
  width = 32
  description = "SHA Reset"
  default = "0x00000000"
  offset = "0x00002004"
  [[register.field]]
    name = "RESET"
    bits = "0"
    type = "rw"
[[register]]
  name = "SHA_DONE"
  type = "ro"
  width = 32
  description = "SHA Done"
  default = "0x00000000"
  offset = "0x00002008"
  [[register.field]]
    name = "SHA_DONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_0"
  type = "ro"
  width = 32
  description = "SHA Digest 0"
  default = "0x00000000"
  offset = "0x00002010"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_1"
  type = "ro"
  width = 32
  description = "SHA Digest 1"
  default = "0x00000000"
  offset = "0x00002014"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_2"
  type = "ro"
  width = 32
  description = "SHA Digest 2"
  default = "0x00000000"
  offset = "0x00002018"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_3"
  type = "ro"
  width = 32
  description = "SHA Digest 3"
  default = "0x00000000"
  offset = "0x0000201C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_4"
  type = "ro"
  width = 32
  description = "SHA Digest 4"
  default = "0x00000000"
  offset = "0x00002020"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_5"
  type = "ro"
  width = 32
  description = "SHA Digest 5"
  default = "0x00000000"
  offset = "0x00002024"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_6"
  type = "ro"
  width = 32
  description = "SHA Digest 6"
  default = "0x00000000"
  offset = "0x00002028"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_7"
  type = "ro"
  width = 32
  description = "SHA Digest 7"
  default = "0x00000000"
  offset = "0x0000202C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_8"
  type = "ro"
  width = 32
  description = "SHA Digest 8"
  default = "0x00000000"
  offset = "0x00002030"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_9"
  type = "ro"
  width = 32
  description = "SHA Digest 9"
  default = "0x00000000"
  offset = "0x00002034"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_10"
  type = "ro"
  width = 32
  description = "SHA Digest 10"
  default = "0x00000000"
  offset = "0x00002038"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "SHA_DIGEST_11"
  type = "ro"
  width = 32
  description = "SHA Digest 11"
  default = "0x00000000"
  offset = "0x0000203C"
  [[register.field]]
    name = "DIGEST"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PCAP_PROG"
  type = "rw"
  width = 32
  description = "PCAP PROG"
  default = "0x00000000"
  offset = "0x00003000"
  [[register.field]]
    name = "PCFG_PROG_B"
    bits = "0"
    type = "rw"
    shortdesc = '''PROG control to the PL.'''
    longdesc = '''The PL is reset when this bit is deasserted and will remain in reset until this register is asserted. After PROG is released, wait for PCAP_STATUS[INIT] before sending configuration data. 0x0 - PL in reset 0x1 - PL not in reset'''
[[register]]
  name = "PCAP_RDWR"
  type = "rw"
  width = 32
  description = "PCAP Read Write Control"
  default = "0x00000000"
  offset = "0x00003004"
  [[register.field]]
    name = "PCAP_RDWR_B"
    bits = "0"
    type = "rw"
[[register]]
  name = "PCAP_CTRL"
  type = "rw"
  width = 32
  description = "PCAP Control"
  default = "0x00000001"
  offset = "0x00003008"
  [[register.field]]
    name = "PCFG_GSR"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PCFG_GTS"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "PCFG_POR_CNT_4K"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PCAP_PR"
    bits = "0"
    type = "rw"
[[register]]
  name = "PCAP_RESET"
  type = "rw"
  width = 32
  description = "PCAP Reset"
  default = "0x00000001"
  offset = "0x0000300C"
  [[register.field]]
    name = "RESET"
    bits = "0"
    type = "rw"
    shortdesc = '''Reset for the PCAP, including the RD/WR FIFO.'''
    longdesc = '''The PCAP remains in reset until this bit is set low.'''
[[register]]
  name = "PCAP_STATUS"
  type = "ro"
  width = 32
  description = "PCAP Status"
  default = "0x00000003"
  offset = "0x00003010"
  [[register.field]]
    name = "RESERVED"
    bits = "28:14"
    type = "ro"
  [[register.field]]
    name = "PCFG_GWE"
    bits = "13"
    type = "ro"
  [[register.field]]
    name = "PCFG_MCAP_MODE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "PL_GTS_USR_B"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "PL_GTS_CFG_B"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "PL_GPWRDWN_B"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "PL_GHIGH_B"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "PL_FST_CFG"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "PL_CFG_RESET_B"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "PL_SEU_ERROR"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "PL_EOS"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "PL_DONE"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "PL_INIT"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "PCAP_RD_IDLE"
    bits = "1"
    type = "ro"
    shortdesc = '''Indicates that all reads from the PL have completed.'''
    longdesc = '''This should be used in conjuction with the CSU DMA status to determine when the PL readback has completed. This bit is not valid when the PCAP is in reset. 0x1 - Idle 0x0 - Readback in progress'''
  [[register.field]]
    name = "PCAP_WR_IDLE"
    bits = "0"
    type = "ro"
    shortdesc = '''Indicates that all writes to the PL have completed.'''
    longdesc = '''This should be used in conjunction with the CSU DMA status to indicate when a PCAP write cycle has fully finished. This bit is not valid when the PCAP is in reset. 0x1 - Idle 0x0 - Writing to PL in progress'''
[[register]]
  name = "PUF_CMD"
  type = "rw"
  width = 32
  description = "PUF Command"
  default = "0x00000000"
  offset = "0x00004000"
  [[register.field]]
    name = "CMD"
    bits = "3:0"
    type = "rw"
    shortdesc = '''PUF command, sends the PUF service request to the CSU Secure Processor.'''
    longdesc = '''0x6 - Clear PUF status 0x5 - Read out regeneration status 0x4 - Key regeneration 0x1 - Key registration'''
[[register]]
  name = "PUF_CFG0"
  type = "rw"
  width = 32
  description = "PUF Configuration 0"
  default = "0x00000002"
  offset = "0x00004004"
  [[register.field]]
    name = "CFG0"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Configures digital procesing pipeline.'''
    longdesc = '''For "4k" bit Syndrome, use CFG0 = 0x2.'''
[[register]]
  name = "PUF_CFG1"
  type = "rw"
  width = 32
  description = "PUF Configuration 1"
  default = "0x00080080"
  offset = "0x00004008"
  [[register.field]]
    name = "CFG1"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Syndrome format configuration.'''
    longdesc = '''For "4k" bits Syndrome, use CFG1 = 0x08210080.'''
[[register]]
  name = "PUF_SHUT"
  type = "rw"
  width = 32
  description = "PUF Configuration 2"
  default = "0x01000020"
  offset = "0x0000400C"
  [[register.field]]
    name = "SOSET"
    bits = "31:24"
    type = "rw"
    shortdesc = '''Shutter Offset Time.'''
    longdesc = '''Program this vlaue to 0x01.'''
  [[register.field]]
    name = "SOPEN"
    bits = "23:0"
    type = "rw"
    shortdesc = '''Shutter Open Time SOPEN * 16 is the number of PUF clock cycles (200MHz +/-10%) where the "shutter" is open.'''
    longdesc = '''The oscillator values can be captured only while the "shutter" is open. The minimum valud to program is 0x20, which means that each PUF oscillator is on for 32 PUF clock cycles. A starting recommneded value is between 10us and 40us. The four least significant bits are ignored This should be programmed to 0x00100, and might be adjusted depending on overflow conditions in STATUS register.'''
[[register]]
  name = "PUF_STATUS"
  type = "ro"
  width = 32
  description = "PUF Status"
  default = "0x00000000"
  offset = "0x00004010"
  [[register.field]]
    name = "OVERFLOW"
    bits = "29:28"
    type = "ro"
    shortdesc = '''Overflow, if bits are not 0.'''
    longdesc = '''reduce SHUT[SOPEN] valiue. This value is only valid when STATUS[KEY_RDY] is asserted.'''
  [[register.field]]
    name = "AUX"
    bits = "27:4"
    type = "ro"
    shortdesc = '''During provisioning, auxiliary sundrome bits are stored here and must be written to the eFuse or boot image.'''
    longdesc = '''During regeneration, AUX outputs auxiliary regeneration converges statistcs indicating whether convergence has ocurred during an interative recover process (iterative recovery is used in "4K" mode. This value is only valid when STATUS[KEY_RDY] is asserted.'''
  [[register.field]]
    name = "KEY_RDY"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "KEY_ZERO"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "SYN_WRD_RDY"
    bits = "0"
    type = "ro"
[[register]]
  name = "PUF_WORD"
  type = "ro"
  width = 32
  description = "PUF Word"
  default = "0x00000000"
  offset = "0x00004018"
  [[register.field]]
    name = "WORD"
    bits = "31:0"
    type = "ro"
    shortdesc = '''PUF syndrome word generated by key registration.'''
    longdesc = '''The syndrome word is ready when PUF_STATUS[WR] is set. Reading this register clears the PUF_STATUS[WR] bit. The CSU Secure Processor will continue to load syndrome words into this register until all syndrome data has been generated. The CHASH value is stored here also but is not valid until PUF_STATUS[KEY_RDY] is asserted.'''
[[register]]
  name = "TAMPER_STATUS"
  type = "wtc"
  width = 32
  description = "Tamper Response Status"
  default = "0x00000000"
  offset = "0x00005000"
  [[register.field]]
    name = "TAMPER_12"
    bits = "12"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_11"
    bits = "11"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_10"
    bits = "10"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_9"
    bits = "9"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_8"
    bits = "8"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_7"
    bits = "7"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_6"
    bits = "6"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_5"
    bits = "5"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_4"
    bits = "4"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_3"
    bits = "3"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_2"
    bits = "2"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_1"
    bits = "1"
    type = "wtc"
  [[register.field]]
    name = "TAMPER_0"
    bits = "0"
    type = "wtc"
[[register]]
  name = "CSU_TAMPER_0"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 0, CSU Register."
  default = "0x00000000"
  offset = "0x00005004"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_1"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 1, MIO Signal Pin."
  default = "0x00000000"
  offset = "0x00005008"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_2"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 2, PS JTAG."
  default = "0x00000000"
  offset = "0x0000500C"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_3"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 3, PL SEU or Error."
  default = "0x00000000"
  offset = "0x00005010"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_4"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 4, LPD Over Temp."
  default = "0x00000000"
  offset = "0x00005014"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_5"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 5, FPD Over Temp."
  default = "0x00000000"
  offset = "0x00005018"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_6"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 6, LPD Voltage."
  default = "0x00000000"
  offset = "0x0000501C"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_7"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 7, FPD Voltage."
  default = "0x00000000"
  offset = "0x00005020"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_8"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 8, PS Auxiliary Voltage."
  default = "0x00000000"
  offset = "0x00005024"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_9"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 9, DDR Controller Voltage."
  default = "0x00000000"
  offset = "0x00005028"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_10"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 10, MIO Voltage Banks."
  default = "0x00000000"
  offset = "0x0000502C"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_11"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 11, PS Dedicated Pins Voltage."
  default = "0x00000000"
  offset = "0x00005030"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
[[register]]
  name = "CSU_TAMPER_12"
  type = "rwso"
  width = 32
  description = "CSU Tamper Response 12, PS GTR VCC or VTT Voltage."
  default = "0x00000000"
  offset = "0x00005034"
  [[register.field]]
    name = "BBRAM_ERASE"
    bits = "4"
    type = "rwso"
  [[register.field]]
    name = "SEC_LOCKDOWN_1"
    bits = "3"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown and all GPIOB to be tri-stated when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SEC_LOCKDOWN_0"
    bits = "2"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a secure lockdown when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_RESET"
    bits = "1"
    type = "rwso"
    shortdesc = '''Setting this bit causes the CSU ROM to issue a system reset when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
  [[register.field]]
    name = "SYS_INTERRUPT"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit cuases the CSU ROM to issue a system interrupt when the tamper event occurs.'''
    longdesc = '''Only the action of the most significant bit is taken.'''
