// Seed: 4104603479
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri0 id_3,
    output wor  id_4
);
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  , module_0 ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ;
  wire id_87;
  wire id_88;
  assign id_80 = 1'b0;
  assign id_20 = 1;
  tri1 id_89 = id_81, id_90;
  wire id_91, id_92;
  assign id_18 = 1;
  wire id_93;
  assign id_35 = 1;
endmodule
macromodule module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply1 id_11,
    output wand id_12,
    output logic id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16
);
  always id_13 = #id_18 id_18;
  module_0(
      id_4, id_2, id_6, id_2, id_11
  );
endmodule
