Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Study/AUT/Term6/Computer Architecture/VHDL2/Root_Computer/Y_TB_isim_translate.exe -prj D:/Study/AUT/Term6/Computer Architecture/VHDL2/Root_Computer/Y_TB_translate.prj work.Y_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/VHDL2/Root_Computer/netgen/translate/Y_translate.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/VHDL2/Root_Computer/Y_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_lut4_v of entity X_LUT4 [\X_LUT4(true,true,"UNPLACED",(0,...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity Y [y_default]
Compiling architecture behavior of entity y_tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable D:/Study/AUT/Term6/Computer Architecture/VHDL2/Root_Computer/Y_TB_isim_translate.exe
Fuse Memory Usage: 84632 KB
Fuse CPU Usage: 1874 ms
