{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.329982,
	"cts__clock__skew__setup__pre_repair": 0.260577,
	"cts__clock__skew__hold__pre_repair": 0.260577,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.265855,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.133587,
	"cts__timing__drv__max_cap__pre_repair": 13,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 217,
	"cts__power__internal__total__pre_repair": 0.14666,
	"cts__power__switching__total__pre_repair": 0.0463365,
	"cts__power__leakage__total__pre_repair": 0.0252498,
	"cts__power__total__pre_repair": 0.218246,
	"cts__design__io__pre_repair": 1416,
	"cts__design__die__area__pre_repair": 1.1e+06,
	"cts__design__core__area__pre_repair": 1.05666e+06,
	"cts__design__instance__count__pre_repair": 97335,
	"cts__design__instance__area__pre_repair": 672589,
	"cts__design__instance__count__stdcell__pre_repair": 97307,
	"cts__design__instance__area__stdcell__pre_repair": 201345,
	"cts__design__instance__count__macros__pre_repair": 28,
	"cts__design__instance__area__macros__pre_repair": 471245,
	"cts__design__instance__utilization__pre_repair": 0.636522,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.343933,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.329982,
	"cts__clock__skew__setup__post_repair": 0.239778,
	"cts__clock__skew__hold__post_repair": 0.239778,
	"cts__timing__drv__max_slew_limit__post_repair": 0.265855,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.133587,
	"cts__timing__drv__max_cap__post_repair": 13,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 219,
	"cts__power__internal__total__post_repair": 0.14667,
	"cts__power__switching__total__post_repair": 0.0463613,
	"cts__power__leakage__total__post_repair": 0.0252499,
	"cts__power__total__post_repair": 0.218282,
	"cts__design__io__post_repair": 1416,
	"cts__design__die__area__post_repair": 1.1e+06,
	"cts__design__core__area__post_repair": 1.05666e+06,
	"cts__design__instance__count__post_repair": 97336,
	"cts__design__instance__area__post_repair": 672593,
	"cts__design__instance__count__stdcell__post_repair": 97308,
	"cts__design__instance__area__stdcell__post_repair": 201348,
	"cts__design__instance__count__macros__post_repair": 28,
	"cts__design__instance__area__macros__post_repair": 471245,
	"cts__design__instance__utilization__post_repair": 0.636525,
	"cts__design__instance__utilization__stdcell__post_repair": 0.343939,
	"cts__design__instance__displacement__total": 2952.5,
	"cts__design__instance__displacement__mean": 0.03,
	"cts__design__instance__displacement__max": 26.111,
	"cts__route__wirelength__estimated": 3.03408e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 5,
	"cts__design__instance__displacement__total": 17.6315,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 2.85,
	"cts__route__wirelength__estimated": 3.03418e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.342527,
	"cts__clock__skew__setup": 0.239962,
	"cts__clock__skew__hold": 0.239962,
	"cts__timing__drv__max_slew_limit": 0.263726,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.138291,
	"cts__timing__drv__max_cap": 15,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.146675,
	"cts__power__switching__total": 0.0464901,
	"cts__power__leakage__total": 0.0252504,
	"cts__power__total": 0.218415,
	"cts__design__io": 1416,
	"cts__design__die__area": 1.1e+06,
	"cts__design__core__area": 1.05666e+06,
	"cts__design__instance__count": 97341,
	"cts__design__instance__area": 672604,
	"cts__design__instance__count__stdcell": 97313,
	"cts__design__instance__area__stdcell": 201359,
	"cts__design__instance__count__macros": 28,
	"cts__design__instance__area__macros": 471245,
	"cts__design__instance__utilization": 0.636536,
	"cts__design__instance__utilization__stdcell": 0.343958
}