<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XDptx_Config Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XDptx_Config Struct Reference</h1><!-- doxytag: class="XDptx_Config" --><code>#include &lt;xdptx.h&gt;</code>
<p>
<a href="struct_x_dptx___config-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains configuration information for the DisplayPort TX core. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#70a0f6a8bd4f9e8a200be435d89063c1">DeviceId</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#86d96e1a1ac8550e941d43ffeee25a81">BaseAddr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#1e9e27ea68e4b36fb2ede842c77e94c1">SAxiClkHz</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#07c3b796a735220333fd3ac017edf23e">MaxLaneCount</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#68a7554cc20c1dbd895a166bd13412e5">MaxLinkRate</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#942cbb0213b9727931c2e0a43a5498a4">MaxBitsPerColor</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#df2eea4130c268436028df2cbf5357e8">QuadPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#6f12c22e02f63866b778271799411fcf">DualPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#99330a915a6ffaf0122ffd6d835175f9">YOnlyEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___config.html#1fa10c843358db42acdb3d5d14cecdec">YCrCbEn</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="86d96e1a1ac8550e941d43ffeee25a81"></a><!-- doxytag: member="XDptx_Config::BaseAddr" ref="86d96e1a1ac8550e941d43ffeee25a81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dptx___config.html#86d96e1a1ac8550e941d43ffeee25a81">XDptx_Config::BaseAddr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The base address of the core. 
</div>
</div><p>
<a class="anchor" name="70a0f6a8bd4f9e8a200be435d89063c1"></a><!-- doxytag: member="XDptx_Config::DeviceId" ref="70a0f6a8bd4f9e8a200be435d89063c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_dptx___config.html#70a0f6a8bd4f9e8a200be435d89063c1">XDptx_Config::DeviceId</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device instance ID. 
</div>
</div><p>
<a class="anchor" name="6f12c22e02f63866b778271799411fcf"></a><!-- doxytag: member="XDptx_Config::DualPixelEn" ref="6f12c22e02f63866b778271799411fcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#6f12c22e02f63866b778271799411fcf">XDptx_Config::DualPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dual pixel support by this core's instance. 
</div>
</div><p>
<a class="anchor" name="942cbb0213b9727931c2e0a43a5498a4"></a><!-- doxytag: member="XDptx_Config::MaxBitsPerColor" ref="942cbb0213b9727931c2e0a43a5498a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#942cbb0213b9727931c2e0a43a5498a4">XDptx_Config::MaxBitsPerColor</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum bits/color supported by this core's instance 
</div>
</div><p>
<a class="anchor" name="07c3b796a735220333fd3ac017edf23e"></a><!-- doxytag: member="XDptx_Config::MaxLaneCount" ref="07c3b796a735220333fd3ac017edf23e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#07c3b796a735220333fd3ac017edf23e">XDptx_Config::MaxLaneCount</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum lane count supported by this core's instance. 
</div>
</div><p>
<a class="anchor" name="68a7554cc20c1dbd895a166bd13412e5"></a><!-- doxytag: member="XDptx_Config::MaxLinkRate" ref="68a7554cc20c1dbd895a166bd13412e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#68a7554cc20c1dbd895a166bd13412e5">XDptx_Config::MaxLinkRate</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum link rate supported by this core's instance. 
</div>
</div><p>
<a class="anchor" name="df2eea4130c268436028df2cbf5357e8"></a><!-- doxytag: member="XDptx_Config::QuadPixelEn" ref="df2eea4130c268436028df2cbf5357e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#df2eea4130c268436028df2cbf5357e8">XDptx_Config::QuadPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quad pixel support by this core's instance. 
</div>
</div><p>
<a class="anchor" name="1e9e27ea68e4b36fb2ede842c77e94c1"></a><!-- doxytag: member="XDptx_Config::SAxiClkHz" ref="1e9e27ea68e4b36fb2ede842c77e94c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dptx___config.html#1e9e27ea68e4b36fb2ede842c77e94c1">XDptx_Config::SAxiClkHz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The clock frequency of the core's S_AXI_ACLK port. 
</div>
</div><p>
<a class="anchor" name="1fa10c843358db42acdb3d5d14cecdec"></a><!-- doxytag: member="XDptx_Config::YCrCbEn" ref="1fa10c843358db42acdb3d5d14cecdec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#1fa10c843358db42acdb3d5d14cecdec">XDptx_Config::YCrCbEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YCrCb format support by this core's instance. 
</div>
</div><p>
<a class="anchor" name="99330a915a6ffaf0122ffd6d835175f9"></a><!-- doxytag: member="XDptx_Config::YOnlyEn" ref="99330a915a6ffaf0122ffd6d835175f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___config.html#99330a915a6ffaf0122ffd6d835175f9">XDptx_Config::YOnlyEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YOnly format support by this core's instance. 
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xdptx_8h.html">xdptx.h</a></ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
