// Seed: 2299395280
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_2 = 1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd51,
    parameter id_8 = 32'd5
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wor id_11;
  output supply0 id_10;
  output wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_14;
  wire [1 : id_8] id_15;
  assign id_11 = -1;
  parameter id_16 = 1;
  logic [-1 : -1] id_17 = 1 + id_7;
  assign id_10 = -1;
  wire id_18;
  logic [1 : id_2] id_19;
  logic id_20;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18
  );
  logic id_21;
  ;
endmodule
