/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [28:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [19:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_4z[0] ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_3z = in_data[22] | ~(celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[16:0] == in_data[48:32];
  assign celloutsig_1_1z = in_data[132:119] == in_data[172:159];
  assign celloutsig_0_2z = { in_data[90:87], celloutsig_0_0z } === in_data[67:63];
  assign celloutsig_1_10z = celloutsig_1_8z[8:5] > { celloutsig_1_3z[4:2], celloutsig_1_6z };
  assign celloutsig_0_13z = in_data[70:66] <= celloutsig_0_12z[4:0];
  assign celloutsig_0_1z = in_data[22:8] || { in_data[26:14], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[4], celloutsig_0_0z, celloutsig_0_2z } || { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_7z[13], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[120:112] % { 1'h1, in_data[185:178] };
  assign celloutsig_1_4z = { in_data[189:182], celloutsig_1_2z } % { 1'h1, in_data[160:154], celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_1z ? { in_data[28:1], 1'h1 } : { in_data[59:32], celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_4z[6:4], celloutsig_1_3z } != { in_data[111:106], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } != { in_data[26:24], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_3z = - { celloutsig_1_0z[8:5], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_12z[1], celloutsig_0_2z, celloutsig_0_13z } !== { celloutsig_0_12z[4:3], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[169:163] !== in_data[119:113];
  assign celloutsig_1_6z = { celloutsig_1_4z[2:0], celloutsig_1_2z } !== celloutsig_1_5z[3:0];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[1], celloutsig_1_4z } >> { celloutsig_1_0z[5:1], celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[188], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_18z } <<< celloutsig_1_7z[11:8];
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 8'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_12z = { celloutsig_0_8z[1:0], celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_5z = celloutsig_1_4z[8:4];
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 20'h00000;
    else if (clkin_data[0]) celloutsig_1_7z = in_data[156:137];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
