
Smart_farm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b634  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b4  0800b808  0800b808  0000c808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bebc  0800bebc  0000d21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bebc  0800bebc  0000cebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bec4  0800bec4  0000d21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bec4  0800bec4  0000cec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bec8  0800bec8  0000cec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800becc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  2000021c  0800c0e8  0000d21c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800c0e8  0000d67c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d21c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113cf  00000000  00000000  0000d24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a07  00000000  00000000  0001e61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00021028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c21  00000000  00000000  00021fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024cc7  00000000  00000000  00022bf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013734  00000000  00000000  000478b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e055a  00000000  00000000  0005afec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b546  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005950  00000000  00000000  0013b58c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00140edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b7ec 	.word	0x0800b7ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	0800b7ec 	.word	0x0800b7ec

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9be 	b.w	800107c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	468e      	mov	lr, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	4688      	mov	r8, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4617      	mov	r7, r2
 8000d98:	d962      	bls.n	8000e60 <__udivmoddi4+0xdc>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	b14e      	cbz	r6, 8000db4 <__udivmoddi4+0x30>
 8000da0:	f1c6 0320 	rsb	r3, r6, #32
 8000da4:	fa01 f806 	lsl.w	r8, r1, r6
 8000da8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dac:	40b7      	lsls	r7, r6
 8000dae:	ea43 0808 	orr.w	r8, r3, r8
 8000db2:	40b4      	lsls	r4, r6
 8000db4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc0:	0c23      	lsrs	r3, r4, #16
 8000dc2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dca:	fb01 f20c 	mul.w	r2, r1, ip
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dd8:	f080 80ea 	bcs.w	8000fb0 <__udivmoddi4+0x22c>
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f240 80e7 	bls.w	8000fb0 <__udivmoddi4+0x22c>
 8000de2:	3902      	subs	r1, #2
 8000de4:	443b      	add	r3, r7
 8000de6:	1a9a      	subs	r2, r3, r2
 8000de8:	b2a3      	uxth	r3, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000df6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfa:	459c      	cmp	ip, r3
 8000dfc:	d909      	bls.n	8000e12 <__udivmoddi4+0x8e>
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e04:	f080 80d6 	bcs.w	8000fb4 <__udivmoddi4+0x230>
 8000e08:	459c      	cmp	ip, r3
 8000e0a:	f240 80d3 	bls.w	8000fb4 <__udivmoddi4+0x230>
 8000e0e:	443b      	add	r3, r7
 8000e10:	3802      	subs	r0, #2
 8000e12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e16:	eba3 030c 	sub.w	r3, r3, ip
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11d      	cbz	r5, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40f3      	lsrs	r3, r6
 8000e20:	2200      	movs	r2, #0
 8000e22:	e9c5 3200 	strd	r3, r2, [r5]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d905      	bls.n	8000e3a <__udivmoddi4+0xb6>
 8000e2e:	b10d      	cbz	r5, 8000e34 <__udivmoddi4+0xb0>
 8000e30:	e9c5 0100 	strd	r0, r1, [r5]
 8000e34:	2100      	movs	r1, #0
 8000e36:	4608      	mov	r0, r1
 8000e38:	e7f5      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e3a:	fab3 f183 	clz	r1, r3
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	d146      	bne.n	8000ed0 <__udivmoddi4+0x14c>
 8000e42:	4573      	cmp	r3, lr
 8000e44:	d302      	bcc.n	8000e4c <__udivmoddi4+0xc8>
 8000e46:	4282      	cmp	r2, r0
 8000e48:	f200 8105 	bhi.w	8001056 <__udivmoddi4+0x2d2>
 8000e4c:	1a84      	subs	r4, r0, r2
 8000e4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e52:	2001      	movs	r0, #1
 8000e54:	4690      	mov	r8, r2
 8000e56:	2d00      	cmp	r5, #0
 8000e58:	d0e5      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e5a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e5e:	e7e2      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	2a00      	cmp	r2, #0
 8000e62:	f000 8090 	beq.w	8000f86 <__udivmoddi4+0x202>
 8000e66:	fab2 f682 	clz	r6, r2
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	f040 80a4 	bne.w	8000fb8 <__udivmoddi4+0x234>
 8000e70:	1a8a      	subs	r2, r1, r2
 8000e72:	0c03      	lsrs	r3, r0, #16
 8000e74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	b2bc      	uxth	r4, r7
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e82:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x11e>
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x11c>
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	f200 80e0 	bhi.w	8001060 <__udivmoddi4+0x2dc>
 8000ea0:	46c4      	mov	ip, r8
 8000ea2:	1a9b      	subs	r3, r3, r2
 8000ea4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ea8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb0:	fb02 f404 	mul.w	r4, r2, r4
 8000eb4:	429c      	cmp	r4, r3
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0x144>
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0x142>
 8000ec0:	429c      	cmp	r4, r3
 8000ec2:	f200 80ca 	bhi.w	800105a <__udivmoddi4+0x2d6>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	1b1b      	subs	r3, r3, r4
 8000eca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ece:	e7a5      	b.n	8000e1c <__udivmoddi4+0x98>
 8000ed0:	f1c1 0620 	rsb	r6, r1, #32
 8000ed4:	408b      	lsls	r3, r1
 8000ed6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eda:	431f      	orrs	r7, r3
 8000edc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ee8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eec:	4323      	orrs	r3, r4
 8000eee:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef2:	fa1f fc87 	uxth.w	ip, r7
 8000ef6:	fbbe f0f9 	udiv	r0, lr, r9
 8000efa:	0c1c      	lsrs	r4, r3, #16
 8000efc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f04:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f0e:	d909      	bls.n	8000f24 <__udivmoddi4+0x1a0>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f16:	f080 809c 	bcs.w	8001052 <__udivmoddi4+0x2ce>
 8000f1a:	45a6      	cmp	lr, r4
 8000f1c:	f240 8099 	bls.w	8001052 <__udivmoddi4+0x2ce>
 8000f20:	3802      	subs	r0, #2
 8000f22:	443c      	add	r4, r7
 8000f24:	eba4 040e 	sub.w	r4, r4, lr
 8000f28:	fa1f fe83 	uxth.w	lr, r3
 8000f2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f30:	fb09 4413 	mls	r4, r9, r3, r4
 8000f34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f38:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f3c:	45a4      	cmp	ip, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x1ce>
 8000f40:	193c      	adds	r4, r7, r4
 8000f42:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f46:	f080 8082 	bcs.w	800104e <__udivmoddi4+0x2ca>
 8000f4a:	45a4      	cmp	ip, r4
 8000f4c:	d97f      	bls.n	800104e <__udivmoddi4+0x2ca>
 8000f4e:	3b02      	subs	r3, #2
 8000f50:	443c      	add	r4, r7
 8000f52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f56:	eba4 040c 	sub.w	r4, r4, ip
 8000f5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f5e:	4564      	cmp	r4, ip
 8000f60:	4673      	mov	r3, lr
 8000f62:	46e1      	mov	r9, ip
 8000f64:	d362      	bcc.n	800102c <__udivmoddi4+0x2a8>
 8000f66:	d05f      	beq.n	8001028 <__udivmoddi4+0x2a4>
 8000f68:	b15d      	cbz	r5, 8000f82 <__udivmoddi4+0x1fe>
 8000f6a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f6e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f72:	fa04 f606 	lsl.w	r6, r4, r6
 8000f76:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7a:	431e      	orrs	r6, r3
 8000f7c:	40cc      	lsrs	r4, r1
 8000f7e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f82:	2100      	movs	r1, #0
 8000f84:	e74f      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000f86:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8a:	0c01      	lsrs	r1, r0, #16
 8000f8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f90:	b280      	uxth	r0, r0
 8000f92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f96:	463b      	mov	r3, r7
 8000f98:	4638      	mov	r0, r7
 8000f9a:	463c      	mov	r4, r7
 8000f9c:	46b8      	mov	r8, r7
 8000f9e:	46be      	mov	lr, r7
 8000fa0:	2620      	movs	r6, #32
 8000fa2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fa6:	eba2 0208 	sub.w	r2, r2, r8
 8000faa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fae:	e766      	b.n	8000e7e <__udivmoddi4+0xfa>
 8000fb0:	4601      	mov	r1, r0
 8000fb2:	e718      	b.n	8000de6 <__udivmoddi4+0x62>
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	e72c      	b.n	8000e12 <__udivmoddi4+0x8e>
 8000fb8:	f1c6 0220 	rsb	r2, r6, #32
 8000fbc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc0:	40b7      	lsls	r7, r6
 8000fc2:	40b1      	lsls	r1, r6
 8000fc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd2:	b2bc      	uxth	r4, r7
 8000fd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fde:	fb08 f904 	mul.w	r9, r8, r4
 8000fe2:	40b0      	lsls	r0, r6
 8000fe4:	4589      	cmp	r9, r1
 8000fe6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fea:	b280      	uxth	r0, r0
 8000fec:	d93e      	bls.n	800106c <__udivmoddi4+0x2e8>
 8000fee:	1879      	adds	r1, r7, r1
 8000ff0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ff4:	d201      	bcs.n	8000ffa <__udivmoddi4+0x276>
 8000ff6:	4589      	cmp	r9, r1
 8000ff8:	d81f      	bhi.n	800103a <__udivmoddi4+0x2b6>
 8000ffa:	eba1 0109 	sub.w	r1, r1, r9
 8000ffe:	fbb1 f9fe 	udiv	r9, r1, lr
 8001002:	fb09 f804 	mul.w	r8, r9, r4
 8001006:	fb0e 1119 	mls	r1, lr, r9, r1
 800100a:	b292      	uxth	r2, r2
 800100c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001010:	4542      	cmp	r2, r8
 8001012:	d229      	bcs.n	8001068 <__udivmoddi4+0x2e4>
 8001014:	18ba      	adds	r2, r7, r2
 8001016:	f109 31ff 	add.w	r1, r9, #4294967295
 800101a:	d2c4      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 800101c:	4542      	cmp	r2, r8
 800101e:	d2c2      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 8001020:	f1a9 0102 	sub.w	r1, r9, #2
 8001024:	443a      	add	r2, r7
 8001026:	e7be      	b.n	8000fa6 <__udivmoddi4+0x222>
 8001028:	45f0      	cmp	r8, lr
 800102a:	d29d      	bcs.n	8000f68 <__udivmoddi4+0x1e4>
 800102c:	ebbe 0302 	subs.w	r3, lr, r2
 8001030:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001034:	3801      	subs	r0, #1
 8001036:	46e1      	mov	r9, ip
 8001038:	e796      	b.n	8000f68 <__udivmoddi4+0x1e4>
 800103a:	eba7 0909 	sub.w	r9, r7, r9
 800103e:	4449      	add	r1, r9
 8001040:	f1a8 0c02 	sub.w	ip, r8, #2
 8001044:	fbb1 f9fe 	udiv	r9, r1, lr
 8001048:	fb09 f804 	mul.w	r8, r9, r4
 800104c:	e7db      	b.n	8001006 <__udivmoddi4+0x282>
 800104e:	4673      	mov	r3, lr
 8001050:	e77f      	b.n	8000f52 <__udivmoddi4+0x1ce>
 8001052:	4650      	mov	r0, sl
 8001054:	e766      	b.n	8000f24 <__udivmoddi4+0x1a0>
 8001056:	4608      	mov	r0, r1
 8001058:	e6fd      	b.n	8000e56 <__udivmoddi4+0xd2>
 800105a:	443b      	add	r3, r7
 800105c:	3a02      	subs	r2, #2
 800105e:	e733      	b.n	8000ec8 <__udivmoddi4+0x144>
 8001060:	f1ac 0c02 	sub.w	ip, ip, #2
 8001064:	443b      	add	r3, r7
 8001066:	e71c      	b.n	8000ea2 <__udivmoddi4+0x11e>
 8001068:	4649      	mov	r1, r9
 800106a:	e79c      	b.n	8000fa6 <__udivmoddi4+0x222>
 800106c:	eba1 0109 	sub.w	r1, r1, r9
 8001070:	46c4      	mov	ip, r8
 8001072:	fbb1 f9fe 	udiv	r9, r1, lr
 8001076:	fb09 f804 	mul.w	r8, r9, r4
 800107a:	e7c4      	b.n	8001006 <__udivmoddi4+0x282>

0800107c <__aeabi_idiv0>:
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001086:	463b      	mov	r3, r7
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001092:	4b21      	ldr	r3, [pc, #132]	@ (8001118 <MX_ADC1_Init+0x98>)
 8001094:	4a21      	ldr	r2, [pc, #132]	@ (800111c <MX_ADC1_Init+0x9c>)
 8001096:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001098:	4b1f      	ldr	r3, [pc, #124]	@ (8001118 <MX_ADC1_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800109e:	4b1e      	ldr	r3, [pc, #120]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b0:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010b8:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010be:	4b16      	ldr	r3, [pc, #88]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010c0:	4a17      	ldr	r2, [pc, #92]	@ (8001120 <MX_ADC1_Init+0xa0>)
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c4:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010ca:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010da:	2201      	movs	r2, #1
 80010dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010de:	480e      	ldr	r0, [pc, #56]	@ (8001118 <MX_ADC1_Init+0x98>)
 80010e0:	f001 fde2 	bl	8002ca8 <HAL_ADC_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010ea:	f001 f90b 	bl	8002304 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010f2:	2301      	movs	r3, #1
 80010f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fa:	463b      	mov	r3, r7
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	@ (8001118 <MX_ADC1_Init+0x98>)
 8001100:	f001 ffb4 	bl	800306c <HAL_ADC_ConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800110a:	f001 f8fb 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000238 	.word	0x20000238
 800111c:	40012000 	.word	0x40012000
 8001120:	0f000001 	.word	0x0f000001

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	@ 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a17      	ldr	r2, [pc, #92]	@ (80011a0 <HAL_ADC_MspInit+0x7c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d127      	bne.n	8001196 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114e:	4a15      	ldr	r2, [pc, #84]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 8001150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001154:	6453      	str	r3, [r2, #68]	@ 0x44
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a0e      	ldr	r2, [pc, #56]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <HAL_ADC_MspInit+0x80>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800117e:	2373      	movs	r3, #115	@ 0x73
 8001180:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001182:	2303      	movs	r3, #3
 8001184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118a:	f107 0314 	add.w	r3, r7, #20
 800118e:	4619      	mov	r1, r3
 8001190:	4805      	ldr	r0, [pc, #20]	@ (80011a8 <HAL_ADC_MspInit+0x84>)
 8001192:	f002 fa7b 	bl	800368c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001196:	bf00      	nop
 8001198:	3728      	adds	r7, #40	@ 0x28
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40012000 	.word	0x40012000
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020000 	.word	0x40020000

080011ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08a      	sub	sp, #40	@ 0x28
 80011b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b2:	f107 0314 	add.w	r3, r7, #20
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	4b47      	ldr	r3, [pc, #284]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a46      	ldr	r2, [pc, #280]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b44      	ldr	r3, [pc, #272]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	4b40      	ldr	r3, [pc, #256]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e6:	4a3f      	ldr	r2, [pc, #252]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ee:	4b3d      	ldr	r3, [pc, #244]	@ (80012e4 <MX_GPIO_Init+0x138>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	4b39      	ldr	r3, [pc, #228]	@ (80012e4 <MX_GPIO_Init+0x138>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	4a38      	ldr	r2, [pc, #224]	@ (80012e4 <MX_GPIO_Init+0x138>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6313      	str	r3, [r2, #48]	@ 0x30
 800120a:	4b36      	ldr	r3, [pc, #216]	@ (80012e4 <MX_GPIO_Init+0x138>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	4b32      	ldr	r3, [pc, #200]	@ (80012e4 <MX_GPIO_Init+0x138>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a31      	ldr	r2, [pc, #196]	@ (80012e4 <MX_GPIO_Init+0x138>)
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <MX_GPIO_Init+0x138>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Peltier1_Pin|Peltier2_Pin|led1_Pin|Fan_On_Pin
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 8001238:	482b      	ldr	r0, [pc, #172]	@ (80012e8 <MX_GPIO_Init+0x13c>)
 800123a:	f002 fbd3 	bl	80039e4 <HAL_GPIO_WritePin>
                          |Water_P2_Pin|Water_P1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DHT11_Pin|Fan_Peltier1_Pin, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 8001244:	4829      	ldr	r0, [pc, #164]	@ (80012ec <MX_GPIO_Init+0x140>)
 8001246:	f002 fbcd 	bl	80039e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Peltier1_Pin Peltier2_Pin Fan_On_Pin */
  GPIO_InitStruct.Pin = Peltier1_Pin|Peltier2_Pin|Fan_On_Pin;
 800124a:	234c      	movs	r3, #76	@ 0x4c
 800124c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	2301      	movs	r3, #1
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	4821      	ldr	r0, [pc, #132]	@ (80012e8 <MX_GPIO_Init+0x13c>)
 8001262:	f002 fa13 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pins : led1_Pin Water_P2_Pin Water_P1_Pin */
  GPIO_InitStruct.Pin = led1_Pin|Water_P2_Pin|Water_P1_Pin;
 8001266:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001274:	2302      	movs	r3, #2
 8001276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <MX_GPIO_Init+0x13c>)
 8001280:	f002 fa04 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001284:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128a:	2301      	movs	r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001292:	2303      	movs	r3, #3
 8001294:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	4813      	ldr	r0, [pc, #76]	@ (80012ec <MX_GPIO_Init+0x140>)
 800129e:	f002 f9f5 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pin : Water_Chk_Pin */
  GPIO_InitStruct.Pin = Water_Chk_Pin;
 80012a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Water_Chk_GPIO_Port, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	480d      	ldr	r0, [pc, #52]	@ (80012ec <MX_GPIO_Init+0x140>)
 80012b8:	f002 f9e8 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pin : Fan_Peltier1_Pin */
  GPIO_InitStruct.Pin = Fan_Peltier1_Pin;
 80012bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Fan_Peltier1_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	4805      	ldr	r0, [pc, #20]	@ (80012ec <MX_GPIO_Init+0x140>)
 80012d6:	f002 f9d9 	bl	800368c <HAL_GPIO_Init>

}
 80012da:	bf00      	nop
 80012dc:	3728      	adds	r7, #40	@ 0x28
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40020800 	.word	0x40020800
 80012ec:	40020400 	.word	0x40020400

080012f0 <__io_putchar>:
// ============================================printf =======================================================
//============================================================================================================

#if printf_en
extern int __io_putchar(int ch)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
    //UART_HandleTypeDef huart1;
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);

#elif Console_Ch2
    //UART_HandleTypeDef huart2;
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80012f8:	1d39      	adds	r1, r7, #4
 80012fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012fe:	2201      	movs	r2, #1
 8001300:	4804      	ldr	r0, [pc, #16]	@ (8001314 <__io_putchar+0x24>)
 8001302:	f004 fad7 	bl	80058b4 <HAL_UART_Transmit>

#elif Console_Ch6
    //UART_HandleTypeDef huart3;
    HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
#endif
    __NOP();
 8001306:	bf00      	nop
  return ch;
 8001308:	687b      	ldr	r3, [r7, #4]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200004e4 	.word	0x200004e4

08001318 <delay>:
  #define DHT11_PORT  DHT11_GPIO_Port // main.h 
  #define DHT11_PIN   DHT11_Pin       // main.h 

// usec delay
void delay (uint16_t time)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
 /* change your code here for the delay in microseconds */
 __HAL_TIM_SET_COUNTER(&htim6, 0);
 8001322:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <delay+0x30>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	@ 0x24
 while ((__HAL_TIM_GET_COUNTER(&htim6)) < time);  //  7
 800132a:	bf00      	nop
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <delay+0x30>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	429a      	cmp	r2, r3
 8001336:	d3f9      	bcc.n	800132c <delay+0x14>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	20000454 	.word	0x20000454

0800134c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
 GPIO_InitStruct.Pin = GPIO_Pin;
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	60fb      	str	r3, [r7, #12]
 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	613b      	str	r3, [r7, #16]
 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
 HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	4619      	mov	r1, r3
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f002 f986 	bl	800368c <HAL_GPIO_Init>
}
 8001380:	bf00      	nop
 8001382:	3720      	adds	r7, #32
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	807b      	strh	r3, [r7, #2]
 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
 GPIO_InitStruct.Pin = GPIO_Pin;
 80013a4:	887b      	ldrh	r3, [r7, #2]
 80013a6:	60fb      	str	r3, [r7, #12]
 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
 GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ac:	2301      	movs	r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	4619      	mov	r1, r3
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f002 f968 	bl	800368c <HAL_GPIO_Init>
}
 80013bc:	bf00      	nop
 80013be:	3720      	adds	r7, #32
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <DHT11_Start>:

void DHT11_Start (void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
 if(dht_ch1 -> dht11_ch == 1)
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <DHT11_Start+0x50>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f993 3000 	ldrsb.w	r3, [r3]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d11c      	bne.n	800140e <DHT11_Start+0x4a>
   { //ch1
   Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80013d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013d8:	480f      	ldr	r0, [pc, #60]	@ (8001418 <DHT11_Start+0x54>)
 80013da:	f7ff ffb7 	bl	800134c <Set_Pin_Output>
   HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013e4:	480c      	ldr	r0, [pc, #48]	@ (8001418 <DHT11_Start+0x54>)
 80013e6:	f002 fafd 	bl	80039e4 <HAL_GPIO_WritePin>
   delay(18000);   // wait for 18ms
 80013ea:	f244 6050 	movw	r0, #18000	@ 0x4650
 80013ee:	f7ff ff93 	bl	8001318 <delay>
   HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013f8:	4807      	ldr	r0, [pc, #28]	@ (8001418 <DHT11_Start+0x54>)
 80013fa:	f002 faf3 	bl	80039e4 <HAL_GPIO_WritePin>
   delay (20);   // wait for 20us
 80013fe:	2014      	movs	r0, #20
 8001400:	f7ff ff8a 	bl	8001318 <delay>
   Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 8001404:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001408:	4803      	ldr	r0, [pc, #12]	@ (8001418 <DHT11_Start+0x54>)
 800140a:	f7ff ffbd 	bl	8001388 <Set_Pin_Input>
   }
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000010 	.word	0x20000010
 8001418:	40020400 	.word	0x40020400

0800141c <DHT11_Check_Response>:

uint8_t DHT11_Check_Response (void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 uint8_t Response = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	71fb      	strb	r3, [r7, #7]
 delay (40);
 8001426:	2028      	movs	r0, #40	@ 0x28
 8001428:	f7ff ff76 	bl	8001318 <delay>
 if(dht_ch1 -> dht11_ch == 1)
 800142c:	4b20      	ldr	r3, [pc, #128]	@ (80014b0 <DHT11_Check_Response+0x94>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f993 3000 	ldrsb.w	r3, [r3]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d136      	bne.n	80014a6 <DHT11_Check_Response+0x8a>
  { //ch1
   if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001438:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800143c:	481d      	ldr	r0, [pc, #116]	@ (80014b4 <DHT11_Check_Response+0x98>)
 800143e:	f002 fab9 	bl	80039b4 <HAL_GPIO_ReadPin>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d120      	bne.n	800148a <DHT11_Check_Response+0x6e>
    {
     delay (80);
 8001448:	2050      	movs	r0, #80	@ 0x50
 800144a:	f7ff ff65 	bl	8001318 <delay>
     if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 800144e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001452:	4818      	ldr	r0, [pc, #96]	@ (80014b4 <DHT11_Check_Response+0x98>)
 8001454:	f002 faae 	bl	80039b4 <HAL_GPIO_ReadPin>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d002      	beq.n	8001464 <DHT11_Check_Response+0x48>
 800145e:	2301      	movs	r3, #1
 8001460:	71fb      	strb	r3, [r7, #7]
 8001462:	e012      	b.n	800148a <DHT11_Check_Response+0x6e>
     else Response = -1; // 255
 8001464:	23ff      	movs	r3, #255	@ 0xff
 8001466:	71fb      	strb	r3, [r7, #7]
    }
   while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001468:	e00f      	b.n	800148a <DHT11_Check_Response+0x6e>
     {
	   // wait for the pin to go low
	   dht_ch1 -> while_cnt++;
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <DHT11_Check_Response+0x94>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001472:	b292      	uxth	r2, r2
 8001474:	3201      	adds	r2, #1
 8001476:	b292      	uxth	r2, r2
 8001478:	b212      	sxth	r2, r2
 800147a:	805a      	strh	r2, [r3, #2]
	   if( dht_ch1 -> while_cnt > 500) break;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <DHT11_Check_Response+0x94>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001484:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001488:	dc08      	bgt.n	800149c <DHT11_Check_Response+0x80>
   while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 800148a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800148e:	4809      	ldr	r0, [pc, #36]	@ (80014b4 <DHT11_Check_Response+0x98>)
 8001490:	f002 fa90 	bl	80039b4 <HAL_GPIO_ReadPin>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1e7      	bne.n	800146a <DHT11_Check_Response+0x4e>
 800149a:	e000      	b.n	800149e <DHT11_Check_Response+0x82>
	   if( dht_ch1 -> while_cnt > 500) break;
 800149c:	bf00      	nop
     }
   dht_ch1 -> while_cnt = 0;
 800149e:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <DHT11_Check_Response+0x94>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2200      	movs	r2, #0
 80014a4:	805a      	strh	r2, [r3, #2]
  }
#endif
 return Response;
 80014a6:	79fb      	ldrb	r3, [r7, #7]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000010 	.word	0x20000010
 80014b4:	40020400 	.word	0x40020400

080014b8 <DHT11_Read>:
uint8_t DHT11_Read ()
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 uint8_t i,j;
 if(dht_ch1 -> dht11_ch == 1)
 80014be:	4b3b      	ldr	r3, [pc, #236]	@ (80015ac <DHT11_Read+0xf4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f993 3000 	ldrsb.w	r3, [r3]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d16b      	bne.n	80015a2 <DHT11_Read+0xea>
  {
   for (j=0;j<8;j++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	71bb      	strb	r3, [r7, #6]
 80014ce:	e065      	b.n	800159c <DHT11_Read+0xe4>
    {
	  while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
	   {
		  dht_ch1 -> while_cnt++;
 80014d0:	4b36      	ldr	r3, [pc, #216]	@ (80015ac <DHT11_Read+0xf4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80014d8:	b292      	uxth	r2, r2
 80014da:	3201      	adds	r2, #1
 80014dc:	b292      	uxth	r2, r2
 80014de:	b212      	sxth	r2, r2
 80014e0:	805a      	strh	r2, [r3, #2]
		// wait for the pin to go high
		if(dht_ch1 -> while_cnt > 500) break;
 80014e2:	4b32      	ldr	r3, [pc, #200]	@ (80015ac <DHT11_Read+0xf4>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014ee:	dc08      	bgt.n	8001502 <DHT11_Read+0x4a>
	  while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 80014f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014f4:	482e      	ldr	r0, [pc, #184]	@ (80015b0 <DHT11_Read+0xf8>)
 80014f6:	f002 fa5d 	bl	80039b4 <HAL_GPIO_ReadPin>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0e7      	beq.n	80014d0 <DHT11_Read+0x18>
 8001500:	e000      	b.n	8001504 <DHT11_Read+0x4c>
		if(dht_ch1 -> while_cnt > 500) break;
 8001502:	bf00      	nop
	   }
	  dht_ch1 -> while_cnt = 0;
 8001504:	4b29      	ldr	r3, [pc, #164]	@ (80015ac <DHT11_Read+0xf4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2200      	movs	r2, #0
 800150a:	805a      	strh	r2, [r3, #2]
	  delay (40);   // wait for 40 us
 800150c:	2028      	movs	r0, #40	@ 0x28
 800150e:	f7ff ff03 	bl	8001318 <delay>
	  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001512:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001516:	4826      	ldr	r0, [pc, #152]	@ (80015b0 <DHT11_Read+0xf8>)
 8001518:	f002 fa4c 	bl	80039b4 <HAL_GPIO_ReadPin>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d10e      	bne.n	8001540 <DHT11_Read+0x88>
	   {
	    i&= ~(1<<(7-j));   // write 0
 8001522:	79bb      	ldrb	r3, [r7, #6]
 8001524:	f1c3 0307 	rsb	r3, r3, #7
 8001528:	2201      	movs	r2, #1
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	b25b      	sxtb	r3, r3
 8001530:	43db      	mvns	r3, r3
 8001532:	b25a      	sxtb	r2, r3
 8001534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001538:	4013      	ands	r3, r2
 800153a:	b25b      	sxtb	r3, r3
 800153c:	71fb      	strb	r3, [r7, #7]
 800153e:	e01c      	b.n	800157a <DHT11_Read+0xc2>
	   }
	  else i|= (1<<(7-j));  // if the pin is high, write 1
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	f1c3 0307 	rsb	r3, r3, #7
 8001546:	2201      	movs	r2, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	b25a      	sxtb	r2, r3
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	4313      	orrs	r3, r2
 8001554:	b25b      	sxtb	r3, r3
 8001556:	71fb      	strb	r3, [r7, #7]
	  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001558:	e00f      	b.n	800157a <DHT11_Read+0xc2>
	   {
		  dht_ch1 -> while_cnt++;
 800155a:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <DHT11_Read+0xf4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001562:	b292      	uxth	r2, r2
 8001564:	3201      	adds	r2, #1
 8001566:	b292      	uxth	r2, r2
 8001568:	b212      	sxth	r2, r2
 800156a:	805a      	strh	r2, [r3, #2]
		// wait for the pin to go low
		if(dht_ch1 -> while_cnt > 500) break;
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <DHT11_Read+0xf4>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001574:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001578:	dc08      	bgt.n	800158c <DHT11_Read+0xd4>
	  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800157a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800157e:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <DHT11_Read+0xf8>)
 8001580:	f002 fa18 	bl	80039b4 <HAL_GPIO_ReadPin>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1e7      	bne.n	800155a <DHT11_Read+0xa2>
 800158a:	e000      	b.n	800158e <DHT11_Read+0xd6>
		if(dht_ch1 -> while_cnt > 500) break;
 800158c:	bf00      	nop
	   }
	  dht_ch1 -> while_cnt =  0;
 800158e:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <DHT11_Read+0xf4>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	805a      	strh	r2, [r3, #2]
   for (j=0;j<8;j++)
 8001596:	79bb      	ldrb	r3, [r7, #6]
 8001598:	3301      	adds	r3, #1
 800159a:	71bb      	strb	r3, [r7, #6]
 800159c:	79bb      	ldrb	r3, [r7, #6]
 800159e:	2b07      	cmp	r3, #7
 80015a0:	d9a6      	bls.n	80014f0 <DHT11_Read+0x38>
    } // for end
  } // if-end
 return i;
 80015a2:	79fb      	ldrb	r3, [r7, #7]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000010 	.word	0x20000010
 80015b0:	40020400 	.word	0x40020400

080015b4 <DHT11_Sensor_Test>:

uint8_t DHT11_Sensor_Test()
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t SUM, RH, TEMP;
	float Temperature = 0;
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
	float Humidity = 0;
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
	uint8_t Presence = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	75fb      	strb	r3, [r7, #23]
 // DHT11 Run == Main
 DHT11_Start();
 80015ca:	f7ff fefb 	bl	80013c4 <DHT11_Start>
 Presence = DHT11_Check_Response();
 80015ce:	f7ff ff25 	bl	800141c <DHT11_Check_Response>
 80015d2:	4603      	mov	r3, r0
 80015d4:	75fb      	strb	r3, [r7, #23]
 Rh_byte1 = DHT11_Read ();
 80015d6:	f7ff ff6f 	bl	80014b8 <DHT11_Read>
 80015da:	4603      	mov	r3, r0
 80015dc:	75bb      	strb	r3, [r7, #22]
 Rh_byte2 = DHT11_Read ();
 80015de:	f7ff ff6b 	bl	80014b8 <DHT11_Read>
 80015e2:	4603      	mov	r3, r0
 80015e4:	757b      	strb	r3, [r7, #21]
 Temp_byte1 = DHT11_Read ();
 80015e6:	f7ff ff67 	bl	80014b8 <DHT11_Read>
 80015ea:	4603      	mov	r3, r0
 80015ec:	753b      	strb	r3, [r7, #20]
 Temp_byte2 = DHT11_Read ();
 80015ee:	f7ff ff63 	bl	80014b8 <DHT11_Read>
 80015f2:	4603      	mov	r3, r0
 80015f4:	74fb      	strb	r3, [r7, #19]
 SUM = DHT11_Read();
 80015f6:	f7ff ff5f 	bl	80014b8 <DHT11_Read>
 80015fa:	4603      	mov	r3, r0
 80015fc:	823b      	strh	r3, [r7, #16]

 //   
 TEMP = Temp_byte1;
 80015fe:	7d3b      	ldrb	r3, [r7, #20]
 8001600:	81fb      	strh	r3, [r7, #14]
 RH = Rh_byte1;
 8001602:	7dbb      	ldrb	r3, [r7, #22]
 8001604:	81bb      	strh	r3, [r7, #12]
 //    
 Temperature = (float) TEMP;
 8001606:	89fb      	ldrh	r3, [r7, #14]
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001610:	edc7 7a07 	vstr	s15, [r7, #28]
 Humidity = (float) RH;
 8001614:	89bb      	ldrh	r3, [r7, #12]
 8001616:	ee07 3a90 	vmov	s15, r3
 800161a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800161e:	edc7 7a06 	vstr	s15, [r7, #24]

 if(dht_ch1 -> dht11_ch == 1)
 8001622:	4b2d      	ldr	r3, [pc, #180]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f993 3000 	ldrsb.w	r3, [r3]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d143      	bne.n	80016b6 <DHT11_Sensor_Test+0x102>
  {
	if(TEMP >= 255) Temperature = dht_ch1 -> old_temp;
 800162e:	89fb      	ldrh	r3, [r7, #14]
 8001630:	2bfe      	cmp	r3, #254	@ 0xfe
 8001632:	d909      	bls.n	8001648 <DHT11_Sensor_Test+0x94>
 8001634:	4b28      	ldr	r3, [pc, #160]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	889b      	ldrh	r3, [r3, #4]
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001642:	edc7 7a07 	vstr	s15, [r7, #28]
 8001646:	e009      	b.n	800165c <DHT11_Sensor_Test+0xa8>
	else dht_ch1 -> old_temp = Temperature;
 8001648:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001654:	ee17 2a90 	vmov	r2, s15
 8001658:	b292      	uxth	r2, r2
 800165a:	809a      	strh	r2, [r3, #4]

	if(RH >= 255) Humidity =dht_ch1 -> old_rh;
 800165c:	89bb      	ldrh	r3, [r7, #12]
 800165e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001660:	d909      	bls.n	8001676 <DHT11_Sensor_Test+0xc2>
 8001662:	4b1d      	ldr	r3, [pc, #116]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	88db      	ldrh	r3, [r3, #6]
 8001668:	ee07 3a90 	vmov	s15, r3
 800166c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001670:	edc7 7a06 	vstr	s15, [r7, #24]
 8001674:	e009      	b.n	800168a <DHT11_Sensor_Test+0xd6>
	else dht_ch1 -> old_rh = Humidity;
 8001676:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	edd7 7a06 	vldr	s15, [r7, #24]
 800167e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001682:	ee17 2a90 	vmov	r2, s15
 8001686:	b292      	uxth	r2, r2
 8001688:	80da      	strh	r2, [r3, #6]

	dht_ch1 -> Temp_Ch1_dis = Temperature;
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001692:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001696:	edc7 7a01 	vstr	s15, [r7, #4]
 800169a:	793a      	ldrb	r2, [r7, #4]
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	729a      	strb	r2, [r3, #10]
	dht_ch1 -> Hum_Ch1_dis = Humidity;
 80016a0:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <DHT11_Sensor_Test+0x124>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80016a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016ac:	edc7 7a01 	vstr	s15, [r7, #4]
 80016b0:	793a      	ldrb	r2, [r7, #4]
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	72da      	strb	r2, [r3, #11]
  }
 HAL_Delay(500);
 80016b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016ba:	f001 fad1 	bl	8002c60 <HAL_Delay>
 if (TEMP != 0 ||  RH != 0) return 1;
 80016be:	89fb      	ldrh	r3, [r7, #14]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d102      	bne.n	80016ca <DHT11_Sensor_Test+0x116>
 80016c4:	89bb      	ldrh	r3, [r7, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <DHT11_Sensor_Test+0x11a>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e7ff      	b.n	80016ce <DHT11_Sensor_Test+0x11a>


}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000010 	.word	0x20000010

080016dc <DHT11_Run_RH>:
float DHT11_Run_RH()
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	if(DHT11_Sensor_Test()) return dht_ch1 -> Hum_Ch1_dis;
 80016e0:	f7ff ff68 	bl	80015b4 <DHT11_Sensor_Test>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d007      	beq.n	80016fa <DHT11_Run_RH+0x1e>
 80016ea:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <DHT11_Run_RH+0x24>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	7adb      	ldrb	r3, [r3, #11]
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016f8:	e7ff      	b.n	80016fa <DHT11_Run_RH+0x1e>
}
 80016fa:	eeb0 0a67 	vmov.f32	s0, s15
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000010 	.word	0x20000010

08001704 <DHT11_Run_TEMP>:

float DHT11_Run_TEMP()
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	if(DHT11_Sensor_Test()) return dht_ch1 -> Temp_Ch1_dis;
 8001708:	f7ff ff54 	bl	80015b4 <DHT11_Sensor_Test>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <DHT11_Run_TEMP+0x1e>
 8001712:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <DHT11_Run_TEMP+0x24>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	7a9b      	ldrb	r3, [r3, #10]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001720:	e7ff      	b.n	8001722 <DHT11_Run_TEMP+0x1e>
}
 8001722:	eeb0 0a67 	vmov.f32	s0, s15
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000010 	.word	0x20000010
 800172c:	00000000 	.word	0x00000000

08001730 <check_light>:
  uint16_t old_ch2;
  float cds_Ch1_dis;
  float cds_Ch2_dis;
}Cds_ch1 = {1, 0, 0, 0,0};
struct cds *cds_ch1 = &Cds_ch1;
uint8_t check_light(){
 8001730:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001734:	b09a      	sub	sp, #104	@ 0x68
 8001736:	af00      	add	r7, sp, #0
	uint32_t adc_val = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	667b      	str	r3, [r7, #100]	@ 0x64
	float lux = 0.0;
 800173c:	f04f 0300 	mov.w	r3, #0
 8001740:	663b      	str	r3, [r7, #96]	@ 0x60
	char light_msg[64];
	float r_fixed = 10000.0f; // 10k  
 8001742:	4b5b      	ldr	r3, [pc, #364]	@ (80018b0 <check_light+0x180>)
 8001744:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if(cds_ch1 -> cds_ch == 1){
 8001746:	4b5b      	ldr	r3, [pc, #364]	@ (80018b4 <check_light+0x184>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f993 3000 	ldrsb.w	r3, [r3]
 800174e:	2b01      	cmp	r3, #1
 8001750:	f040 808d 	bne.w	800186e <check_light+0x13e>
    	ADC_ChannelConfTypeDef sConfig = {0};
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
    	sConfig.Channel = ADC_CHANNEL_0;
 8001760:	2300      	movs	r3, #0
 8001762:	607b      	str	r3, [r7, #4]
    	sConfig.Rank = 1;
 8001764:	2301      	movs	r3, #1
 8001766:	60bb      	str	r3, [r7, #8]
    	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001768:	2301      	movs	r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
    	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4619      	mov	r1, r3
 8001770:	4851      	ldr	r0, [pc, #324]	@ (80018b8 <check_light+0x188>)
 8001772:	f001 fc7b 	bl	800306c <HAL_ADC_ConfigChannel>
    	HAL_ADC_Start(&hadc1);
 8001776:	4850      	ldr	r0, [pc, #320]	@ (80018b8 <check_light+0x188>)
 8001778:	f001 fada 	bl	8002d30 <HAL_ADC_Start>
        if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800177c:	210a      	movs	r1, #10
 800177e:	484e      	ldr	r0, [pc, #312]	@ (80018b8 <check_light+0x188>)
 8001780:	f001 fbdb 	bl	8002f3a <HAL_ADC_PollForConversion>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d171      	bne.n	800186e <check_light+0x13e>
        {
    	adc_val = HAL_ADC_GetValue(&hadc1);
 800178a:	484b      	ldr	r0, [pc, #300]	@ (80018b8 <check_light+0x188>)
 800178c:	f001 fc60 	bl	8003050 <HAL_ADC_GetValue>
 8001790:	6678      	str	r0, [r7, #100]	@ 0x64
    	if(adc_val == 4095 || adc_val == 0) adc_val = cds_ch1 -> old_ch1;
 8001792:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001794:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001798:	4293      	cmp	r3, r2
 800179a:	d002      	beq.n	80017a2 <check_light+0x72>
 800179c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d104      	bne.n	80017ac <check_light+0x7c>
 80017a2:	4b44      	ldr	r3, [pc, #272]	@ (80018b4 <check_light+0x184>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	885b      	ldrh	r3, [r3, #2]
 80017a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80017aa:	e004      	b.n	80017b6 <check_light+0x86>
    	else cds_ch1 -> old_ch1 = adc_val;
 80017ac:	4b41      	ldr	r3, [pc, #260]	@ (80018b4 <check_light+0x184>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80017b2:	b292      	uxth	r2, r2
 80017b4:	805a      	strh	r2, [r3, #2]
    	float vout = ((float)adc_val * 3.3f) / 4095.0f;
 80017b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017b8:	ee07 3a90 	vmov	s15, r3
 80017bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017c0:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80018bc <check_light+0x18c>
 80017c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017c8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80018c0 <check_light+0x190>
 80017cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		float R_CDS = r_fixed * ((3.3 - vout) / vout);
 80017d4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80017d6:	f7fe fee7 	bl	80005a8 <__aeabi_f2d>
 80017da:	4604      	mov	r4, r0
 80017dc:	460d      	mov	r5, r1
 80017de:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80017e0:	f7fe fee2 	bl	80005a8 <__aeabi_f2d>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	a12d      	add	r1, pc, #180	@ (adr r1, 80018a0 <check_light+0x170>)
 80017ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ee:	f7fe fd7b 	bl	80002e8 <__aeabi_dsub>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4690      	mov	r8, r2
 80017f8:	4699      	mov	r9, r3
 80017fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80017fc:	f7fe fed4 	bl	80005a8 <__aeabi_f2d>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4640      	mov	r0, r8
 8001806:	4649      	mov	r1, r9
 8001808:	f7ff f850 	bl	80008ac <__aeabi_ddiv>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4620      	mov	r0, r4
 8001812:	4629      	mov	r1, r5
 8001814:	f7fe ff20 	bl	8000658 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff fa12 	bl	8000c48 <__aeabi_d2f>
 8001824:	4603      	mov	r3, r0
 8001826:	657b      	str	r3, [r7, #84]	@ 0x54
		cds_ch1 ->  cds_Ch1_dis = 500 / pow(R_CDS / 1000.0f, 1.4);
 8001828:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800182c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80018c4 <check_light+0x194>
 8001830:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001834:	ee16 0a90 	vmov	r0, s13
 8001838:	f7fe feb6 	bl	80005a8 <__aeabi_f2d>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 80018a8 <check_light+0x178>
 8001844:	ec43 2b10 	vmov	d0, r2, r3
 8001848:	f004 fc86 	bl	8006158 <pow>
 800184c:	ec53 2b10 	vmov	r2, r3, d0
 8001850:	f04f 0000 	mov.w	r0, #0
 8001854:	491c      	ldr	r1, [pc, #112]	@ (80018c8 <check_light+0x198>)
 8001856:	f7ff f829 	bl	80008ac <__aeabi_ddiv>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4915      	ldr	r1, [pc, #84]	@ (80018b4 <check_light+0x184>)
 8001860:	680c      	ldr	r4, [r1, #0]
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff f9ef 	bl	8000c48 <__aeabi_d2f>
 800186a:	4603      	mov	r3, r0
 800186c:	60a3      	str	r3, [r4, #8]

    	}
     }
    HAL_ADC_Stop(&hadc1);
 800186e:	4812      	ldr	r0, [pc, #72]	@ (80018b8 <check_light+0x188>)
 8001870:	f001 fb30 	bl	8002ed4 <HAL_ADC_Stop>
    printf("adc_val1=%d\r\n", adc_val);
 8001874:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001876:	4815      	ldr	r0, [pc, #84]	@ (80018cc <check_light+0x19c>)
 8001878:	f006 faf2 	bl	8007e60 <iprintf>
    if(adc_val != 4095 || adc_val != 0) return 1;
 800187c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800187e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001882:	4293      	cmp	r3, r2
 8001884:	d102      	bne.n	800188c <check_light+0x15c>
 8001886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <check_light+0x160>
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <check_light+0x162>
    else return 0;
 8001890:	2300      	movs	r3, #0
    }
 8001892:	4618      	mov	r0, r3
 8001894:	3768      	adds	r7, #104	@ 0x68
 8001896:	46bd      	mov	sp, r7
 8001898:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800189c:	f3af 8000 	nop.w
 80018a0:	66666666 	.word	0x66666666
 80018a4:	400a6666 	.word	0x400a6666
 80018a8:	66666666 	.word	0x66666666
 80018ac:	3ff66666 	.word	0x3ff66666
 80018b0:	461c4000 	.word	0x461c4000
 80018b4:	20000024 	.word	0x20000024
 80018b8:	20000238 	.word	0x20000238
 80018bc:	40533333 	.word	0x40533333
 80018c0:	457ff000 	.word	0x457ff000
 80018c4:	447a0000 	.word	0x447a0000
 80018c8:	407f4000 	.word	0x407f4000
 80018cc:	0800b808 	.word	0x0800b808

080018d0 <read_light>:
float read_light(){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	if(check_light()) return cds_ch1 ->  cds_Ch1_dis;
 80018d4:	f7ff ff2c 	bl	8001730 <check_light>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d005      	beq.n	80018ea <read_light+0x1a>
 80018de:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <read_light+0x20>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	e7ff      	b.n	80018ea <read_light+0x1a>
}
 80018ea:	eeb0 0a67 	vmov.f32	s0, s15
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000024 	.word	0x20000024
 80018f4:	00000000 	.word	0x00000000

080018f8 <get_co2_step>:
  float co2_Ch2_dis;
}Co2_ch1 = {1, 0, 0, 0,0};
struct co2 *co2_ch1 = &Co2_ch1;


float get_co2_step(uint32_t adc_val) {
 80018f8:	b5b0      	push	{r4, r5, r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af02      	add	r7, sp, #8
 80018fe:	6078      	str	r0, [r7, #4]
    // 12 ADC  (0~4095)
//    if (adc_val < 1000) return 0;           //0: <  700 ppm  //
//    else if (adc_val < 2000) return 1;      //1: 700~1000 ppm
//    else if (adc_val < 3000) return 2;      //2: 1000~2000 ppm
    float Vref = 3.3; // OR 5.0
 8001900:	4b39      	ldr	r3, [pc, #228]	@ (80019e8 <get_co2_step+0xf0>)
 8001902:	617b      	str	r3, [r7, #20]
	float Vout;
	float CO2_ppm;


	Vout = (adc_val / 4095.0) * Vref;
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7fe fe2d 	bl	8000564 <__aeabi_ui2d>
 800190a:	a32f      	add	r3, pc, #188	@ (adr r3, 80019c8 <get_co2_step+0xd0>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	f7fe ffcc 	bl	80008ac <__aeabi_ddiv>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4614      	mov	r4, r2
 800191a:	461d      	mov	r5, r3
 800191c:	6978      	ldr	r0, [r7, #20]
 800191e:	f7fe fe43 	bl	80005a8 <__aeabi_f2d>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4620      	mov	r0, r4
 8001928:	4629      	mov	r1, r5
 800192a:	f7fe fe95 	bl	8000658 <__aeabi_dmul>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	f7ff f987 	bl	8000c48 <__aeabi_d2f>
 800193a:	4603      	mov	r3, r0
 800193c:	613b      	str	r3, [r7, #16]

	//    PDF  .PWM   :0.4V = 400 ppm2.0V = 5000 ppm
	CO2_ppm = ((Vout - 0.4) / (2.0 - 0.4) ) * (5000 - 400) + 400;
 800193e:	6938      	ldr	r0, [r7, #16]
 8001940:	f7fe fe32 	bl	80005a8 <__aeabi_f2d>
 8001944:	a322      	add	r3, pc, #136	@ (adr r3, 80019d0 <get_co2_step+0xd8>)
 8001946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194a:	f7fe fccd 	bl	80002e8 <__aeabi_dsub>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4610      	mov	r0, r2
 8001954:	4619      	mov	r1, r3
 8001956:	a320      	add	r3, pc, #128	@ (adr r3, 80019d8 <get_co2_step+0xe0>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe ffa6 	bl	80008ac <__aeabi_ddiv>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	a31d      	add	r3, pc, #116	@ (adr r3, 80019e0 <get_co2_step+0xe8>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	f7fe fe73 	bl	8000658 <__aeabi_dmul>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <get_co2_step+0xf4>)
 8001980:	f7fe fcb4 	bl	80002ec <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7ff f95c 	bl	8000c48 <__aeabi_d2f>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]
	printf("vout = %.1f ,Co2 ppm = %.1f\r\n",Vout, CO2_ppm);
 8001994:	6938      	ldr	r0, [r7, #16]
 8001996:	f7fe fe07 	bl	80005a8 <__aeabi_f2d>
 800199a:	4604      	mov	r4, r0
 800199c:	460d      	mov	r5, r1
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f7fe fe02 	bl	80005a8 <__aeabi_f2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	e9cd 2300 	strd	r2, r3, [sp]
 80019ac:	4622      	mov	r2, r4
 80019ae:	462b      	mov	r3, r5
 80019b0:	480f      	ldr	r0, [pc, #60]	@ (80019f0 <get_co2_step+0xf8>)
 80019b2:	f006 fa55 	bl	8007e60 <iprintf>
	return CO2_ppm;                        //3: >2000 ppm
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	ee07 3a90 	vmov	s15, r3
}
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bdb0      	pop	{r4, r5, r7, pc}
 80019c6:	bf00      	nop
 80019c8:	00000000 	.word	0x00000000
 80019cc:	40affe00 	.word	0x40affe00
 80019d0:	9999999a 	.word	0x9999999a
 80019d4:	3fd99999 	.word	0x3fd99999
 80019d8:	9999999a 	.word	0x9999999a
 80019dc:	3ff99999 	.word	0x3ff99999
 80019e0:	00000000 	.word	0x00000000
 80019e4:	40b1f800 	.word	0x40b1f800
 80019e8:	40533333 	.word	0x40533333
 80019ec:	40790000 	.word	0x40790000
 80019f0:	0800b818 	.word	0x0800b818

080019f4 <check_co2>:



uint8_t check_co2() {
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b087      	sub	sp, #28
 80019f8:	af00      	add	r7, sp, #0
	uint32_t adc_val = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
	ADC_ChannelConfTypeDef sConfig = {0};
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001a12:	2301      	movs	r3, #1
 8001a14:	60fb      	str	r3, [r7, #12]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001a16:	1d3b      	adds	r3, r7, #4
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4821      	ldr	r0, [pc, #132]	@ (8001aa0 <check_co2+0xac>)
 8001a1c:	f001 fb26 	bl	800306c <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8001a20:	481f      	ldr	r0, [pc, #124]	@ (8001aa0 <check_co2+0xac>)
 8001a22:	f001 f985 	bl	8002d30 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001a26:	210a      	movs	r1, #10
 8001a28:	481d      	ldr	r0, [pc, #116]	@ (8001aa0 <check_co2+0xac>)
 8001a2a:	f001 fa86 	bl	8002f3a <HAL_ADC_PollForConversion>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d11e      	bne.n	8001a72 <check_co2+0x7e>
    {
    	adc_val = HAL_ADC_GetValue(&hadc1);
 8001a34:	481a      	ldr	r0, [pc, #104]	@ (8001aa0 <check_co2+0xac>)
 8001a36:	f001 fb0b 	bl	8003050 <HAL_ADC_GetValue>
 8001a3a:	6178      	str	r0, [r7, #20]


    	if(adc_val == 4095 || adc_val == 0) adc_val = co2_ch1 -> old_ch1;
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d002      	beq.n	8001a4c <check_co2+0x58>
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d104      	bne.n	8001a56 <check_co2+0x62>
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <check_co2+0xb0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	885b      	ldrh	r3, [r3, #2]
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	e004      	b.n	8001a60 <check_co2+0x6c>
    	else co2_ch1 -> old_ch1 = adc_val;
 8001a56:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <check_co2+0xb0>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	b292      	uxth	r2, r2
 8001a5e:	805a      	strh	r2, [r3, #2]

    	co2_ch1 ->  co2_Ch1_dis = get_co2_step(adc_val);
 8001a60:	4b10      	ldr	r3, [pc, #64]	@ (8001aa4 <check_co2+0xb0>)
 8001a62:	681c      	ldr	r4, [r3, #0]
 8001a64:	6978      	ldr	r0, [r7, #20]
 8001a66:	f7ff ff47 	bl	80018f8 <get_co2_step>
 8001a6a:	eef0 7a40 	vmov.f32	s15, s0
 8001a6e:	edc4 7a02 	vstr	s15, [r4, #8]
	}
    HAL_ADC_Stop(&hadc1);
 8001a72:	480b      	ldr	r0, [pc, #44]	@ (8001aa0 <check_co2+0xac>)
 8001a74:	f001 fa2e 	bl	8002ed4 <HAL_ADC_Stop>
    printf("adc_val2=%d\r\n", adc_val);
 8001a78:	6979      	ldr	r1, [r7, #20]
 8001a7a:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <check_co2+0xb4>)
 8001a7c:	f006 f9f0 	bl	8007e60 <iprintf>
    //printf("CO2 PP, = %0.1f\r\n",co2_ch1 ->  co2_Ch1_dis);
    if(adc_val != 4095 || adc_val != 0) return 1;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d102      	bne.n	8001a90 <check_co2+0x9c>
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <check_co2+0xa0>
 8001a90:	2301      	movs	r3, #1
 8001a92:	e000      	b.n	8001a96 <check_co2+0xa2>
    else return 0;
 8001a94:	2300      	movs	r3, #0
    }
 8001a96:	4618      	mov	r0, r3
 8001a98:	371c      	adds	r7, #28
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd90      	pop	{r4, r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000238 	.word	0x20000238
 8001aa4:	20000038 	.word	0x20000038
 8001aa8:	0800b838 	.word	0x0800b838

08001aac <read_co2>:
float read_co2(){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	if(check_co2()) return co2_ch1 ->  co2_Ch1_dis;
 8001ab0:	f7ff ffa0 	bl	80019f4 <check_co2>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <read_co2+0x1a>
 8001aba:	4b04      	ldr	r3, [pc, #16]	@ (8001acc <read_co2+0x20>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	ee07 3a90 	vmov	s15, r3
 8001ac4:	e7ff      	b.n	8001ac6 <read_co2+0x1a>
}
 8001ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000038 	.word	0x20000038

08001ad0 <isWaterDetected1>:
}


// 
float isWaterDetected1()
{
 8001ad0:	b598      	push	{r3, r4, r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	w_h->w1_h = HAL_GPIO_ReadPin(Water_Chk_GPIO_Port, Water_Chk_Pin);
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <isWaterDetected1+0x44>)
 8001ad6:	681c      	ldr	r4, [r3, #0]
 8001ad8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001adc:	480e      	ldr	r0, [pc, #56]	@ (8001b18 <isWaterDetected1+0x48>)
 8001ade:	f001 ff69 	bl	80039b4 <HAL_GPIO_ReadPin>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	7023      	strb	r3, [r4, #0]

	printf("Water sensor state = %d\r\n", w_h->w1_h);
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <isWaterDetected1+0x44>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	4619      	mov	r1, r3
 8001aee:	480b      	ldr	r0, [pc, #44]	@ (8001b1c <isWaterDetected1+0x4c>)
 8001af0:	f006 f9b6 	bl	8007e60 <iprintf>

	return (float)(w_h->w1_h == GPIO_PIN_SET);
 8001af4:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <isWaterDetected1+0x44>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d102      	bne.n	8001b04 <isWaterDetected1+0x34>
 8001afe:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b02:	e001      	b.n	8001b08 <isWaterDetected1+0x38>
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	ee07 3a90 	vmov	s15, r3
}
 8001b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b10:	bd98      	pop	{r3, r4, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	2000003c 	.word	0x2000003c
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	0800b868 	.word	0x0800b868

08001b20 <parse_fixed_csv>:
// 

#define MAX_VALUES 4
#define MAX_STR_LEN 20
char Cmd_values[MAX_VALUES][MAX_STR_LEN];
void parse_fixed_csv(char* input) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	@ 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
    char temp[MAX_STR_LEN] = {0};
 8001b28:	f107 0308 	add.w	r3, r7, #8
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
    int temp_idx = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    int val_idx = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	623b      	str	r3, [r7, #32]

    for (int i = 0; input[i] != '\0' && val_idx < MAX_VALUES; i++) {
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
 8001b44:	e05b      	b.n	8001bfe <parse_fixed_csv+0xde>
        if (input[i] == ',' || input[i] == '\n' || input[i] == '\r') {
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001b50:	d00b      	beq.n	8001b6a <parse_fixed_csv+0x4a>
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4413      	add	r3, r2
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b0a      	cmp	r3, #10
 8001b5c:	d005      	beq.n	8001b6a <parse_fixed_csv+0x4a>
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4413      	add	r3, r2
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b0d      	cmp	r3, #13
 8001b68:	d138      	bne.n	8001bdc <parse_fixed_csv+0xbc>
            if (temp_idx > 0) {
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	dd43      	ble.n	8001bf8 <parse_fixed_csv+0xd8>
                temp[temp_idx] = '\0';
 8001b70:	f107 0208 	add.w	r2, r7, #8
 8001b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b76:	4413      	add	r3, r2
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
                strncpy(Cmd_values[val_idx], temp, MAX_STR_LEN - 1);
 8001b7c:	6a3a      	ldr	r2, [r7, #32]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4413      	add	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4a3c      	ldr	r2, [pc, #240]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001b88:	4413      	add	r3, r2
 8001b8a:	f107 0108 	add.w	r1, r7, #8
 8001b8e:	2213      	movs	r2, #19
 8001b90:	4618      	mov	r0, r3
 8001b92:	f006 fad7 	bl	8008144 <strncpy>
                Cmd_values[val_idx][MAX_STR_LEN - 1] = '\0';  //   
 8001b96:	4938      	ldr	r1, [pc, #224]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001b98:	6a3a      	ldr	r2, [r7, #32]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	3313      	adds	r3, #19
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
                printf("Parsed value[%d]: %s\n", val_idx, Cmd_values[val_idx]);
 8001baa:	6a3a      	ldr	r2, [r7, #32]
 8001bac:	4613      	mov	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4413      	add	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4a30      	ldr	r2, [pc, #192]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001bb6:	4413      	add	r3, r2
 8001bb8:	461a      	mov	r2, r3
 8001bba:	6a39      	ldr	r1, [r7, #32]
 8001bbc:	482f      	ldr	r0, [pc, #188]	@ (8001c7c <parse_fixed_csv+0x15c>)
 8001bbe:	f006 f94f 	bl	8007e60 <iprintf>
                val_idx++;
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	623b      	str	r3, [r7, #32]
                temp_idx = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
                memset(temp, 0, sizeof(temp));
 8001bcc:	f107 0308 	add.w	r3, r7, #8
 8001bd0:	2214      	movs	r2, #20
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f006 faad 	bl	8008134 <memset>
            if (temp_idx > 0) {
 8001bda:	e00d      	b.n	8001bf8 <parse_fixed_csv+0xd8>
            }
        } else {
            if (temp_idx < MAX_STR_LEN - 1) {
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	2b12      	cmp	r3, #18
 8001be0:	dc0a      	bgt.n	8001bf8 <parse_fixed_csv+0xd8>
                temp[temp_idx++] = input[i];
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	441a      	add	r2, r3
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	1c59      	adds	r1, r3, #1
 8001bec:	6279      	str	r1, [r7, #36]	@ 0x24
 8001bee:	7812      	ldrb	r2, [r2, #0]
 8001bf0:	3328      	adds	r3, #40	@ 0x28
 8001bf2:	443b      	add	r3, r7
 8001bf4:	f803 2c20 	strb.w	r2, [r3, #-32]
    for (int i = 0; input[i] != '\0' && val_idx < MAX_VALUES; i++) {
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	61fb      	str	r3, [r7, #28]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	4413      	add	r3, r2
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <parse_fixed_csv+0xf0>
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	dd9a      	ble.n	8001b46 <parse_fixed_csv+0x26>
            }
        }
    }

    //   
    if (temp_idx > 0 && val_idx < MAX_VALUES) {
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	dd2b      	ble.n	8001c6e <parse_fixed_csv+0x14e>
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	2b03      	cmp	r3, #3
 8001c1a:	dc28      	bgt.n	8001c6e <parse_fixed_csv+0x14e>
        temp[temp_idx] = '\0';
 8001c1c:	f107 0208 	add.w	r2, r7, #8
 8001c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c22:	4413      	add	r3, r2
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
        strncpy(Cmd_values[val_idx], temp, MAX_STR_LEN - 1);
 8001c28:	6a3a      	ldr	r2, [r7, #32]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4a11      	ldr	r2, [pc, #68]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001c34:	4413      	add	r3, r2
 8001c36:	f107 0108 	add.w	r1, r7, #8
 8001c3a:	2213      	movs	r2, #19
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f006 fa81 	bl	8008144 <strncpy>
        Cmd_values[val_idx][MAX_STR_LEN - 1] = '\0';
 8001c42:	490d      	ldr	r1, [pc, #52]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001c44:	6a3a      	ldr	r2, [r7, #32]
 8001c46:	4613      	mov	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	440b      	add	r3, r1
 8001c50:	3313      	adds	r3, #19
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
        printf("Parsed value[%d]: %s\n", val_idx, Cmd_values[val_idx]);
 8001c56:	6a3a      	ldr	r2, [r7, #32]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <parse_fixed_csv+0x158>)
 8001c62:	4413      	add	r3, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	6a39      	ldr	r1, [r7, #32]
 8001c68:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <parse_fixed_csv+0x15c>)
 8001c6a:	f006 f8f9 	bl	8007e60 <iprintf>
    }
}
 8001c6e:	bf00      	nop
 8001c70:	3728      	adds	r7, #40	@ 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000284 	.word	0x20000284
 8001c7c:	0800b884 	.word	0x0800b884

08001c80 <fan_on>:
//fan3
//mode 1 co2    
//fan1 =  
#if fan_en

void fan_on(){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(Fan_On_GPIO_Port, Fan_On_Pin, GPIO_PIN_SET);
 8001c84:	2201      	movs	r2, #1
 8001c86:	2140      	movs	r1, #64	@ 0x40
 8001c88:	4803      	ldr	r0, [pc, #12]	@ (8001c98 <fan_on+0x18>)
 8001c8a:	f001 feab 	bl	80039e4 <HAL_GPIO_WritePin>
	  printf("Fan_on\r\n");
 8001c8e:	4803      	ldr	r0, [pc, #12]	@ (8001c9c <fan_on+0x1c>)
 8001c90:	f006 f94e 	bl	8007f30 <puts>

}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40020800 	.word	0x40020800
 8001c9c:	0800b89c 	.word	0x0800b89c

08001ca0 <fan_off>:

void fan_off(){
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(Fan_On_GPIO_Port, Fan_On_Pin, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2140      	movs	r1, #64	@ 0x40
 8001ca8:	4803      	ldr	r0, [pc, #12]	@ (8001cb8 <fan_off+0x18>)
 8001caa:	f001 fe9b 	bl	80039e4 <HAL_GPIO_WritePin>
	  printf("Fan_off\r\n");
 8001cae:	4803      	ldr	r0, [pc, #12]	@ (8001cbc <fan_off+0x1c>)
 8001cb0:	f006 f93e 	bl	8007f30 <puts>

}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40020800 	.word	0x40020800
 8001cbc:	0800b8a4 	.word	0x0800b8a4

08001cc0 <light_on>:

#endif


#if light_en
void light_on(){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin,GPIO_PIN_SET );
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2120      	movs	r1, #32
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <light_on+0x14>)
 8001cca:	f001 fe8b 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40020800 	.word	0x40020800

08001cd8 <light_off>:
void light_off(){
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin,GPIO_PIN_RESET );
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2120      	movs	r1, #32
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <light_off+0x14>)
 8001ce2:	f001 fe7f 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40020800 	.word	0x40020800

08001cf0 <process_commands>:

//


//  -  +, led. ,  ()
void process_commands(char* Cmd_values) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	printf("Start\r\n");
 8001cf8:	486e      	ldr	r0, [pc, #440]	@ (8001eb4 <process_commands+0x1c4>)
 8001cfa:	f006 f919 	bl	8007f30 <puts>
    for (int i = 0; i < 4; i++) {
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	e0ce      	b.n	8001ea2 <process_commands+0x1b2>
        switch (i) {
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	f200 80c8 	bhi.w	8001e9c <process_commands+0x1ac>
 8001d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d14 <process_commands+0x24>)
 8001d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d12:	bf00      	nop
 8001d14:	08001d25 	.word	0x08001d25
 8001d18:	08001d81 	.word	0x08001d81
 8001d1c:	08001ddb 	.word	0x08001ddb
 8001d20:	08001e35 	.word	0x08001e35
        	printf("%s\r\n", i);
            case 0: //  

                if (strcmp(Cmd_values[i],"INCREASE")==0) {
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4962      	ldr	r1, [pc, #392]	@ (8001eb8 <process_commands+0x1c8>)
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fa6e 	bl	8000210 <strcmp>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d102      	bne.n	8001d40 <process_commands+0x50>
                	Peltier_Cooling();
 8001d3a:	f000 f8c7 	bl	8001ecc <Peltier_Cooling>
                }
                else if(strcmp(Cmd_values[i],"NORMAL")==0) {
                	printf("1\r\n");
                    Peltier_Normal();
                }
                break;
 8001d3e:	e0a6      	b.n	8001e8e <process_commands+0x19e>
                else if(strcmp(Cmd_values[i],"DECREASE")==0) {
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	495c      	ldr	r1, [pc, #368]	@ (8001ebc <process_commands+0x1cc>)
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fa60 	bl	8000210 <strcmp>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d102      	bne.n	8001d5c <process_commands+0x6c>
                	Peltier_Heating();
 8001d56:	f000 f8d7 	bl	8001f08 <Peltier_Heating>
                break;
 8001d5a:	e098      	b.n	8001e8e <process_commands+0x19e>
                else if(strcmp(Cmd_values[i],"NORMAL")==0) {
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4956      	ldr	r1, [pc, #344]	@ (8001ec0 <process_commands+0x1d0>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fa52 	bl	8000210 <strcmp>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f040 808d 	bne.w	8001e8e <process_commands+0x19e>
                	printf("1\r\n");
 8001d74:	4853      	ldr	r0, [pc, #332]	@ (8001ec4 <process_commands+0x1d4>)
 8001d76:	f006 f8db 	bl	8007f30 <puts>
                    Peltier_Normal();
 8001d7a:	f000 f8e3 	bl	8001f44 <Peltier_Normal>
                break;
 8001d7e:	e086      	b.n	8001e8e <process_commands+0x19e>
            case 1: //  
            	if (strcmp(Cmd_values[i],"INCREASE")==0) {
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	494b      	ldr	r1, [pc, #300]	@ (8001eb8 <process_commands+0x1c8>)
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fa40 	bl	8000210 <strcmp>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d102      	bne.n	8001d9c <process_commands+0xac>
                	fan_on();
 8001d96:	f7ff ff73 	bl	8001c80 <fan_on>
                }
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
                	fan_off();
                	printf("2\r\n");
                }
                break;
 8001d9a:	e07a      	b.n	8001e92 <process_commands+0x1a2>
            	else if(strcmp(Cmd_values[i],"DECREASE")==0) {
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	4945      	ldr	r1, [pc, #276]	@ (8001ebc <process_commands+0x1cc>)
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fa32 	bl	8000210 <strcmp>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d102      	bne.n	8001db8 <process_commands+0xc8>
                	fan_off();
 8001db2:	f7ff ff75 	bl	8001ca0 <fan_off>
                break;
 8001db6:	e06c      	b.n	8001e92 <process_commands+0x1a2>
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	493f      	ldr	r1, [pc, #252]	@ (8001ec0 <process_commands+0x1d0>)
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fa24 	bl	8000210 <strcmp>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d161      	bne.n	8001e92 <process_commands+0x1a2>
                	fan_off();
 8001dce:	f7ff ff67 	bl	8001ca0 <fan_off>
                	printf("2\r\n");
 8001dd2:	483d      	ldr	r0, [pc, #244]	@ (8001ec8 <process_commands+0x1d8>)
 8001dd4:	f006 f8ac 	bl	8007f30 <puts>
                break;
 8001dd8:	e05b      	b.n	8001e92 <process_commands+0x1a2>
            case 2: // Light 
            	if (strcmp(Cmd_values[i],"INCREASE")==0) {
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	4935      	ldr	r1, [pc, #212]	@ (8001eb8 <process_commands+0x1c8>)
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fa13 	bl	8000210 <strcmp>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <process_commands+0x10c>
                	light_on();
 8001df0:	f7ff ff66 	bl	8001cc0 <light_on>
                	printf("1\r\n");
 8001df4:	4833      	ldr	r0, [pc, #204]	@ (8001ec4 <process_commands+0x1d4>)
 8001df6:	f006 f89b 	bl	8007f30 <puts>
                	light_off();
                }
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
                	light_off();
                }
                break;
 8001dfa:	e04c      	b.n	8001e96 <process_commands+0x1a6>
            	else if(strcmp(Cmd_values[i],"DECREASE")==0) {
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	492d      	ldr	r1, [pc, #180]	@ (8001ebc <process_commands+0x1cc>)
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fa02 	bl	8000210 <strcmp>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d102      	bne.n	8001e18 <process_commands+0x128>
                	light_off();
 8001e12:	f7ff ff61 	bl	8001cd8 <light_off>
                break;
 8001e16:	e03e      	b.n	8001e96 <process_commands+0x1a6>
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4927      	ldr	r1, [pc, #156]	@ (8001ec0 <process_commands+0x1d0>)
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe f9f4 	bl	8000210 <strcmp>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d133      	bne.n	8001e96 <process_commands+0x1a6>
                	light_off();
 8001e2e:	f7ff ff53 	bl	8001cd8 <light_off>
                break;
 8001e32:	e030      	b.n	8001e96 <process_commands+0x1a6>

            case 3: // CO2 
            	if (strcmp(Cmd_values[i],"INCREASE")==0) {
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	491e      	ldr	r1, [pc, #120]	@ (8001eb8 <process_commands+0x1c8>)
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe f9e6 	bl	8000210 <strcmp>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <process_commands+0x160>
                	fan_on();
 8001e4a:	f7ff ff19 	bl	8001c80 <fan_on>
                	printf("1\r\n");
                }
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
                	fan_off();
                }
                break;
 8001e4e:	e024      	b.n	8001e9a <process_commands+0x1aa>
            	else if(strcmp(Cmd_values[i],"DECREASE")==0) {
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	4918      	ldr	r1, [pc, #96]	@ (8001ebc <process_commands+0x1cc>)
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7fe f9d8 	bl	8000210 <strcmp>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d105      	bne.n	8001e72 <process_commands+0x182>
                	fan_off();
 8001e66:	f7ff ff1b 	bl	8001ca0 <fan_off>
                	printf("1\r\n");
 8001e6a:	4816      	ldr	r0, [pc, #88]	@ (8001ec4 <process_commands+0x1d4>)
 8001e6c:	f006 f860 	bl	8007f30 <puts>
                break;
 8001e70:	e013      	b.n	8001e9a <process_commands+0x1aa>
            	else if(strcmp(Cmd_values[i],"NORMAL")==0) {
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	4413      	add	r3, r2
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	4911      	ldr	r1, [pc, #68]	@ (8001ec0 <process_commands+0x1d0>)
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe f9c7 	bl	8000210 <strcmp>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d108      	bne.n	8001e9a <process_commands+0x1aa>
                	fan_off();
 8001e88:	f7ff ff0a 	bl	8001ca0 <fan_off>
                break;
 8001e8c:	e005      	b.n	8001e9a <process_commands+0x1aa>
                break;
 8001e8e:	bf00      	nop
 8001e90:	e004      	b.n	8001e9c <process_commands+0x1ac>
                break;
 8001e92:	bf00      	nop
 8001e94:	e002      	b.n	8001e9c <process_commands+0x1ac>
                break;
 8001e96:	bf00      	nop
 8001e98:	e000      	b.n	8001e9c <process_commands+0x1ac>
                break;
 8001e9a:	bf00      	nop
    for (int i = 0; i < 4; i++) {
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	f77f af2d 	ble.w	8001d04 <process_commands+0x14>
        }
    }
}
 8001eaa:	bf00      	nop
 8001eac:	bf00      	nop
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	0800b8ec 	.word	0x0800b8ec
 8001eb8:	0800b8f4 	.word	0x0800b8f4
 8001ebc:	0800b900 	.word	0x0800b900
 8001ec0:	0800b90c 	.word	0x0800b90c
 8001ec4:	0800b914 	.word	0x0800b914
 8001ec8:	0800b918 	.word	0x0800b918

08001ecc <Peltier_Cooling>:
// 

#if pelt_en
void Peltier_Cooling()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	printf("Cooling Mode\r\n");
 8001ed0:	480a      	ldr	r0, [pc, #40]	@ (8001efc <Peltier_Cooling+0x30>)
 8001ed2:	f006 f82d 	bl	8007f30 <puts>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_SET);   // IN1 = HIGH
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	2104      	movs	r1, #4
 8001eda:	4809      	ldr	r0, [pc, #36]	@ (8001f00 <Peltier_Cooling+0x34>)
 8001edc:	f001 fd82 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Peltier2_GPIO_Port, Peltier2_Pin, GPIO_PIN_RESET); // IN2 = LOW
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2108      	movs	r1, #8
 8001ee4:	4806      	ldr	r0, [pc, #24]	@ (8001f00 <Peltier_Cooling+0x34>)
 8001ee6:	f001 fd7d 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_SET);
 8001eea:	2201      	movs	r2, #1
 8001eec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ef0:	4804      	ldr	r0, [pc, #16]	@ (8001f04 <Peltier_Cooling+0x38>)
 8001ef2:	f001 fd77 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	0800b91c 	.word	0x0800b91c
 8001f00:	40020800 	.word	0x40020800
 8001f04:	40020400 	.word	0x40020400

08001f08 <Peltier_Heating>:

//  
void Peltier_Heating()
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
	printf("Heating Mode\r\n");
 8001f0c:	480a      	ldr	r0, [pc, #40]	@ (8001f38 <Peltier_Heating+0x30>)
 8001f0e:	f006 f80f 	bl	8007f30 <puts>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_RESET);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2104      	movs	r1, #4
 8001f16:	4809      	ldr	r0, [pc, #36]	@ (8001f3c <Peltier_Heating+0x34>)
 8001f18:	f001 fd64 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Peltier2_GPIO_Port, Peltier2_Pin, GPIO_PIN_SET);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2108      	movs	r1, #8
 8001f20:	4806      	ldr	r0, [pc, #24]	@ (8001f3c <Peltier_Heating+0x34>)
 8001f22:	f001 fd5f 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f2c:	4804      	ldr	r0, [pc, #16]	@ (8001f40 <Peltier_Heating+0x38>)
 8001f2e:	f001 fd59 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	0800b92c 	.word	0x0800b92c
 8001f3c:	40020800 	.word	0x40020800
 8001f40:	40020400 	.word	0x40020400

08001f44 <Peltier_Normal>:

void Peltier_Normal()
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	printf("Normal Mode\r\n");
 8001f48:	480a      	ldr	r0, [pc, #40]	@ (8001f74 <Peltier_Normal+0x30>)
 8001f4a:	f005 fff1 	bl	8007f30 <puts>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2104      	movs	r1, #4
 8001f52:	4809      	ldr	r0, [pc, #36]	@ (8001f78 <Peltier_Normal+0x34>)
 8001f54:	f001 fd46 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Peltier1_GPIO_Port, Peltier1_Pin, GPIO_PIN_RESET);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2104      	movs	r1, #4
 8001f5c:	4806      	ldr	r0, [pc, #24]	@ (8001f78 <Peltier_Normal+0x34>)
 8001f5e:	f001 fd41 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Fan_Peltier1_GPIO_Port, Fan_Peltier1_Pin, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f68:	4804      	ldr	r0, [pc, #16]	@ (8001f7c <Peltier_Normal+0x38>)
 8001f6a:	f001 fd3b 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	0800b93c 	.word	0x0800b93c
 8001f78:	40020800 	.word	0x40020800
 8001f7c:	40020400 	.word	0x40020400

08001f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f84:	b090      	sub	sp, #64	@ 0x40
 8001f86:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f88:	f000 fe28 	bl	8002bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8c:	f000 f93a 	bl	8002204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f90:	f7ff f90c 	bl	80011ac <MX_GPIO_Init>
  MX_TIM6_Init();
 8001f94:	f000 fc6c 	bl	8002870 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001f98:	f000 fd26 	bl	80029e8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001f9c:	f000 fd4e 	bl	8002a3c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001fa0:	f7ff f86e 	bl	8001080 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001fa4:	f000 fb6a 	bl	800267c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001fa8:	f000 fc14 	bl	80027d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8001fac:	4880      	ldr	r0, [pc, #512]	@ (80021b0 <main+0x230>)
 8001fae:	f002 fb9d 	bl	80046ec <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 8001fb2:	4880      	ldr	r0, [pc, #512]	@ (80021b4 <main+0x234>)
 8001fb4:	f002 fb9a 	bl	80046ec <HAL_TIM_Base_Start>
  HAL_ADC_Start(&hadc1);
 8001fb8:	487f      	ldr	r0, [pc, #508]	@ (80021b8 <main+0x238>)
 8001fba:	f000 feb9 	bl	8002d30 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001fbe:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc2:	487d      	ldr	r0, [pc, #500]	@ (80021b8 <main+0x238>)
 8001fc4:	f000 ffb9 	bl	8002f3a <HAL_ADC_PollForConversion>
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001fc8:	2100      	movs	r1, #0
 8001fca:	487a      	ldr	r0, [pc, #488]	@ (80021b4 <main+0x234>)
 8001fcc:	f002 fcc0 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001fd0:	210c      	movs	r1, #12
 8001fd2:	4878      	ldr	r0, [pc, #480]	@ (80021b4 <main+0x234>)
 8001fd4:	f002 fcbc 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001fd8:	4878      	ldr	r0, [pc, #480]	@ (80021bc <main+0x23c>)
 8001fda:	f002 fbef 	bl	80047bc <HAL_TIM_Base_Start_IT>
  {


	  //receive start data	= STM32 Test Mode\n

	  if( Sensor_flag == 0)
 8001fde:	4b78      	ldr	r3, [pc, #480]	@ (80021c0 <main+0x240>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d135      	bne.n	8002052 <main+0xd2>
	  {
		  printf("Waiting Rpi Test Mode Msg\r\n");
 8001fe6:	4877      	ldr	r0, [pc, #476]	@ (80021c4 <main+0x244>)
 8001fe8:	f005 ffa2 	bl	8007f30 <puts>
		  if(HAL_UART_Receive(&huart1, (uint8_t *)Test_Msg, 16, 1000)== HAL_OK)
 8001fec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ff0:	2210      	movs	r2, #16
 8001ff2:	4975      	ldr	r1, [pc, #468]	@ (80021c8 <main+0x248>)
 8001ff4:	4875      	ldr	r0, [pc, #468]	@ (80021cc <main+0x24c>)
 8001ff6:	f003 fce8 	bl	80059ca <HAL_UART_Receive>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f040 80d1 	bne.w	80021a4 <main+0x224>
		  {
			  Test_Msg[15] = '\0'; //   
 8002002:	4b71      	ldr	r3, [pc, #452]	@ (80021c8 <main+0x248>)
 8002004:	2200      	movs	r2, #0
 8002006:	73da      	strb	r2, [r3, #15]
			  if (strcmp(Test_Msg, "STM32 Test Mode") == 0)
 8002008:	4971      	ldr	r1, [pc, #452]	@ (80021d0 <main+0x250>)
 800200a:	486f      	ldr	r0, [pc, #444]	@ (80021c8 <main+0x248>)
 800200c:	f7fe f900 	bl	8000210 <strcmp>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	f040 80c6 	bne.w	80021a4 <main+0x224>
			  {
				  if(DHT11_Sensor_Test()&&check_light())
 8002018:	f7ff facc 	bl	80015b4 <DHT11_Sensor_Test>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 80c0 	beq.w	80021a4 <main+0x224>
 8002024:	f7ff fb84 	bl	8001730 <check_light>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 80ba 	beq.w	80021a4 <main+0x224>
				  {
					  Sensor_flag = 1;
 8002030:	4b63      	ldr	r3, [pc, #396]	@ (80021c0 <main+0x240>)
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
					  printf("Sensor Check Complete\r\n");
 8002036:	4867      	ldr	r0, [pc, #412]	@ (80021d4 <main+0x254>)
 8002038:	f005 ff7a 	bl	8007f30 <puts>
					  HAL_UART_Transmit(&huart1, (uint8_t*)pass_sig, strlen(pass_sig), 10);
 800203c:	4866      	ldr	r0, [pc, #408]	@ (80021d8 <main+0x258>)
 800203e:	f7fe f947 	bl	80002d0 <strlen>
 8002042:	4603      	mov	r3, r0
 8002044:	b29a      	uxth	r2, r3
 8002046:	230a      	movs	r3, #10
 8002048:	4963      	ldr	r1, [pc, #396]	@ (80021d8 <main+0x258>)
 800204a:	4860      	ldr	r0, [pc, #384]	@ (80021cc <main+0x24c>)
 800204c:	f003 fc32 	bl	80058b4 <HAL_UART_Transmit>
 8002050:	e0a8      	b.n	80021a4 <main+0x224>
	  }
	  else
	  {
		  //  
		  // 1  
		  float TEMP = DHT11_Run_TEMP();		// 
 8002052:	f7ff fb57 	bl	8001704 <DHT11_Run_TEMP>
 8002056:	ed87 0a06 	vstr	s0, [r7, #24]
		  float RH = DHT11_Run_RH();			// 
 800205a:	f7ff fb3f 	bl	80016dc <DHT11_Run_RH>
 800205e:	ed87 0a05 	vstr	s0, [r7, #20]
		  float lux = read_light();				// 
 8002062:	f7ff fc35 	bl	80018d0 <read_light>
 8002066:	ed87 0a04 	vstr	s0, [r7, #16]
		  float co2 = read_co2();				// c02 ppm
 800206a:	f7ff fd1f 	bl	8001aac <read_co2>
 800206e:	ed87 0a03 	vstr	s0, [r7, #12]
	  	  float w_1 = isWaterDetected1();		//    ->  
 8002072:	f7ff fd2d 	bl	8001ad0 <isWaterDetected1>
 8002076:	ed87 0a02 	vstr	s0, [r7, #8]

	  	  act_flag = 0;
 800207a:	4b58      	ldr	r3, [pc, #352]	@ (80021dc <main+0x25c>)
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]

		  //   4
		  //    
		  printf("TEMP : %.1f RH : %.1f co2 : %.1f lux : %.1f water : %.1f\r\n", TEMP, RH, co2, lux,w_1);
 8002080:	69b8      	ldr	r0, [r7, #24]
 8002082:	f7fe fa91 	bl	80005a8 <__aeabi_f2d>
 8002086:	e9c7 0100 	strd	r0, r1, [r7]
 800208a:	6978      	ldr	r0, [r7, #20]
 800208c:	f7fe fa8c 	bl	80005a8 <__aeabi_f2d>
 8002090:	4604      	mov	r4, r0
 8002092:	460d      	mov	r5, r1
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f7fe fa87 	bl	80005a8 <__aeabi_f2d>
 800209a:	4680      	mov	r8, r0
 800209c:	4689      	mov	r9, r1
 800209e:	6938      	ldr	r0, [r7, #16]
 80020a0:	f7fe fa82 	bl	80005a8 <__aeabi_f2d>
 80020a4:	4682      	mov	sl, r0
 80020a6:	468b      	mov	fp, r1
 80020a8:	68b8      	ldr	r0, [r7, #8]
 80020aa:	f7fe fa7d 	bl	80005a8 <__aeabi_f2d>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020b6:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80020ba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80020be:	e9cd 4500 	strd	r4, r5, [sp]
 80020c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020c6:	4846      	ldr	r0, [pc, #280]	@ (80021e0 <main+0x260>)
 80020c8:	f005 feca 	bl	8007e60 <iprintf>

		  //tim   flag ==1   
		  if(TEMP){
 80020cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80020d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d8:	d030      	beq.n	800213c <main+0x1bc>
			  // co2,w_height level    adc  
			  //    
			  sprintf(msg_to_Rpi, "%.1f,%.1f,%.1f,%.1f,%.1f\r\n", TEMP, RH,co2,lux,w_1);
 80020da:	69b8      	ldr	r0, [r7, #24]
 80020dc:	f7fe fa64 	bl	80005a8 <__aeabi_f2d>
 80020e0:	e9c7 0100 	strd	r0, r1, [r7]
 80020e4:	6978      	ldr	r0, [r7, #20]
 80020e6:	f7fe fa5f 	bl	80005a8 <__aeabi_f2d>
 80020ea:	4604      	mov	r4, r0
 80020ec:	460d      	mov	r5, r1
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f7fe fa5a 	bl	80005a8 <__aeabi_f2d>
 80020f4:	4680      	mov	r8, r0
 80020f6:	4689      	mov	r9, r1
 80020f8:	6938      	ldr	r0, [r7, #16]
 80020fa:	f7fe fa55 	bl	80005a8 <__aeabi_f2d>
 80020fe:	4682      	mov	sl, r0
 8002100:	468b      	mov	fp, r1
 8002102:	68b8      	ldr	r0, [r7, #8]
 8002104:	f7fe fa50 	bl	80005a8 <__aeabi_f2d>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002110:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002114:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002118:	e9cd 4500 	strd	r4, r5, [sp]
 800211c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002120:	4930      	ldr	r1, [pc, #192]	@ (80021e4 <main+0x264>)
 8002122:	4831      	ldr	r0, [pc, #196]	@ (80021e8 <main+0x268>)
 8002124:	f005 ff0c 	bl	8007f40 <siprintf>
			  HAL_UART_Transmit(&huart1, (char *)msg_to_Rpi, strlen(msg_to_Rpi), 10);
 8002128:	482f      	ldr	r0, [pc, #188]	@ (80021e8 <main+0x268>)
 800212a:	f7fe f8d1 	bl	80002d0 <strlen>
 800212e:	4603      	mov	r3, r0
 8002130:	b29a      	uxth	r2, r3
 8002132:	230a      	movs	r3, #10
 8002134:	492c      	ldr	r1, [pc, #176]	@ (80021e8 <main+0x268>)
 8002136:	4825      	ldr	r0, [pc, #148]	@ (80021cc <main+0x24c>)
 8002138:	f003 fbbc 	bl	80058b4 <HAL_UART_Transmit>
		  }
		  	  //   ?????
		  if(HAL_UART_Receive(&huart1, (uint8_t *)Cmd_Msg, 33, 1000)== HAL_OK)
 800213c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002140:	2221      	movs	r2, #33	@ 0x21
 8002142:	492a      	ldr	r1, [pc, #168]	@ (80021ec <main+0x26c>)
 8002144:	4821      	ldr	r0, [pc, #132]	@ (80021cc <main+0x24c>)
 8002146:	f003 fc40 	bl	80059ca <HAL_UART_Receive>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d126      	bne.n	800219e <main+0x21e>
		  {
			  //  -  +, led. ,  ()
			  printf("Received data\r\n");
 8002150:	4827      	ldr	r0, [pc, #156]	@ (80021f0 <main+0x270>)
 8002152:	f005 feed 	bl	8007f30 <puts>
			  Cmd_Msg[32] = '\0';
 8002156:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <main+0x26c>)
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2020 	strb.w	r2, [r3, #32]
			  printf("Cmd_Msg = %s",Cmd_Msg); //   
 800215e:	4923      	ldr	r1, [pc, #140]	@ (80021ec <main+0x26c>)
 8002160:	4824      	ldr	r0, [pc, #144]	@ (80021f4 <main+0x274>)
 8002162:	f005 fe7d 	bl	8007e60 <iprintf>
			  parse_fixed_csv(Cmd_Msg);
 8002166:	4821      	ldr	r0, [pc, #132]	@ (80021ec <main+0x26c>)
 8002168:	f7ff fcda 	bl	8001b20 <parse_fixed_csv>
			  for (int i = 0; i < 4; i++)
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
 8002170:	e00e      	b.n	8002190 <main+0x210>
			  {
				  printf("Cmd_values[%d] = %s\r\n", i, Cmd_values[i]);  //      
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	4613      	mov	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4a1e      	ldr	r2, [pc, #120]	@ (80021f8 <main+0x278>)
 800217e:	4413      	add	r3, r2
 8002180:	461a      	mov	r2, r3
 8002182:	69f9      	ldr	r1, [r7, #28]
 8002184:	481d      	ldr	r0, [pc, #116]	@ (80021fc <main+0x27c>)
 8002186:	f005 fe6b 	bl	8007e60 <iprintf>
			  for (int i = 0; i < 4; i++)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b03      	cmp	r3, #3
 8002194:	dded      	ble.n	8002172 <main+0x1f2>
			  }
	  	  	  process_commands(Cmd_values);
 8002196:	4818      	ldr	r0, [pc, #96]	@ (80021f8 <main+0x278>)
 8002198:	f7ff fdaa 	bl	8001cf0 <process_commands>
 800219c:	e002      	b.n	80021a4 <main+0x224>

		  }
		  else{
			  printf("Receive stage pass\r\n");
 800219e:	4818      	ldr	r0, [pc, #96]	@ (8002200 <main+0x280>)
 80021a0:	f005 fec6 	bl	8007f30 <puts>
		  }
	  }
	  HAL_Delay(30000);
 80021a4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80021a8:	f000 fd5a 	bl	8002c60 <HAL_Delay>
	  if( Sensor_flag == 0)
 80021ac:	e717      	b.n	8001fde <main+0x5e>
 80021ae:	bf00      	nop
 80021b0:	20000454 	.word	0x20000454
 80021b4:	200003c4 	.word	0x200003c4
 80021b8:	20000238 	.word	0x20000238
 80021bc:	2000040c 	.word	0x2000040c
 80021c0:	20000374 	.word	0x20000374
 80021c4:	0800b94c 	.word	0x0800b94c
 80021c8:	200002d4 	.word	0x200002d4
 80021cc:	2000049c 	.word	0x2000049c
 80021d0:	0800b968 	.word	0x0800b968
 80021d4:	0800b978 	.word	0x0800b978
 80021d8:	20000040 	.word	0x20000040
 80021dc:	20000375 	.word	0x20000375
 80021e0:	0800b990 	.word	0x0800b990
 80021e4:	0800b9cc 	.word	0x0800b9cc
 80021e8:	200002e4 	.word	0x200002e4
 80021ec:	20000324 	.word	0x20000324
 80021f0:	0800b9e8 	.word	0x0800b9e8
 80021f4:	0800b9f8 	.word	0x0800b9f8
 80021f8:	20000284 	.word	0x20000284
 80021fc:	0800ba08 	.word	0x0800ba08
 8002200:	0800ba20 	.word	0x0800ba20

08002204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b094      	sub	sp, #80	@ 0x50
 8002208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800220a:	f107 031c 	add.w	r3, r7, #28
 800220e:	2234      	movs	r2, #52	@ 0x34
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f005 ff8e 	bl	8008134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002218:	f107 0308 	add.w	r3, r7, #8
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002228:	2300      	movs	r3, #0
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	4b2a      	ldr	r3, [pc, #168]	@ (80022d8 <SystemClock_Config+0xd4>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	4a29      	ldr	r2, [pc, #164]	@ (80022d8 <SystemClock_Config+0xd4>)
 8002232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002236:	6413      	str	r3, [r2, #64]	@ 0x40
 8002238:	4b27      	ldr	r3, [pc, #156]	@ (80022d8 <SystemClock_Config+0xd4>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002244:	2300      	movs	r3, #0
 8002246:	603b      	str	r3, [r7, #0]
 8002248:	4b24      	ldr	r3, [pc, #144]	@ (80022dc <SystemClock_Config+0xd8>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002250:	4a22      	ldr	r2, [pc, #136]	@ (80022dc <SystemClock_Config+0xd8>)
 8002252:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	4b20      	ldr	r3, [pc, #128]	@ (80022dc <SystemClock_Config+0xd8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002260:	603b      	str	r3, [r7, #0]
 8002262:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002264:	2301      	movs	r3, #1
 8002266:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002268:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800226c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800226e:	2302      	movs	r3, #2
 8002270:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002272:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002276:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002278:	2308      	movs	r3, #8
 800227a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800227c:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8002280:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002282:	2302      	movs	r3, #2
 8002284:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002286:	2302      	movs	r3, #2
 8002288:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800228a:	2302      	movs	r3, #2
 800228c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800228e:	f107 031c 	add.w	r3, r7, #28
 8002292:	4618      	mov	r0, r3
 8002294:	f001 ff3c 	bl	8004110 <HAL_RCC_OscConfig>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800229e:	f000 f831 	bl	8002304 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022a2:	230f      	movs	r3, #15
 80022a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022a6:	2302      	movs	r3, #2
 80022a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80022aa:	2380      	movs	r3, #128	@ 0x80
 80022ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022ba:	f107 0308 	add.w	r3, r7, #8
 80022be:	2102      	movs	r1, #2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f001 fba9 	bl	8003a18 <HAL_RCC_ClockConfig>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80022cc:	f000 f81a 	bl	8002304 <Error_Handler>
  }
}
 80022d0:	bf00      	nop
 80022d2:	3750      	adds	r7, #80	@ 0x50
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40007000 	.word	0x40007000

080022e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a04      	ldr	r2, [pc, #16]	@ (8002300 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d101      	bne.n	80022f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022f2:	f000 fc95 	bl	8002c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40002000 	.word	0x40002000

08002304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002308:	b672      	cpsid	i
}
 800230a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <Error_Handler+0x8>

08002310 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	607b      	str	r3, [r7, #4]
 800231a:	4b10      	ldr	r3, [pc, #64]	@ (800235c <HAL_MspInit+0x4c>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	4a0f      	ldr	r2, [pc, #60]	@ (800235c <HAL_MspInit+0x4c>)
 8002320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002324:	6453      	str	r3, [r2, #68]	@ 0x44
 8002326:	4b0d      	ldr	r3, [pc, #52]	@ (800235c <HAL_MspInit+0x4c>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800232a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232e:	607b      	str	r3, [r7, #4]
 8002330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	603b      	str	r3, [r7, #0]
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_MspInit+0x4c>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	4a08      	ldr	r2, [pc, #32]	@ (800235c <HAL_MspInit+0x4c>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002340:	6413      	str	r3, [r2, #64]	@ 0x40
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_MspInit+0x4c>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800

08002360 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08e      	sub	sp, #56	@ 0x38
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	4b33      	ldr	r3, [pc, #204]	@ (8002444 <HAL_InitTick+0xe4>)
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	4a32      	ldr	r2, [pc, #200]	@ (8002444 <HAL_InitTick+0xe4>)
 800237a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002380:	4b30      	ldr	r3, [pc, #192]	@ (8002444 <HAL_InitTick+0xe4>)
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800238c:	f107 0210 	add.w	r2, r7, #16
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4611      	mov	r1, r2
 8002396:	4618      	mov	r0, r3
 8002398:	f001 fc58 	bl	8003c4c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80023a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d103      	bne.n	80023ae <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80023a6:	f001 fc29 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 80023aa:	6378      	str	r0, [r7, #52]	@ 0x34
 80023ac:	e004      	b.n	80023b8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80023ae:	f001 fc25 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 80023b2:	4603      	mov	r3, r0
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023ba:	4a23      	ldr	r2, [pc, #140]	@ (8002448 <HAL_InitTick+0xe8>)
 80023bc:	fba2 2303 	umull	r2, r3, r2, r3
 80023c0:	0c9b      	lsrs	r3, r3, #18
 80023c2:	3b01      	subs	r3, #1
 80023c4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80023c6:	4b21      	ldr	r3, [pc, #132]	@ (800244c <HAL_InitTick+0xec>)
 80023c8:	4a21      	ldr	r2, [pc, #132]	@ (8002450 <HAL_InitTick+0xf0>)
 80023ca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80023cc:	4b1f      	ldr	r3, [pc, #124]	@ (800244c <HAL_InitTick+0xec>)
 80023ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023d2:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80023d4:	4a1d      	ldr	r2, [pc, #116]	@ (800244c <HAL_InitTick+0xec>)
 80023d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d8:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 80023da:	4b1c      	ldr	r3, [pc, #112]	@ (800244c <HAL_InitTick+0xec>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e0:	4b1a      	ldr	r3, [pc, #104]	@ (800244c <HAL_InitTick+0xec>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e6:	4b19      	ldr	r3, [pc, #100]	@ (800244c <HAL_InitTick+0xec>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80023ec:	4817      	ldr	r0, [pc, #92]	@ (800244c <HAL_InitTick+0xec>)
 80023ee:	f002 f92d 	bl	800464c <HAL_TIM_Base_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80023f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d11b      	bne.n	8002438 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8002400:	4812      	ldr	r0, [pc, #72]	@ (800244c <HAL_InitTick+0xec>)
 8002402:	f002 f9db 	bl	80047bc <HAL_TIM_Base_Start_IT>
 8002406:	4603      	mov	r3, r0
 8002408:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800240c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002410:	2b00      	cmp	r3, #0
 8002412:	d111      	bne.n	8002438 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002414:	202d      	movs	r0, #45	@ 0x2d
 8002416:	f001 f92b 	bl	8003670 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b0f      	cmp	r3, #15
 800241e:	d808      	bhi.n	8002432 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8002420:	2200      	movs	r2, #0
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	202d      	movs	r0, #45	@ 0x2d
 8002426:	f001 f907 	bl	8003638 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800242a:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <HAL_InitTick+0xf4>)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6013      	str	r3, [r2, #0]
 8002430:	e002      	b.n	8002438 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002438:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800243c:	4618      	mov	r0, r3
 800243e:	3738      	adds	r7, #56	@ 0x38
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40023800 	.word	0x40023800
 8002448:	431bde83 	.word	0x431bde83
 800244c:	20000378 	.word	0x20000378
 8002450:	40002000 	.word	0x40002000
 8002454:	2000004c 	.word	0x2000004c

08002458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <NMI_Handler+0x4>

08002460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <HardFault_Handler+0x4>

08002468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800246c:	bf00      	nop
 800246e:	e7fd      	b.n	800246c <MemManage_Handler+0x4>

08002470 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <BusFault_Handler+0x4>

08002478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <UsageFault_Handler+0x4>

08002480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80024bc:	4802      	ldr	r0, [pc, #8]	@ (80024c8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80024be:	f002 fb0f 	bl	8004ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000378 	.word	0x20000378

080024cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return 1;
 80024d0:	2301      	movs	r3, #1
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <_kill>:

int _kill(int pid, int sig)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024e6:	f005 fe8b 	bl	8008200 <__errno>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2216      	movs	r2, #22
 80024ee:	601a      	str	r2, [r3, #0]
  return -1;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_exit>:

void _exit (int status)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002504:	f04f 31ff 	mov.w	r1, #4294967295
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ffe7 	bl	80024dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800250e:	bf00      	nop
 8002510:	e7fd      	b.n	800250e <_exit+0x12>

08002512 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b086      	sub	sp, #24
 8002516:	af00      	add	r7, sp, #0
 8002518:	60f8      	str	r0, [r7, #12]
 800251a:	60b9      	str	r1, [r7, #8]
 800251c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	e00a      	b.n	800253a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002524:	f3af 8000 	nop.w
 8002528:	4601      	mov	r1, r0
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	60ba      	str	r2, [r7, #8]
 8002530:	b2ca      	uxtb	r2, r1
 8002532:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	3301      	adds	r3, #1
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	429a      	cmp	r2, r3
 8002540:	dbf0      	blt.n	8002524 <_read+0x12>
  }

  return len;
 8002542:	687b      	ldr	r3, [r7, #4]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002558:	2300      	movs	r3, #0
 800255a:	617b      	str	r3, [r7, #20]
 800255c:	e009      	b.n	8002572 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	1c5a      	adds	r2, r3, #1
 8002562:	60ba      	str	r2, [r7, #8]
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe fec2 	bl	80012f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	3301      	adds	r3, #1
 8002570:	617b      	str	r3, [r7, #20]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	429a      	cmp	r2, r3
 8002578:	dbf1      	blt.n	800255e <_write+0x12>
  }
  return len;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <_close>:

int _close(int file)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025ac:	605a      	str	r2, [r3, #4]
  return 0;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_isatty>:

int _isatty(int file)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025c4:	2301      	movs	r3, #1
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f4:	4a14      	ldr	r2, [pc, #80]	@ (8002648 <_sbrk+0x5c>)
 80025f6:	4b15      	ldr	r3, [pc, #84]	@ (800264c <_sbrk+0x60>)
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002600:	4b13      	ldr	r3, [pc, #76]	@ (8002650 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d102      	bne.n	800260e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002608:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <_sbrk+0x64>)
 800260a:	4a12      	ldr	r2, [pc, #72]	@ (8002654 <_sbrk+0x68>)
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	429a      	cmp	r2, r3
 800261a:	d207      	bcs.n	800262c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800261c:	f005 fdf0 	bl	8008200 <__errno>
 8002620:	4603      	mov	r3, r0
 8002622:	220c      	movs	r2, #12
 8002624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295
 800262a:	e009      	b.n	8002640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800262c:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002632:	4b07      	ldr	r3, [pc, #28]	@ (8002650 <_sbrk+0x64>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <_sbrk+0x64>)
 800263c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20020000 	.word	0x20020000
 800264c:	00000400 	.word	0x00000400
 8002650:	200003c0 	.word	0x200003c0
 8002654:	20000680 	.word	0x20000680

08002658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800265c:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <SystemInit+0x20>)
 800265e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002662:	4a05      	ldr	r2, [pc, #20]	@ (8002678 <SystemInit+0x20>)
 8002664:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002668:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b096      	sub	sp, #88	@ 0x58
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002682:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002690:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800269a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	609a      	str	r2, [r3, #8]
 80026a6:	60da      	str	r2, [r3, #12]
 80026a8:	611a      	str	r2, [r3, #16]
 80026aa:	615a      	str	r2, [r3, #20]
 80026ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026ae:	1d3b      	adds	r3, r7, #4
 80026b0:	2220      	movs	r2, #32
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f005 fd3d 	bl	8008134 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026ba:	4b44      	ldr	r3, [pc, #272]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026bc:	4a44      	ldr	r2, [pc, #272]	@ (80027d0 <MX_TIM1_Init+0x154>)
 80026be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 90-1;
 80026c0:	4b42      	ldr	r3, [pc, #264]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026c2:	2259      	movs	r2, #89	@ 0x59
 80026c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c6:	4b41      	ldr	r3, [pc, #260]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 80026cc:	4b3f      	ldr	r3, [pc, #252]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026ce:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 80026d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d4:	4b3d      	ldr	r3, [pc, #244]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026da:	4b3c      	ldr	r3, [pc, #240]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026dc:	2200      	movs	r2, #0
 80026de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026e0:	4b3a      	ldr	r3, [pc, #232]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026e6:	4839      	ldr	r0, [pc, #228]	@ (80027cc <MX_TIM1_Init+0x150>)
 80026e8:	f001 ffb0 	bl	800464c <HAL_TIM_Base_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80026f2:	f7ff fe07 	bl	8002304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026fc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002700:	4619      	mov	r1, r3
 8002702:	4832      	ldr	r0, [pc, #200]	@ (80027cc <MX_TIM1_Init+0x150>)
 8002704:	f002 fb9e 	bl	8004e44 <HAL_TIM_ConfigClockSource>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800270e:	f7ff fdf9 	bl	8002304 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002712:	482e      	ldr	r0, [pc, #184]	@ (80027cc <MX_TIM1_Init+0x150>)
 8002714:	f002 f8c2 	bl	800489c <HAL_TIM_PWM_Init>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800271e:	f7ff fdf1 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002722:	2300      	movs	r3, #0
 8002724:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002726:	2300      	movs	r3, #0
 8002728:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800272a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800272e:	4619      	mov	r1, r3
 8002730:	4826      	ldr	r0, [pc, #152]	@ (80027cc <MX_TIM1_Init+0x150>)
 8002732:	f002 ff8d 	bl	8005650 <HAL_TIMEx_MasterConfigSynchronization>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800273c:	f7ff fde2 	bl	8002304 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002740:	2360      	movs	r3, #96	@ 0x60
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002744:	2300      	movs	r3, #0
 8002746:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002748:	2300      	movs	r3, #0
 800274a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800274c:	2300      	movs	r3, #0
 800274e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002750:	2300      	movs	r3, #0
 8002752:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002754:	2300      	movs	r3, #0
 8002756:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002758:	2300      	movs	r3, #0
 800275a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800275c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002760:	2200      	movs	r2, #0
 8002762:	4619      	mov	r1, r3
 8002764:	4819      	ldr	r0, [pc, #100]	@ (80027cc <MX_TIM1_Init+0x150>)
 8002766:	f002 faab 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002770:	f7ff fdc8 	bl	8002304 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002778:	220c      	movs	r2, #12
 800277a:	4619      	mov	r1, r3
 800277c:	4813      	ldr	r0, [pc, #76]	@ (80027cc <MX_TIM1_Init+0x150>)
 800277e:	f002 fa9f 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002788:	f7ff fdbc 	bl	8002304 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002790:	2300      	movs	r3, #0
 8002792:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002798:	2300      	movs	r3, #0
 800279a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027a6:	2300      	movs	r3, #0
 80027a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027aa:	1d3b      	adds	r3, r7, #4
 80027ac:	4619      	mov	r1, r3
 80027ae:	4807      	ldr	r0, [pc, #28]	@ (80027cc <MX_TIM1_Init+0x150>)
 80027b0:	f002 ffca 	bl	8005748 <HAL_TIMEx_ConfigBreakDeadTime>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80027ba:	f7ff fda3 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80027be:	4803      	ldr	r0, [pc, #12]	@ (80027cc <MX_TIM1_Init+0x150>)
 80027c0:	f000 f8d8 	bl	8002974 <HAL_TIM_MspPostInit>

}
 80027c4:	bf00      	nop
 80027c6:	3758      	adds	r7, #88	@ 0x58
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	200003c4 	.word	0x200003c4
 80027d0:	40010000 	.word	0x40010000

080027d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027da:	f107 0308 	add.w	r3, r7, #8
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e8:	463b      	mov	r3, r7
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002868 <MX_TIM2_Init+0x94>)
 80027f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9000-1;
 80027f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002868 <MX_TIM2_Init+0x94>)
 80027fa:	f242 3227 	movw	r2, #8999	@ 0x2327
 80027fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002800:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <MX_TIM2_Init+0x94>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 600000-1;
 8002806:	4b18      	ldr	r3, [pc, #96]	@ (8002868 <MX_TIM2_Init+0x94>)
 8002808:	4a18      	ldr	r2, [pc, #96]	@ (800286c <MX_TIM2_Init+0x98>)
 800280a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280c:	4b16      	ldr	r3, [pc, #88]	@ (8002868 <MX_TIM2_Init+0x94>)
 800280e:	2200      	movs	r2, #0
 8002810:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002812:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <MX_TIM2_Init+0x94>)
 8002814:	2280      	movs	r2, #128	@ 0x80
 8002816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002818:	4813      	ldr	r0, [pc, #76]	@ (8002868 <MX_TIM2_Init+0x94>)
 800281a:	f001 ff17 	bl	800464c <HAL_TIM_Base_Init>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002824:	f7ff fd6e 	bl	8002304 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800282c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	4619      	mov	r1, r3
 8002834:	480c      	ldr	r0, [pc, #48]	@ (8002868 <MX_TIM2_Init+0x94>)
 8002836:	f002 fb05 	bl	8004e44 <HAL_TIM_ConfigClockSource>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002840:	f7ff fd60 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002848:	2300      	movs	r3, #0
 800284a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800284c:	463b      	mov	r3, r7
 800284e:	4619      	mov	r1, r3
 8002850:	4805      	ldr	r0, [pc, #20]	@ (8002868 <MX_TIM2_Init+0x94>)
 8002852:	f002 fefd 	bl	8005650 <HAL_TIMEx_MasterConfigSynchronization>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800285c:	f7ff fd52 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002860:	bf00      	nop
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	2000040c 	.word	0x2000040c
 800286c:	000927bf 	.word	0x000927bf

08002870 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002876:	463b      	mov	r3, r7
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800287e:	4b15      	ldr	r3, [pc, #84]	@ (80028d4 <MX_TIM6_Init+0x64>)
 8002880:	4a15      	ldr	r2, [pc, #84]	@ (80028d8 <MX_TIM6_Init+0x68>)
 8002882:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 8002884:	4b13      	ldr	r3, [pc, #76]	@ (80028d4 <MX_TIM6_Init+0x64>)
 8002886:	2259      	movs	r2, #89	@ 0x59
 8002888:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800288a:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <MX_TIM6_Init+0x64>)
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 8002890:	4b10      	ldr	r3, [pc, #64]	@ (80028d4 <MX_TIM6_Init+0x64>)
 8002892:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002896:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002898:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <MX_TIM6_Init+0x64>)
 800289a:	2200      	movs	r2, #0
 800289c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800289e:	480d      	ldr	r0, [pc, #52]	@ (80028d4 <MX_TIM6_Init+0x64>)
 80028a0:	f001 fed4 	bl	800464c <HAL_TIM_Base_Init>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80028aa:	f7ff fd2b 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ae:	2300      	movs	r3, #0
 80028b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028b2:	2300      	movs	r3, #0
 80028b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80028b6:	463b      	mov	r3, r7
 80028b8:	4619      	mov	r1, r3
 80028ba:	4806      	ldr	r0, [pc, #24]	@ (80028d4 <MX_TIM6_Init+0x64>)
 80028bc:	f002 fec8 	bl	8005650 <HAL_TIMEx_MasterConfigSynchronization>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80028c6:	f7ff fd1d 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000454 	.word	0x20000454
 80028d8:	40001000 	.word	0x40001000

080028dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002968 <HAL_TIM_Base_MspInit+0x8c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d10e      	bne.n	800290c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	4b1e      	ldr	r3, [pc, #120]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028fe:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800290a:	e026      	b.n	800295a <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM2)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002914:	d10e      	bne.n	8002934 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	4b14      	ldr	r3, [pc, #80]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	4a13      	ldr	r2, [pc, #76]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6413      	str	r3, [r2, #64]	@ 0x40
 8002926:	4b11      	ldr	r3, [pc, #68]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	693b      	ldr	r3, [r7, #16]
}
 8002932:	e012      	b.n	800295a <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM6)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0d      	ldr	r2, [pc, #52]	@ (8002970 <HAL_TIM_Base_MspInit+0x94>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d10d      	bne.n	800295a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002946:	4a09      	ldr	r2, [pc, #36]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002948:	f043 0310 	orr.w	r3, r3, #16
 800294c:	6413      	str	r3, [r2, #64]	@ 0x40
 800294e:	4b07      	ldr	r3, [pc, #28]	@ (800296c <HAL_TIM_Base_MspInit+0x90>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
}
 800295a:	bf00      	nop
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40010000 	.word	0x40010000
 800296c:	40023800 	.word	0x40023800
 8002970:	40001000 	.word	0x40001000

08002974 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a12      	ldr	r2, [pc, #72]	@ (80029dc <HAL_TIM_MspPostInit+0x68>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d11e      	bne.n	80029d4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <HAL_TIM_MspPostInit+0x6c>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a10      	ldr	r2, [pc, #64]	@ (80029e0 <HAL_TIM_MspPostInit+0x6c>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <HAL_TIM_MspPostInit+0x6c>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80029b2:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80029b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029c0:	2302      	movs	r3, #2
 80029c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029c4:	2301      	movs	r3, #1
 80029c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c8:	f107 030c 	add.w	r3, r7, #12
 80029cc:	4619      	mov	r1, r3
 80029ce:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <HAL_TIM_MspPostInit+0x70>)
 80029d0:	f000 fe5c 	bl	800368c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80029d4:	bf00      	nop
 80029d6:	3720      	adds	r7, #32
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40010000 	.word	0x40010000
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000

080029e8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029ec:	4b11      	ldr	r3, [pc, #68]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 80029ee:	4a12      	ldr	r2, [pc, #72]	@ (8002a38 <MX_USART1_UART_Init+0x50>)
 80029f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029f2:	4b10      	ldr	r3, [pc, #64]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 80029f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a0e:	220c      	movs	r2, #12
 8002a10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a1e:	4805      	ldr	r0, [pc, #20]	@ (8002a34 <MX_USART1_UART_Init+0x4c>)
 8002a20:	f002 fef8 	bl	8005814 <HAL_UART_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a2a:	f7ff fc6b 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	2000049c 	.word	0x2000049c
 8002a38:	40011000 	.word	0x40011000

08002a3c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a42:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <MX_USART2_UART_Init+0x50>)
 8002a44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a46:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a54:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a60:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a62:	220c      	movs	r2, #12
 8002a64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a66:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a72:	4805      	ldr	r0, [pc, #20]	@ (8002a88 <MX_USART2_UART_Init+0x4c>)
 8002a74:	f002 fece 	bl	8005814 <HAL_UART_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a7e:	f7ff fc41 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200004e4 	.word	0x200004e4
 8002a8c:	40004400 	.word	0x40004400

08002a90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08c      	sub	sp, #48	@ 0x30
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a32      	ldr	r2, [pc, #200]	@ (8002b78 <HAL_UART_MspInit+0xe8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d12d      	bne.n	8002b0e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	4b31      	ldr	r3, [pc, #196]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	4a30      	ldr	r2, [pc, #192]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002abc:	f043 0310 	orr.w	r3, r3, #16
 8002ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ac2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f003 0310 	and.w	r3, r3, #16
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad6:	4a29      	ldr	r2, [pc, #164]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ade:	4b27      	ldr	r3, [pc, #156]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002aea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af0:	2302      	movs	r3, #2
 8002af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af8:	2303      	movs	r3, #3
 8002afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002afc:	2307      	movs	r3, #7
 8002afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b00:	f107 031c 	add.w	r3, r7, #28
 8002b04:	4619      	mov	r1, r3
 8002b06:	481e      	ldr	r0, [pc, #120]	@ (8002b80 <HAL_UART_MspInit+0xf0>)
 8002b08:	f000 fdc0 	bl	800368c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b0c:	e030      	b.n	8002b70 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a1c      	ldr	r2, [pc, #112]	@ (8002b84 <HAL_UART_MspInit+0xf4>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d12b      	bne.n	8002b70 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b20:	4a16      	ldr	r2, [pc, #88]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b28:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b44:	4b0d      	ldr	r3, [pc, #52]	@ (8002b7c <HAL_UART_MspInit+0xec>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b50:	230c      	movs	r3, #12
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b54:	2302      	movs	r3, #2
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b60:	2307      	movs	r3, #7
 8002b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 031c 	add.w	r3, r7, #28
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4805      	ldr	r0, [pc, #20]	@ (8002b80 <HAL_UART_MspInit+0xf0>)
 8002b6c:	f000 fd8e 	bl	800368c <HAL_GPIO_Init>
}
 8002b70:	bf00      	nop
 8002b72:	3730      	adds	r7, #48	@ 0x30
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40011000 	.word	0x40011000
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40020000 	.word	0x40020000
 8002b84:	40004400 	.word	0x40004400

08002b88 <Reset_Handler>:
 8002b88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bc0 <LoopFillZerobss+0xe>
 8002b8c:	f7ff fd64 	bl	8002658 <SystemInit>
 8002b90:	480c      	ldr	r0, [pc, #48]	@ (8002bc4 <LoopFillZerobss+0x12>)
 8002b92:	490d      	ldr	r1, [pc, #52]	@ (8002bc8 <LoopFillZerobss+0x16>)
 8002b94:	4a0d      	ldr	r2, [pc, #52]	@ (8002bcc <LoopFillZerobss+0x1a>)
 8002b96:	2300      	movs	r3, #0
 8002b98:	e002      	b.n	8002ba0 <LoopCopyDataInit>

08002b9a <CopyDataInit>:
 8002b9a:	58d4      	ldr	r4, [r2, r3]
 8002b9c:	50c4      	str	r4, [r0, r3]
 8002b9e:	3304      	adds	r3, #4

08002ba0 <LoopCopyDataInit>:
 8002ba0:	18c4      	adds	r4, r0, r3
 8002ba2:	428c      	cmp	r4, r1
 8002ba4:	d3f9      	bcc.n	8002b9a <CopyDataInit>
 8002ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd0 <LoopFillZerobss+0x1e>)
 8002ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8002bd4 <LoopFillZerobss+0x22>)
 8002baa:	2300      	movs	r3, #0
 8002bac:	e001      	b.n	8002bb2 <LoopFillZerobss>

08002bae <FillZerobss>:
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	3204      	adds	r2, #4

08002bb2 <LoopFillZerobss>:
 8002bb2:	42a2      	cmp	r2, r4
 8002bb4:	d3fb      	bcc.n	8002bae <FillZerobss>
 8002bb6:	f005 fb29 	bl	800820c <__libc_init_array>
 8002bba:	f7ff f9e1 	bl	8001f80 <main>
 8002bbe:	4770      	bx	lr
 8002bc0:	20020000 	.word	0x20020000
 8002bc4:	20000000 	.word	0x20000000
 8002bc8:	2000021c 	.word	0x2000021c
 8002bcc:	0800becc 	.word	0x0800becc
 8002bd0:	2000021c 	.word	0x2000021c
 8002bd4:	2000067c 	.word	0x2000067c

08002bd8 <ADC_IRQHandler>:
 8002bd8:	e7fe      	b.n	8002bd8 <ADC_IRQHandler>
	...

08002bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002be0:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <HAL_Init+0x40>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c1c <HAL_Init+0x40>)
 8002be6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <HAL_Init+0x40>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <HAL_Init+0x40>)
 8002bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf8:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_Init+0x40>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	@ (8002c1c <HAL_Init+0x40>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c04:	2003      	movs	r0, #3
 8002c06:	f000 fd0c 	bl	8003622 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c0a:	200f      	movs	r0, #15
 8002c0c:	f7ff fba8 	bl	8002360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c10:	f7ff fb7e 	bl	8002310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023c00 	.word	0x40023c00

08002c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_IncTick+0x20>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_IncTick+0x24>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4413      	add	r3, r2
 8002c30:	4a04      	ldr	r2, [pc, #16]	@ (8002c44 <HAL_IncTick+0x24>)
 8002c32:	6013      	str	r3, [r2, #0]
}
 8002c34:	bf00      	nop
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000050 	.word	0x20000050
 8002c44:	2000052c 	.word	0x2000052c

08002c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c4c:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <HAL_GetTick+0x14>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	2000052c 	.word	0x2000052c

08002c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c68:	f7ff ffee 	bl	8002c48 <HAL_GetTick>
 8002c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d005      	beq.n	8002c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_Delay+0x44>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4413      	add	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c86:	bf00      	nop
 8002c88:	f7ff ffde 	bl	8002c48 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d8f7      	bhi.n	8002c88 <HAL_Delay+0x28>
  {
  }
}
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000050 	.word	0x20000050

08002ca8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e033      	b.n	8002d26 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d109      	bne.n	8002cda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7fe fa2c 	bl	8001124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d118      	bne.n	8002d18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cee:	f023 0302 	bic.w	r3, r3, #2
 8002cf2:	f043 0202 	orr.w	r2, r3, #2
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fae8 	bl	80032d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	f023 0303 	bic.w	r3, r3, #3
 8002d0e:	f043 0201 	orr.w	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d16:	e001      	b.n	8002d1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Start+0x1a>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0b2      	b.n	8002eb0 <HAL_ADC_Start+0x180>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d018      	beq.n	8002d92 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d70:	4b52      	ldr	r3, [pc, #328]	@ (8002ebc <HAL_ADC_Start+0x18c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a52      	ldr	r2, [pc, #328]	@ (8002ec0 <HAL_ADC_Start+0x190>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0c9a      	lsrs	r2, r3, #18
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d84:	e002      	b.n	8002d8c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f9      	bne.n	8002d86 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d17a      	bne.n	8002e96 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002da8:	f023 0301 	bic.w	r3, r3, #1
 8002dac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d007      	beq.n	8002dd2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dde:	d106      	bne.n	8002dee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de4:	f023 0206 	bic.w	r2, r3, #6
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	645a      	str	r2, [r3, #68]	@ 0x44
 8002dec:	e002      	b.n	8002df4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dfc:	4b31      	ldr	r3, [pc, #196]	@ (8002ec4 <HAL_ADC_Start+0x194>)
 8002dfe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e08:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 031f 	and.w	r3, r3, #31
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d12a      	bne.n	8002e6c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8002ec8 <HAL_ADC_Start+0x198>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d015      	beq.n	8002e4c <HAL_ADC_Start+0x11c>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a29      	ldr	r2, [pc, #164]	@ (8002ecc <HAL_ADC_Start+0x19c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d105      	bne.n	8002e36 <HAL_ADC_Start+0x106>
 8002e2a:	4b26      	ldr	r3, [pc, #152]	@ (8002ec4 <HAL_ADC_Start+0x194>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 031f 	and.w	r3, r3, #31
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00a      	beq.n	8002e4c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a25      	ldr	r2, [pc, #148]	@ (8002ed0 <HAL_ADC_Start+0x1a0>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d136      	bne.n	8002eae <HAL_ADC_Start+0x17e>
 8002e40:	4b20      	ldr	r3, [pc, #128]	@ (8002ec4 <HAL_ADC_Start+0x194>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 0310 	and.w	r3, r3, #16
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d130      	bne.n	8002eae <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d129      	bne.n	8002eae <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e68:	609a      	str	r2, [r3, #8]
 8002e6a:	e020      	b.n	8002eae <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a15      	ldr	r2, [pc, #84]	@ (8002ec8 <HAL_ADC_Start+0x198>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d11b      	bne.n	8002eae <HAL_ADC_Start+0x17e>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d114      	bne.n	8002eae <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	e00b      	b.n	8002eae <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	f043 0210 	orr.w	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	20000048 	.word	0x20000048
 8002ec0:	431bde83 	.word	0x431bde83
 8002ec4:	40012300 	.word	0x40012300
 8002ec8:	40012000 	.word	0x40012000
 8002ecc:	40012100 	.word	0x40012100
 8002ed0:	40012200 	.word	0x40012200

08002ed4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_ADC_Stop+0x16>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e021      	b.n	8002f2e <HAL_ADC_Stop+0x5a>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d109      	bne.n	8002f24 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	f043 0201 	orr.w	r2, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b084      	sub	sp, #16
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
 8002f42:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f56:	d113      	bne.n	8002f80 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f66:	d10b      	bne.n	8002f80 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6c:	f043 0220 	orr.w	r2, r3, #32
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e063      	b.n	8003048 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f80:	f7ff fe62 	bl	8002c48 <HAL_GetTick>
 8002f84:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f86:	e021      	b.n	8002fcc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8e:	d01d      	beq.n	8002fcc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d007      	beq.n	8002fa6 <HAL_ADC_PollForConversion+0x6c>
 8002f96:	f7ff fe57 	bl	8002c48 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d212      	bcs.n	8002fcc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d00b      	beq.n	8002fcc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	f043 0204 	orr.w	r2, r3, #4
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e03d      	b.n	8003048 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d1d6      	bne.n	8002f88 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f06f 0212 	mvn.w	r2, #18
 8002fe2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d123      	bne.n	8003046 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003002:	2b00      	cmp	r3, #0
 8003004:	d11f      	bne.n	8003046 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003010:	2b00      	cmp	r3, #0
 8003012:	d006      	beq.n	8003022 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800301e:	2b00      	cmp	r3, #0
 8003020:	d111      	bne.n	8003046 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d105      	bne.n	8003046 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	f043 0201 	orr.w	r2, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800305e:	4618      	mov	r0, r3
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x1c>
 8003084:	2302      	movs	r3, #2
 8003086:	e113      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x244>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2b09      	cmp	r3, #9
 8003096:	d925      	bls.n	80030e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68d9      	ldr	r1, [r3, #12]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	461a      	mov	r2, r3
 80030a6:	4613      	mov	r3, r2
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	4413      	add	r3, r2
 80030ac:	3b1e      	subs	r3, #30
 80030ae:	2207      	movs	r2, #7
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	43da      	mvns	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	400a      	ands	r2, r1
 80030bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68d9      	ldr	r1, [r3, #12]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	4618      	mov	r0, r3
 80030d0:	4603      	mov	r3, r0
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4403      	add	r3, r0
 80030d6:	3b1e      	subs	r3, #30
 80030d8:	409a      	lsls	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	60da      	str	r2, [r3, #12]
 80030e2:	e022      	b.n	800312a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6919      	ldr	r1, [r3, #16]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	461a      	mov	r2, r3
 80030f2:	4613      	mov	r3, r2
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	4413      	add	r3, r2
 80030f8:	2207      	movs	r2, #7
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43da      	mvns	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	400a      	ands	r2, r1
 8003106:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6919      	ldr	r1, [r3, #16]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	b29b      	uxth	r3, r3
 8003118:	4618      	mov	r0, r3
 800311a:	4603      	mov	r3, r0
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	4403      	add	r3, r0
 8003120:	409a      	lsls	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b06      	cmp	r3, #6
 8003130:	d824      	bhi.n	800317c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	3b05      	subs	r3, #5
 8003144:	221f      	movs	r2, #31
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	43da      	mvns	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	400a      	ands	r2, r1
 8003152:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	b29b      	uxth	r3, r3
 8003160:	4618      	mov	r0, r3
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	4413      	add	r3, r2
 800316c:	3b05      	subs	r3, #5
 800316e:	fa00 f203 	lsl.w	r2, r0, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	430a      	orrs	r2, r1
 8003178:	635a      	str	r2, [r3, #52]	@ 0x34
 800317a:	e04c      	b.n	8003216 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b0c      	cmp	r3, #12
 8003182:	d824      	bhi.n	80031ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4413      	add	r3, r2
 8003194:	3b23      	subs	r3, #35	@ 0x23
 8003196:	221f      	movs	r2, #31
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43da      	mvns	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	400a      	ands	r2, r1
 80031a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	4618      	mov	r0, r3
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	4613      	mov	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4413      	add	r3, r2
 80031be:	3b23      	subs	r3, #35	@ 0x23
 80031c0:	fa00 f203 	lsl.w	r2, r0, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80031cc:	e023      	b.n	8003216 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	3b41      	subs	r3, #65	@ 0x41
 80031e0:	221f      	movs	r2, #31
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	43da      	mvns	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	400a      	ands	r2, r1
 80031ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	4618      	mov	r0, r3
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	3b41      	subs	r3, #65	@ 0x41
 800320a:	fa00 f203 	lsl.w	r2, r0, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003216:	4b29      	ldr	r3, [pc, #164]	@ (80032bc <HAL_ADC_ConfigChannel+0x250>)
 8003218:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a28      	ldr	r2, [pc, #160]	@ (80032c0 <HAL_ADC_ConfigChannel+0x254>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d10f      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1d8>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b12      	cmp	r3, #18
 800322a:	d10b      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1d      	ldr	r2, [pc, #116]	@ (80032c0 <HAL_ADC_ConfigChannel+0x254>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d12b      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x23a>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1c      	ldr	r2, [pc, #112]	@ (80032c4 <HAL_ADC_ConfigChannel+0x258>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d003      	beq.n	8003260 <HAL_ADC_ConfigChannel+0x1f4>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b11      	cmp	r3, #17
 800325e:	d122      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a11      	ldr	r2, [pc, #68]	@ (80032c4 <HAL_ADC_ConfigChannel+0x258>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d111      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003282:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <HAL_ADC_ConfigChannel+0x25c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a11      	ldr	r2, [pc, #68]	@ (80032cc <HAL_ADC_ConfigChannel+0x260>)
 8003288:	fba2 2303 	umull	r2, r3, r2, r3
 800328c:	0c9a      	lsrs	r2, r3, #18
 800328e:	4613      	mov	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4413      	add	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003298:	e002      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	3b01      	subs	r3, #1
 800329e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f9      	bne.n	800329a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	40012300 	.word	0x40012300
 80032c0:	40012000 	.word	0x40012000
 80032c4:	10000012 	.word	0x10000012
 80032c8:	20000048 	.word	0x20000048
 80032cc:	431bde83 	.word	0x431bde83

080032d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032d8:	4b79      	ldr	r3, [pc, #484]	@ (80034c0 <ADC_Init+0x1f0>)
 80032da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	431a      	orrs	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003304:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6859      	ldr	r1, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	021a      	lsls	r2, r3, #8
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003328:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6859      	ldr	r1, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800334a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6899      	ldr	r1, [r3, #8]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003362:	4a58      	ldr	r2, [pc, #352]	@ (80034c4 <ADC_Init+0x1f4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d022      	beq.n	80033ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003376:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6899      	ldr	r1, [r3, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003398:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6899      	ldr	r1, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	609a      	str	r2, [r3, #8]
 80033ac:	e00f      	b.n	80033ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0202 	bic.w	r2, r2, #2
 80033dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6899      	ldr	r1, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	7e1b      	ldrb	r3, [r3, #24]
 80033e8:	005a      	lsls	r2, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01b      	beq.n	8003434 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800340a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800341a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6859      	ldr	r1, [r3, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	3b01      	subs	r3, #1
 8003428:	035a      	lsls	r2, r3, #13
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	605a      	str	r2, [r3, #4]
 8003432:	e007      	b.n	8003444 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003442:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003452:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	3b01      	subs	r3, #1
 8003460:	051a      	lsls	r2, r3, #20
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003478:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6899      	ldr	r1, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003486:	025a      	lsls	r2, r3, #9
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800349e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6899      	ldr	r1, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	029a      	lsls	r2, r3, #10
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	609a      	str	r2, [r3, #8]
}
 80034b4:	bf00      	nop
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	40012300 	.word	0x40012300
 80034c4:	0f000001 	.word	0x0f000001

080034c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034d8:	4b0c      	ldr	r3, [pc, #48]	@ (800350c <__NVIC_SetPriorityGrouping+0x44>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034e4:	4013      	ands	r3, r2
 80034e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034fa:	4a04      	ldr	r2, [pc, #16]	@ (800350c <__NVIC_SetPriorityGrouping+0x44>)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	60d3      	str	r3, [r2, #12]
}
 8003500:	bf00      	nop
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	e000ed00 	.word	0xe000ed00

08003510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003514:	4b04      	ldr	r3, [pc, #16]	@ (8003528 <__NVIC_GetPriorityGrouping+0x18>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	0a1b      	lsrs	r3, r3, #8
 800351a:	f003 0307 	and.w	r3, r3, #7
}
 800351e:	4618      	mov	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000ed00 	.word	0xe000ed00

0800352c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	2b00      	cmp	r3, #0
 800353c:	db0b      	blt.n	8003556 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	f003 021f 	and.w	r2, r3, #31
 8003544:	4907      	ldr	r1, [pc, #28]	@ (8003564 <__NVIC_EnableIRQ+0x38>)
 8003546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	2001      	movs	r0, #1
 800354e:	fa00 f202 	lsl.w	r2, r0, r2
 8003552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	e000e100 	.word	0xe000e100

08003568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	6039      	str	r1, [r7, #0]
 8003572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003578:	2b00      	cmp	r3, #0
 800357a:	db0a      	blt.n	8003592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	b2da      	uxtb	r2, r3
 8003580:	490c      	ldr	r1, [pc, #48]	@ (80035b4 <__NVIC_SetPriority+0x4c>)
 8003582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003586:	0112      	lsls	r2, r2, #4
 8003588:	b2d2      	uxtb	r2, r2
 800358a:	440b      	add	r3, r1
 800358c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003590:	e00a      	b.n	80035a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	b2da      	uxtb	r2, r3
 8003596:	4908      	ldr	r1, [pc, #32]	@ (80035b8 <__NVIC_SetPriority+0x50>)
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	f003 030f 	and.w	r3, r3, #15
 800359e:	3b04      	subs	r3, #4
 80035a0:	0112      	lsls	r2, r2, #4
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	440b      	add	r3, r1
 80035a6:	761a      	strb	r2, [r3, #24]
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	e000e100 	.word	0xe000e100
 80035b8:	e000ed00 	.word	0xe000ed00

080035bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035bc:	b480      	push	{r7}
 80035be:	b089      	sub	sp, #36	@ 0x24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 0307 	and.w	r3, r3, #7
 80035ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f1c3 0307 	rsb	r3, r3, #7
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	bf28      	it	cs
 80035da:	2304      	movcs	r3, #4
 80035dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3304      	adds	r3, #4
 80035e2:	2b06      	cmp	r3, #6
 80035e4:	d902      	bls.n	80035ec <NVIC_EncodePriority+0x30>
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	3b03      	subs	r3, #3
 80035ea:	e000      	b.n	80035ee <NVIC_EncodePriority+0x32>
 80035ec:	2300      	movs	r3, #0
 80035ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035f0:	f04f 32ff 	mov.w	r2, #4294967295
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43da      	mvns	r2, r3
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	401a      	ands	r2, r3
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003604:	f04f 31ff 	mov.w	r1, #4294967295
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	fa01 f303 	lsl.w	r3, r1, r3
 800360e:	43d9      	mvns	r1, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003614:	4313      	orrs	r3, r2
         );
}
 8003616:	4618      	mov	r0, r3
 8003618:	3724      	adds	r7, #36	@ 0x24
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ff4c 	bl	80034c8 <__NVIC_SetPriorityGrouping>
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
 8003644:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800364a:	f7ff ff61 	bl	8003510 <__NVIC_GetPriorityGrouping>
 800364e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	6978      	ldr	r0, [r7, #20]
 8003656:	f7ff ffb1 	bl	80035bc <NVIC_EncodePriority>
 800365a:	4602      	mov	r2, r0
 800365c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003660:	4611      	mov	r1, r2
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff ff80 	bl	8003568 <__NVIC_SetPriority>
}
 8003668:	bf00      	nop
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff ff54 	bl	800352c <__NVIC_EnableIRQ>
}
 8003684:	bf00      	nop
 8003686:	3708      	adds	r7, #8
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800368c:	b480      	push	{r7}
 800368e:	b089      	sub	sp, #36	@ 0x24
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800369e:	2300      	movs	r3, #0
 80036a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036a2:	2300      	movs	r3, #0
 80036a4:	61fb      	str	r3, [r7, #28]
 80036a6:	e165      	b.n	8003974 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036a8:	2201      	movs	r2, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	f040 8154 	bne.w	800396e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d005      	beq.n	80036de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d130      	bne.n	8003740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	2203      	movs	r2, #3
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003714:	2201      	movs	r2, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 0201 	and.w	r2, r3, #1
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	2b03      	cmp	r3, #3
 800374a:	d017      	beq.n	800377c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4013      	ands	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d123      	bne.n	80037d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	08da      	lsrs	r2, r3, #3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3208      	adds	r2, #8
 8003790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	220f      	movs	r2, #15
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	08da      	lsrs	r2, r3, #3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3208      	adds	r2, #8
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	2203      	movs	r2, #3
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0203 	and.w	r2, r3, #3
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 80ae 	beq.w	800396e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	4b5d      	ldr	r3, [pc, #372]	@ (800398c <HAL_GPIO_Init+0x300>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	4a5c      	ldr	r2, [pc, #368]	@ (800398c <HAL_GPIO_Init+0x300>)
 800381c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003820:	6453      	str	r3, [r2, #68]	@ 0x44
 8003822:	4b5a      	ldr	r3, [pc, #360]	@ (800398c <HAL_GPIO_Init+0x300>)
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800382e:	4a58      	ldr	r2, [pc, #352]	@ (8003990 <HAL_GPIO_Init+0x304>)
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	089b      	lsrs	r3, r3, #2
 8003834:	3302      	adds	r3, #2
 8003836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	220f      	movs	r2, #15
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43db      	mvns	r3, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	4013      	ands	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a4f      	ldr	r2, [pc, #316]	@ (8003994 <HAL_GPIO_Init+0x308>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d025      	beq.n	80038a6 <HAL_GPIO_Init+0x21a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a4e      	ldr	r2, [pc, #312]	@ (8003998 <HAL_GPIO_Init+0x30c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d01f      	beq.n	80038a2 <HAL_GPIO_Init+0x216>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a4d      	ldr	r2, [pc, #308]	@ (800399c <HAL_GPIO_Init+0x310>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d019      	beq.n	800389e <HAL_GPIO_Init+0x212>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a4c      	ldr	r2, [pc, #304]	@ (80039a0 <HAL_GPIO_Init+0x314>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d013      	beq.n	800389a <HAL_GPIO_Init+0x20e>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a4b      	ldr	r2, [pc, #300]	@ (80039a4 <HAL_GPIO_Init+0x318>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d00d      	beq.n	8003896 <HAL_GPIO_Init+0x20a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a4a      	ldr	r2, [pc, #296]	@ (80039a8 <HAL_GPIO_Init+0x31c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d007      	beq.n	8003892 <HAL_GPIO_Init+0x206>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a49      	ldr	r2, [pc, #292]	@ (80039ac <HAL_GPIO_Init+0x320>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d101      	bne.n	800388e <HAL_GPIO_Init+0x202>
 800388a:	2306      	movs	r3, #6
 800388c:	e00c      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 800388e:	2307      	movs	r3, #7
 8003890:	e00a      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 8003892:	2305      	movs	r3, #5
 8003894:	e008      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 8003896:	2304      	movs	r3, #4
 8003898:	e006      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 800389a:	2303      	movs	r3, #3
 800389c:	e004      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 800389e:	2302      	movs	r3, #2
 80038a0:	e002      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_GPIO_Init+0x21c>
 80038a6:	2300      	movs	r3, #0
 80038a8:	69fa      	ldr	r2, [r7, #28]
 80038aa:	f002 0203 	and.w	r2, r2, #3
 80038ae:	0092      	lsls	r2, r2, #2
 80038b0:	4093      	lsls	r3, r2
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038b8:	4935      	ldr	r1, [pc, #212]	@ (8003990 <HAL_GPIO_Init+0x304>)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3302      	adds	r3, #2
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038c6:	4b3a      	ldr	r3, [pc, #232]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ea:	4a31      	ldr	r2, [pc, #196]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038f0:	4b2f      	ldr	r3, [pc, #188]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003914:	4a26      	ldr	r2, [pc, #152]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800391a:	4b25      	ldr	r3, [pc, #148]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800393e:	4a1c      	ldr	r2, [pc, #112]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003944:	4b1a      	ldr	r3, [pc, #104]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003968:	4a11      	ldr	r2, [pc, #68]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3301      	adds	r3, #1
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	2b0f      	cmp	r3, #15
 8003978:	f67f ae96 	bls.w	80036a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40023800 	.word	0x40023800
 8003990:	40013800 	.word	0x40013800
 8003994:	40020000 	.word	0x40020000
 8003998:	40020400 	.word	0x40020400
 800399c:	40020800 	.word	0x40020800
 80039a0:	40020c00 	.word	0x40020c00
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40021400 	.word	0x40021400
 80039ac:	40021800 	.word	0x40021800
 80039b0:	40013c00 	.word	0x40013c00

080039b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	887b      	ldrh	r3, [r7, #2]
 80039c6:	4013      	ands	r3, r2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d002      	beq.n	80039d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039cc:	2301      	movs	r3, #1
 80039ce:	73fb      	strb	r3, [r7, #15]
 80039d0:	e001      	b.n	80039d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039d2:	2300      	movs	r3, #0
 80039d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	807b      	strh	r3, [r7, #2]
 80039f0:	4613      	mov	r3, r2
 80039f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f4:	787b      	ldrb	r3, [r7, #1]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039fa:	887a      	ldrh	r2, [r7, #2]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a00:	e003      	b.n	8003a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a02:	887b      	ldrh	r3, [r7, #2]
 8003a04:	041a      	lsls	r2, r3, #16
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	619a      	str	r2, [r3, #24]
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e0cc      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a2c:	4b68      	ldr	r3, [pc, #416]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 030f 	and.w	r3, r3, #15
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d90c      	bls.n	8003a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a3a:	4b65      	ldr	r3, [pc, #404]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a42:	4b63      	ldr	r3, [pc, #396]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0b8      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d020      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a6c:	4b59      	ldr	r3, [pc, #356]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	4a58      	ldr	r2, [pc, #352]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0308 	and.w	r3, r3, #8
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a84:	4b53      	ldr	r3, [pc, #332]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	4a52      	ldr	r2, [pc, #328]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a90:	4b50      	ldr	r3, [pc, #320]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	494d      	ldr	r1, [pc, #308]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d044      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d107      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab6:	4b47      	ldr	r3, [pc, #284]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d119      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e07f      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d003      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e06f      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e067      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003af6:	4b37      	ldr	r3, [pc, #220]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f023 0203 	bic.w	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4934      	ldr	r1, [pc, #208]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b08:	f7ff f89e 	bl	8002c48 <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b10:	f7ff f89a 	bl	8002c48 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e04f      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b26:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 020c 	and.w	r2, r3, #12
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d1eb      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b38:	4b25      	ldr	r3, [pc, #148]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 030f 	and.w	r3, r3, #15
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d20c      	bcs.n	8003b60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b46:	4b22      	ldr	r3, [pc, #136]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4e:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d001      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e032      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b6c:	4b19      	ldr	r3, [pc, #100]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	4916      	ldr	r1, [pc, #88]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b8a:	4b12      	ldr	r3, [pc, #72]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	490e      	ldr	r1, [pc, #56]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b9e:	f000 f887 	bl	8003cb0 <HAL_RCC_GetSysClockFreq>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	091b      	lsrs	r3, r3, #4
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	490a      	ldr	r1, [pc, #40]	@ (8003bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003bb0:	5ccb      	ldrb	r3, [r1, r3]
 8003bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb6:	4a09      	ldr	r2, [pc, #36]	@ (8003bdc <HAL_RCC_ClockConfig+0x1c4>)
 8003bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003bba:	4b09      	ldr	r3, [pc, #36]	@ (8003be0 <HAL_RCC_ClockConfig+0x1c8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fbce 	bl	8002360 <HAL_InitTick>

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40023c00 	.word	0x40023c00
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	0800ba34 	.word	0x0800ba34
 8003bdc:	20000048 	.word	0x20000048
 8003be0:	2000004c 	.word	0x2000004c

08003be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be8:	4b03      	ldr	r3, [pc, #12]	@ (8003bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bea:	681b      	ldr	r3, [r3, #0]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	20000048 	.word	0x20000048

08003bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c00:	f7ff fff0 	bl	8003be4 <HAL_RCC_GetHCLKFreq>
 8003c04:	4602      	mov	r2, r0
 8003c06:	4b05      	ldr	r3, [pc, #20]	@ (8003c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	0a9b      	lsrs	r3, r3, #10
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	4903      	ldr	r1, [pc, #12]	@ (8003c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c12:	5ccb      	ldrb	r3, [r1, r3]
 8003c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40023800 	.word	0x40023800
 8003c20:	0800ba44 	.word	0x0800ba44

08003c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c28:	f7ff ffdc 	bl	8003be4 <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0b5b      	lsrs	r3, r3, #13
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4903      	ldr	r1, [pc, #12]	@ (8003c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40023800 	.word	0x40023800
 8003c48:	0800ba44 	.word	0x0800ba44

08003c4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	220f      	movs	r2, #15
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c5c:	4b12      	ldr	r3, [pc, #72]	@ (8003ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 0203 	and.w	r2, r3, #3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c68:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003c80:	4b09      	ldr	r3, [pc, #36]	@ (8003ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	08db      	lsrs	r3, r3, #3
 8003c86:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c8e:	4b07      	ldr	r3, [pc, #28]	@ (8003cac <HAL_RCC_GetClockConfig+0x60>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 020f 	and.w	r2, r3, #15
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	601a      	str	r2, [r3, #0]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40023800 	.word	0x40023800
 8003cac:	40023c00 	.word	0x40023c00

08003cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cb4:	b0ae      	sub	sp, #184	@ 0xb8
 8003cb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cd6:	4bcb      	ldr	r3, [pc, #812]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	2b0c      	cmp	r3, #12
 8003ce0:	f200 8206 	bhi.w	80040f0 <HAL_RCC_GetSysClockFreq+0x440>
 8003ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cec <HAL_RCC_GetSysClockFreq+0x3c>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003d21 	.word	0x08003d21
 8003cf0:	080040f1 	.word	0x080040f1
 8003cf4:	080040f1 	.word	0x080040f1
 8003cf8:	080040f1 	.word	0x080040f1
 8003cfc:	08003d29 	.word	0x08003d29
 8003d00:	080040f1 	.word	0x080040f1
 8003d04:	080040f1 	.word	0x080040f1
 8003d08:	080040f1 	.word	0x080040f1
 8003d0c:	08003d31 	.word	0x08003d31
 8003d10:	080040f1 	.word	0x080040f1
 8003d14:	080040f1 	.word	0x080040f1
 8003d18:	080040f1 	.word	0x080040f1
 8003d1c:	08003f21 	.word	0x08003f21
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d20:	4bb9      	ldr	r3, [pc, #740]	@ (8004008 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d26:	e1e7      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d28:	4bb8      	ldr	r3, [pc, #736]	@ (800400c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d2e:	e1e3      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d30:	4bb4      	ldr	r3, [pc, #720]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d3c:	4bb1      	ldr	r3, [pc, #708]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d071      	beq.n	8003e2c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d48:	4bae      	ldr	r3, [pc, #696]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	099b      	lsrs	r3, r3, #6
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d54:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d64:	2300      	movs	r3, #0
 8003d66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d6e:	4622      	mov	r2, r4
 8003d70:	462b      	mov	r3, r5
 8003d72:	f04f 0000 	mov.w	r0, #0
 8003d76:	f04f 0100 	mov.w	r1, #0
 8003d7a:	0159      	lsls	r1, r3, #5
 8003d7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d80:	0150      	lsls	r0, r2, #5
 8003d82:	4602      	mov	r2, r0
 8003d84:	460b      	mov	r3, r1
 8003d86:	4621      	mov	r1, r4
 8003d88:	1a51      	subs	r1, r2, r1
 8003d8a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d92:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003da0:	4649      	mov	r1, r9
 8003da2:	018b      	lsls	r3, r1, #6
 8003da4:	4641      	mov	r1, r8
 8003da6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003daa:	4641      	mov	r1, r8
 8003dac:	018a      	lsls	r2, r1, #6
 8003dae:	4641      	mov	r1, r8
 8003db0:	1a51      	subs	r1, r2, r1
 8003db2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003db4:	4649      	mov	r1, r9
 8003db6:	eb63 0301 	sbc.w	r3, r3, r1
 8003dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003dc8:	4649      	mov	r1, r9
 8003dca:	00cb      	lsls	r3, r1, #3
 8003dcc:	4641      	mov	r1, r8
 8003dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dd2:	4641      	mov	r1, r8
 8003dd4:	00ca      	lsls	r2, r1, #3
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4603      	mov	r3, r0
 8003ddc:	4622      	mov	r2, r4
 8003dde:	189b      	adds	r3, r3, r2
 8003de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003de2:	462b      	mov	r3, r5
 8003de4:	460a      	mov	r2, r1
 8003de6:	eb42 0303 	adc.w	r3, r2, r3
 8003dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003df8:	4629      	mov	r1, r5
 8003dfa:	024b      	lsls	r3, r1, #9
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e02:	4621      	mov	r1, r4
 8003e04:	024a      	lsls	r2, r1, #9
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e18:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003e1c:	f7fc ff64 	bl	8000ce8 <__aeabi_uldivmod>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	4613      	mov	r3, r2
 8003e26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e2a:	e067      	b.n	8003efc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e2c:	4b75      	ldr	r3, [pc, #468]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e38:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003e3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e46:	2300      	movs	r3, #0
 8003e48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e4a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003e4e:	4622      	mov	r2, r4
 8003e50:	462b      	mov	r3, r5
 8003e52:	f04f 0000 	mov.w	r0, #0
 8003e56:	f04f 0100 	mov.w	r1, #0
 8003e5a:	0159      	lsls	r1, r3, #5
 8003e5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e60:	0150      	lsls	r0, r2, #5
 8003e62:	4602      	mov	r2, r0
 8003e64:	460b      	mov	r3, r1
 8003e66:	4621      	mov	r1, r4
 8003e68:	1a51      	subs	r1, r2, r1
 8003e6a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e6c:	4629      	mov	r1, r5
 8003e6e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003e80:	4649      	mov	r1, r9
 8003e82:	018b      	lsls	r3, r1, #6
 8003e84:	4641      	mov	r1, r8
 8003e86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e8a:	4641      	mov	r1, r8
 8003e8c:	018a      	lsls	r2, r1, #6
 8003e8e:	4641      	mov	r1, r8
 8003e90:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e94:	4649      	mov	r1, r9
 8003e96:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ea6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003eaa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003eae:	4692      	mov	sl, r2
 8003eb0:	469b      	mov	fp, r3
 8003eb2:	4623      	mov	r3, r4
 8003eb4:	eb1a 0303 	adds.w	r3, sl, r3
 8003eb8:	623b      	str	r3, [r7, #32]
 8003eba:	462b      	mov	r3, r5
 8003ebc:	eb4b 0303 	adc.w	r3, fp, r3
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	f04f 0300 	mov.w	r3, #0
 8003eca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003ece:	4629      	mov	r1, r5
 8003ed0:	028b      	lsls	r3, r1, #10
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ed8:	4621      	mov	r1, r4
 8003eda:	028a      	lsls	r2, r1, #10
 8003edc:	4610      	mov	r0, r2
 8003ede:	4619      	mov	r1, r3
 8003ee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ee8:	677a      	str	r2, [r7, #116]	@ 0x74
 8003eea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003eee:	f7fc fefb 	bl	8000ce8 <__aeabi_uldivmod>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003efc:	4b41      	ldr	r3, [pc, #260]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	3301      	adds	r3, #1
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003f0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f1e:	e0eb      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f20:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f2c:	4b35      	ldr	r3, [pc, #212]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d06b      	beq.n	8004010 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f38:	4b32      	ldr	r3, [pc, #200]	@ (8004004 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	099b      	lsrs	r3, r3, #6
 8003f3e:	2200      	movs	r2, #0
 8003f40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003f54:	4622      	mov	r2, r4
 8003f56:	462b      	mov	r3, r5
 8003f58:	f04f 0000 	mov.w	r0, #0
 8003f5c:	f04f 0100 	mov.w	r1, #0
 8003f60:	0159      	lsls	r1, r3, #5
 8003f62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f66:	0150      	lsls	r0, r2, #5
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	1a51      	subs	r1, r2, r1
 8003f70:	61b9      	str	r1, [r7, #24]
 8003f72:	4629      	mov	r1, r5
 8003f74:	eb63 0301 	sbc.w	r3, r3, r1
 8003f78:	61fb      	str	r3, [r7, #28]
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	f04f 0300 	mov.w	r3, #0
 8003f82:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003f86:	4659      	mov	r1, fp
 8003f88:	018b      	lsls	r3, r1, #6
 8003f8a:	4651      	mov	r1, sl
 8003f8c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f90:	4651      	mov	r1, sl
 8003f92:	018a      	lsls	r2, r1, #6
 8003f94:	4651      	mov	r1, sl
 8003f96:	ebb2 0801 	subs.w	r8, r2, r1
 8003f9a:	4659      	mov	r1, fp
 8003f9c:	eb63 0901 	sbc.w	r9, r3, r1
 8003fa0:	f04f 0200 	mov.w	r2, #0
 8003fa4:	f04f 0300 	mov.w	r3, #0
 8003fa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fb4:	4690      	mov	r8, r2
 8003fb6:	4699      	mov	r9, r3
 8003fb8:	4623      	mov	r3, r4
 8003fba:	eb18 0303 	adds.w	r3, r8, r3
 8003fbe:	613b      	str	r3, [r7, #16]
 8003fc0:	462b      	mov	r3, r5
 8003fc2:	eb49 0303 	adc.w	r3, r9, r3
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003fd4:	4629      	mov	r1, r5
 8003fd6:	024b      	lsls	r3, r1, #9
 8003fd8:	4621      	mov	r1, r4
 8003fda:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fde:	4621      	mov	r1, r4
 8003fe0:	024a      	lsls	r2, r1, #9
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fea:	2200      	movs	r2, #0
 8003fec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003ff0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ff4:	f7fc fe78 	bl	8000ce8 <__aeabi_uldivmod>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004002:	e065      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x420>
 8004004:	40023800 	.word	0x40023800
 8004008:	00f42400 	.word	0x00f42400
 800400c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004010:	4b3d      	ldr	r3, [pc, #244]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x458>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	099b      	lsrs	r3, r3, #6
 8004016:	2200      	movs	r2, #0
 8004018:	4618      	mov	r0, r3
 800401a:	4611      	mov	r1, r2
 800401c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004020:	653b      	str	r3, [r7, #80]	@ 0x50
 8004022:	2300      	movs	r3, #0
 8004024:	657b      	str	r3, [r7, #84]	@ 0x54
 8004026:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800402a:	4642      	mov	r2, r8
 800402c:	464b      	mov	r3, r9
 800402e:	f04f 0000 	mov.w	r0, #0
 8004032:	f04f 0100 	mov.w	r1, #0
 8004036:	0159      	lsls	r1, r3, #5
 8004038:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800403c:	0150      	lsls	r0, r2, #5
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4641      	mov	r1, r8
 8004044:	1a51      	subs	r1, r2, r1
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	4649      	mov	r1, r9
 800404a:	eb63 0301 	sbc.w	r3, r3, r1
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	f04f 0200 	mov.w	r2, #0
 8004054:	f04f 0300 	mov.w	r3, #0
 8004058:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800405c:	4659      	mov	r1, fp
 800405e:	018b      	lsls	r3, r1, #6
 8004060:	4651      	mov	r1, sl
 8004062:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004066:	4651      	mov	r1, sl
 8004068:	018a      	lsls	r2, r1, #6
 800406a:	4651      	mov	r1, sl
 800406c:	1a54      	subs	r4, r2, r1
 800406e:	4659      	mov	r1, fp
 8004070:	eb63 0501 	sbc.w	r5, r3, r1
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	00eb      	lsls	r3, r5, #3
 800407e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004082:	00e2      	lsls	r2, r4, #3
 8004084:	4614      	mov	r4, r2
 8004086:	461d      	mov	r5, r3
 8004088:	4643      	mov	r3, r8
 800408a:	18e3      	adds	r3, r4, r3
 800408c:	603b      	str	r3, [r7, #0]
 800408e:	464b      	mov	r3, r9
 8004090:	eb45 0303 	adc.w	r3, r5, r3
 8004094:	607b      	str	r3, [r7, #4]
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040a2:	4629      	mov	r1, r5
 80040a4:	028b      	lsls	r3, r1, #10
 80040a6:	4621      	mov	r1, r4
 80040a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040ac:	4621      	mov	r1, r4
 80040ae:	028a      	lsls	r2, r1, #10
 80040b0:	4610      	mov	r0, r2
 80040b2:	4619      	mov	r1, r3
 80040b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040b8:	2200      	movs	r2, #0
 80040ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040bc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80040be:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040c2:	f7fc fe11 	bl	8000ce8 <__aeabi_uldivmod>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4613      	mov	r3, r2
 80040cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80040d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004108 <HAL_RCC_GetSysClockFreq+0x458>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	0f1b      	lsrs	r3, r3, #28
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80040de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040ee:	e003      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040f0:	4b06      	ldr	r3, [pc, #24]	@ (800410c <HAL_RCC_GetSysClockFreq+0x45c>)
 80040f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	37b8      	adds	r7, #184	@ 0xb8
 8004100:	46bd      	mov	sp, r7
 8004102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004106:	bf00      	nop
 8004108:	40023800 	.word	0x40023800
 800410c:	00f42400 	.word	0x00f42400

08004110 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e28d      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8083 	beq.w	8004236 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004130:	4b94      	ldr	r3, [pc, #592]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 030c 	and.w	r3, r3, #12
 8004138:	2b04      	cmp	r3, #4
 800413a:	d019      	beq.n	8004170 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800413c:	4b91      	ldr	r3, [pc, #580]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 030c 	and.w	r3, r3, #12
        || \
 8004144:	2b08      	cmp	r3, #8
 8004146:	d106      	bne.n	8004156 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004148:	4b8e      	ldr	r3, [pc, #568]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004150:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004154:	d00c      	beq.n	8004170 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004156:	4b8b      	ldr	r3, [pc, #556]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800415e:	2b0c      	cmp	r3, #12
 8004160:	d112      	bne.n	8004188 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004162:	4b88      	ldr	r3, [pc, #544]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800416a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800416e:	d10b      	bne.n	8004188 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004170:	4b84      	ldr	r3, [pc, #528]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d05b      	beq.n	8004234 <HAL_RCC_OscConfig+0x124>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d157      	bne.n	8004234 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e25a      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004190:	d106      	bne.n	80041a0 <HAL_RCC_OscConfig+0x90>
 8004192:	4b7c      	ldr	r3, [pc, #496]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a7b      	ldr	r2, [pc, #492]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	e01d      	b.n	80041dc <HAL_RCC_OscConfig+0xcc>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041a8:	d10c      	bne.n	80041c4 <HAL_RCC_OscConfig+0xb4>
 80041aa:	4b76      	ldr	r3, [pc, #472]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a75      	ldr	r2, [pc, #468]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	4b73      	ldr	r3, [pc, #460]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a72      	ldr	r2, [pc, #456]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c0:	6013      	str	r3, [r2, #0]
 80041c2:	e00b      	b.n	80041dc <HAL_RCC_OscConfig+0xcc>
 80041c4:	4b6f      	ldr	r3, [pc, #444]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a6e      	ldr	r2, [pc, #440]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	4b6c      	ldr	r3, [pc, #432]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80041d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d013      	beq.n	800420c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e4:	f7fe fd30 	bl	8002c48 <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ec:	f7fe fd2c 	bl	8002c48 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b64      	cmp	r3, #100	@ 0x64
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e21f      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041fe:	4b61      	ldr	r3, [pc, #388]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0f0      	beq.n	80041ec <HAL_RCC_OscConfig+0xdc>
 800420a:	e014      	b.n	8004236 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420c:	f7fe fd1c 	bl	8002c48 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004214:	f7fe fd18 	bl	8002c48 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b64      	cmp	r3, #100	@ 0x64
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e20b      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004226:	4b57      	ldr	r3, [pc, #348]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1f0      	bne.n	8004214 <HAL_RCC_OscConfig+0x104>
 8004232:	e000      	b.n	8004236 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d06f      	beq.n	8004322 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004242:	4b50      	ldr	r3, [pc, #320]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	2b00      	cmp	r3, #0
 800424c:	d017      	beq.n	800427e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800424e:	4b4d      	ldr	r3, [pc, #308]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 030c 	and.w	r3, r3, #12
        || \
 8004256:	2b08      	cmp	r3, #8
 8004258:	d105      	bne.n	8004266 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800425a:	4b4a      	ldr	r3, [pc, #296]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00b      	beq.n	800427e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004266:	4b47      	ldr	r3, [pc, #284]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800426e:	2b0c      	cmp	r3, #12
 8004270:	d11c      	bne.n	80042ac <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004272:	4b44      	ldr	r3, [pc, #272]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d116      	bne.n	80042ac <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427e:	4b41      	ldr	r3, [pc, #260]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d005      	beq.n	8004296 <HAL_RCC_OscConfig+0x186>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d001      	beq.n	8004296 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e1d3      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004296:	4b3b      	ldr	r3, [pc, #236]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	4937      	ldr	r1, [pc, #220]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042aa:	e03a      	b.n	8004322 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d020      	beq.n	80042f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042b4:	4b34      	ldr	r3, [pc, #208]	@ (8004388 <HAL_RCC_OscConfig+0x278>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ba:	f7fe fcc5 	bl	8002c48 <HAL_GetTick>
 80042be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c0:	e008      	b.n	80042d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c2:	f7fe fcc1 	bl	8002c48 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e1b4      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0f0      	beq.n	80042c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e0:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	4925      	ldr	r1, [pc, #148]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	600b      	str	r3, [r1, #0]
 80042f4:	e015      	b.n	8004322 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042f6:	4b24      	ldr	r3, [pc, #144]	@ (8004388 <HAL_RCC_OscConfig+0x278>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fc:	f7fe fca4 	bl	8002c48 <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004304:	f7fe fca0 	bl	8002c48 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e193      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004316:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f0      	bne.n	8004304 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d036      	beq.n	800439c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d016      	beq.n	8004364 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004336:	4b15      	ldr	r3, [pc, #84]	@ (800438c <HAL_RCC_OscConfig+0x27c>)
 8004338:	2201      	movs	r2, #1
 800433a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433c:	f7fe fc84 	bl	8002c48 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004344:	f7fe fc80 	bl	8002c48 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e173      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004356:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <HAL_RCC_OscConfig+0x274>)
 8004358:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f0      	beq.n	8004344 <HAL_RCC_OscConfig+0x234>
 8004362:	e01b      	b.n	800439c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004364:	4b09      	ldr	r3, [pc, #36]	@ (800438c <HAL_RCC_OscConfig+0x27c>)
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436a:	f7fe fc6d 	bl	8002c48 <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004370:	e00e      	b.n	8004390 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004372:	f7fe fc69 	bl	8002c48 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d907      	bls.n	8004390 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e15c      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
 8004384:	40023800 	.word	0x40023800
 8004388:	42470000 	.word	0x42470000
 800438c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004390:	4b8a      	ldr	r3, [pc, #552]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004392:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1ea      	bne.n	8004372 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 8097 	beq.w	80044d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043aa:	2300      	movs	r3, #0
 80043ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ae:	4b83      	ldr	r3, [pc, #524]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10f      	bne.n	80043da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ba:	2300      	movs	r3, #0
 80043bc:	60bb      	str	r3, [r7, #8]
 80043be:	4b7f      	ldr	r3, [pc, #508]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	4a7e      	ldr	r2, [pc, #504]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80043c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ca:	4b7c      	ldr	r3, [pc, #496]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80043cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043d2:	60bb      	str	r3, [r7, #8]
 80043d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d6:	2301      	movs	r3, #1
 80043d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043da:	4b79      	ldr	r3, [pc, #484]	@ (80045c0 <HAL_RCC_OscConfig+0x4b0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d118      	bne.n	8004418 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043e6:	4b76      	ldr	r3, [pc, #472]	@ (80045c0 <HAL_RCC_OscConfig+0x4b0>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a75      	ldr	r2, [pc, #468]	@ (80045c0 <HAL_RCC_OscConfig+0x4b0>)
 80043ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043f2:	f7fe fc29 	bl	8002c48 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043fa:	f7fe fc25 	bl	8002c48 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e118      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440c:	4b6c      	ldr	r3, [pc, #432]	@ (80045c0 <HAL_RCC_OscConfig+0x4b0>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d106      	bne.n	800442e <HAL_RCC_OscConfig+0x31e>
 8004420:	4b66      	ldr	r3, [pc, #408]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004424:	4a65      	ldr	r2, [pc, #404]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	6713      	str	r3, [r2, #112]	@ 0x70
 800442c:	e01c      	b.n	8004468 <HAL_RCC_OscConfig+0x358>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	2b05      	cmp	r3, #5
 8004434:	d10c      	bne.n	8004450 <HAL_RCC_OscConfig+0x340>
 8004436:	4b61      	ldr	r3, [pc, #388]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443a:	4a60      	ldr	r2, [pc, #384]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 800443c:	f043 0304 	orr.w	r3, r3, #4
 8004440:	6713      	str	r3, [r2, #112]	@ 0x70
 8004442:	4b5e      	ldr	r3, [pc, #376]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004446:	4a5d      	ldr	r2, [pc, #372]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004448:	f043 0301 	orr.w	r3, r3, #1
 800444c:	6713      	str	r3, [r2, #112]	@ 0x70
 800444e:	e00b      	b.n	8004468 <HAL_RCC_OscConfig+0x358>
 8004450:	4b5a      	ldr	r3, [pc, #360]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004454:	4a59      	ldr	r2, [pc, #356]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	6713      	str	r3, [r2, #112]	@ 0x70
 800445c:	4b57      	ldr	r3, [pc, #348]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 800445e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004460:	4a56      	ldr	r2, [pc, #344]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004462:	f023 0304 	bic.w	r3, r3, #4
 8004466:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d015      	beq.n	800449c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004470:	f7fe fbea 	bl	8002c48 <HAL_GetTick>
 8004474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004476:	e00a      	b.n	800448e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004478:	f7fe fbe6 	bl	8002c48 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004486:	4293      	cmp	r3, r2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e0d7      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448e:	4b4b      	ldr	r3, [pc, #300]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0ee      	beq.n	8004478 <HAL_RCC_OscConfig+0x368>
 800449a:	e014      	b.n	80044c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449c:	f7fe fbd4 	bl	8002c48 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044a2:	e00a      	b.n	80044ba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a4:	f7fe fbd0 	bl	8002c48 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e0c1      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ba:	4b40      	ldr	r3, [pc, #256]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80044bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1ee      	bne.n	80044a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044c6:	7dfb      	ldrb	r3, [r7, #23]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d105      	bne.n	80044d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044cc:	4b3b      	ldr	r3, [pc, #236]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80044ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d0:	4a3a      	ldr	r2, [pc, #232]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80044d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 80ad 	beq.w	800463c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044e2:	4b36      	ldr	r3, [pc, #216]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d060      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d145      	bne.n	8004582 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f6:	4b33      	ldr	r3, [pc, #204]	@ (80045c4 <HAL_RCC_OscConfig+0x4b4>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fc:	f7fe fba4 	bl	8002c48 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004504:	f7fe fba0 	bl	8002c48 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e093      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004516:	4b29      	ldr	r3, [pc, #164]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	69da      	ldr	r2, [r3, #28]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004530:	019b      	lsls	r3, r3, #6
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004538:	085b      	lsrs	r3, r3, #1
 800453a:	3b01      	subs	r3, #1
 800453c:	041b      	lsls	r3, r3, #16
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	061b      	lsls	r3, r3, #24
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454c:	071b      	lsls	r3, r3, #28
 800454e:	491b      	ldr	r1, [pc, #108]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004554:	4b1b      	ldr	r3, [pc, #108]	@ (80045c4 <HAL_RCC_OscConfig+0x4b4>)
 8004556:	2201      	movs	r2, #1
 8004558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455a:	f7fe fb75 	bl	8002c48 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004562:	f7fe fb71 	bl	8002c48 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e064      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004574:	4b11      	ldr	r3, [pc, #68]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x452>
 8004580:	e05c      	b.n	800463c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004582:	4b10      	ldr	r3, [pc, #64]	@ (80045c4 <HAL_RCC_OscConfig+0x4b4>)
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004588:	f7fe fb5e 	bl	8002c48 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004590:	f7fe fb5a 	bl	8002c48 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e04d      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045a2:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <HAL_RCC_OscConfig+0x4ac>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f0      	bne.n	8004590 <HAL_RCC_OscConfig+0x480>
 80045ae:	e045      	b.n	800463c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e040      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
 80045bc:	40023800 	.word	0x40023800
 80045c0:	40007000 	.word	0x40007000
 80045c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004648 <HAL_RCC_OscConfig+0x538>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d030      	beq.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d129      	bne.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d122      	bne.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80045f8:	4013      	ands	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004600:	4293      	cmp	r3, r2
 8004602:	d119      	bne.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800460e:	085b      	lsrs	r3, r3, #1
 8004610:	3b01      	subs	r3, #1
 8004612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004614:	429a      	cmp	r2, r3
 8004616:	d10f      	bne.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004624:	429a      	cmp	r2, r3
 8004626:	d107      	bne.n	8004638 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004632:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004634:	429a      	cmp	r2, r3
 8004636:	d001      	beq.n	800463c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	40023800 	.word	0x40023800

0800464c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e041      	b.n	80046e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fe f932 	bl	80028dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3304      	adds	r3, #4
 8004688:	4619      	mov	r1, r3
 800468a:	4610      	mov	r0, r2
 800468c:	f000 fcca 	bl	8005024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d001      	beq.n	8004704 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e046      	b.n	8004792 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a23      	ldr	r2, [pc, #140]	@ (80047a0 <HAL_TIM_Base_Start+0xb4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d022      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471e:	d01d      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a1f      	ldr	r2, [pc, #124]	@ (80047a4 <HAL_TIM_Base_Start+0xb8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d018      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a1e      	ldr	r2, [pc, #120]	@ (80047a8 <HAL_TIM_Base_Start+0xbc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d013      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a1c      	ldr	r2, [pc, #112]	@ (80047ac <HAL_TIM_Base_Start+0xc0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00e      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a1b      	ldr	r2, [pc, #108]	@ (80047b0 <HAL_TIM_Base_Start+0xc4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d009      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a19      	ldr	r2, [pc, #100]	@ (80047b4 <HAL_TIM_Base_Start+0xc8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d004      	beq.n	800475c <HAL_TIM_Base_Start+0x70>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a18      	ldr	r2, [pc, #96]	@ (80047b8 <HAL_TIM_Base_Start+0xcc>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d111      	bne.n	8004780 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2b06      	cmp	r3, #6
 800476c:	d010      	beq.n	8004790 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	e007      	b.n	8004790 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40010000 	.word	0x40010000
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800
 80047ac:	40000c00 	.word	0x40000c00
 80047b0:	40010400 	.word	0x40010400
 80047b4:	40014000 	.word	0x40014000
 80047b8:	40001800 	.word	0x40001800

080047bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d001      	beq.n	80047d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e04e      	b.n	8004872 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0201 	orr.w	r2, r2, #1
 80047ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a23      	ldr	r2, [pc, #140]	@ (8004880 <HAL_TIM_Base_Start_IT+0xc4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d022      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047fe:	d01d      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a1f      	ldr	r2, [pc, #124]	@ (8004884 <HAL_TIM_Base_Start_IT+0xc8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d018      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a1e      	ldr	r2, [pc, #120]	@ (8004888 <HAL_TIM_Base_Start_IT+0xcc>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d013      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a1c      	ldr	r2, [pc, #112]	@ (800488c <HAL_TIM_Base_Start_IT+0xd0>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d00e      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a1b      	ldr	r2, [pc, #108]	@ (8004890 <HAL_TIM_Base_Start_IT+0xd4>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d009      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a19      	ldr	r2, [pc, #100]	@ (8004894 <HAL_TIM_Base_Start_IT+0xd8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d004      	beq.n	800483c <HAL_TIM_Base_Start_IT+0x80>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a18      	ldr	r2, [pc, #96]	@ (8004898 <HAL_TIM_Base_Start_IT+0xdc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d111      	bne.n	8004860 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b06      	cmp	r3, #6
 800484c:	d010      	beq.n	8004870 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800485e:	e007      	b.n	8004870 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0201 	orr.w	r2, r2, #1
 800486e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40010000 	.word	0x40010000
 8004884:	40000400 	.word	0x40000400
 8004888:	40000800 	.word	0x40000800
 800488c:	40000c00 	.word	0x40000c00
 8004890:	40010400 	.word	0x40010400
 8004894:	40014000 	.word	0x40014000
 8004898:	40001800 	.word	0x40001800

0800489c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e041      	b.n	8004932 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f839 	bl	800493a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 fba2 	bl	8005024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d109      	bne.n	8004974 <HAL_TIM_PWM_Start+0x24>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b01      	cmp	r3, #1
 800496a:	bf14      	ite	ne
 800496c:	2301      	movne	r3, #1
 800496e:	2300      	moveq	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	e022      	b.n	80049ba <HAL_TIM_PWM_Start+0x6a>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b04      	cmp	r3, #4
 8004978:	d109      	bne.n	800498e <HAL_TIM_PWM_Start+0x3e>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b01      	cmp	r3, #1
 8004984:	bf14      	ite	ne
 8004986:	2301      	movne	r3, #1
 8004988:	2300      	moveq	r3, #0
 800498a:	b2db      	uxtb	r3, r3
 800498c:	e015      	b.n	80049ba <HAL_TIM_PWM_Start+0x6a>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b08      	cmp	r3, #8
 8004992:	d109      	bne.n	80049a8 <HAL_TIM_PWM_Start+0x58>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b01      	cmp	r3, #1
 800499e:	bf14      	ite	ne
 80049a0:	2301      	movne	r3, #1
 80049a2:	2300      	moveq	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	e008      	b.n	80049ba <HAL_TIM_PWM_Start+0x6a>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	bf14      	ite	ne
 80049b4:	2301      	movne	r3, #1
 80049b6:	2300      	moveq	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e07c      	b.n	8004abc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d104      	bne.n	80049d2 <HAL_TIM_PWM_Start+0x82>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049d0:	e013      	b.n	80049fa <HAL_TIM_PWM_Start+0xaa>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d104      	bne.n	80049e2 <HAL_TIM_PWM_Start+0x92>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049e0:	e00b      	b.n	80049fa <HAL_TIM_PWM_Start+0xaa>
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d104      	bne.n	80049f2 <HAL_TIM_PWM_Start+0xa2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049f0:	e003      	b.n	80049fa <HAL_TIM_PWM_Start+0xaa>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2202      	movs	r2, #2
 80049f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2201      	movs	r2, #1
 8004a00:	6839      	ldr	r1, [r7, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fdfe 	bl	8005604 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a2d      	ldr	r2, [pc, #180]	@ (8004ac4 <HAL_TIM_PWM_Start+0x174>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <HAL_TIM_PWM_Start+0xcc>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac8 <HAL_TIM_PWM_Start+0x178>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d101      	bne.n	8004a20 <HAL_TIM_PWM_Start+0xd0>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_TIM_PWM_Start+0xd2>
 8004a20:	2300      	movs	r3, #0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a22      	ldr	r2, [pc, #136]	@ (8004ac4 <HAL_TIM_PWM_Start+0x174>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d022      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a48:	d01d      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004acc <HAL_TIM_PWM_Start+0x17c>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d018      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad0 <HAL_TIM_PWM_Start+0x180>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d013      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a1c      	ldr	r2, [pc, #112]	@ (8004ad4 <HAL_TIM_PWM_Start+0x184>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00e      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a16      	ldr	r2, [pc, #88]	@ (8004ac8 <HAL_TIM_PWM_Start+0x178>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d009      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a18      	ldr	r2, [pc, #96]	@ (8004ad8 <HAL_TIM_PWM_Start+0x188>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d004      	beq.n	8004a86 <HAL_TIM_PWM_Start+0x136>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a16      	ldr	r2, [pc, #88]	@ (8004adc <HAL_TIM_PWM_Start+0x18c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d111      	bne.n	8004aaa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2b06      	cmp	r3, #6
 8004a96:	d010      	beq.n	8004aba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa8:	e007      	b.n	8004aba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f042 0201 	orr.w	r2, r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40010400 	.word	0x40010400
 8004acc:	40000400 	.word	0x40000400
 8004ad0:	40000800 	.word	0x40000800
 8004ad4:	40000c00 	.word	0x40000c00
 8004ad8:	40014000 	.word	0x40014000
 8004adc:	40001800 	.word	0x40001800

08004ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d020      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01b      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f06f 0202 	mvn.w	r2, #2
 8004b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	f003 0303 	and.w	r3, r3, #3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fa5b 	bl	8004fe6 <HAL_TIM_IC_CaptureCallback>
 8004b30:	e005      	b.n	8004b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fa4d 	bl	8004fd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 fa5e 	bl	8004ffa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d020      	beq.n	8004b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d01b      	beq.n	8004b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0204 	mvn.w	r2, #4
 8004b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa35 	bl	8004fe6 <HAL_TIM_IC_CaptureCallback>
 8004b7c:	e005      	b.n	8004b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 fa27 	bl	8004fd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 fa38 	bl	8004ffa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d020      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01b      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0208 	mvn.w	r2, #8
 8004bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fa0f 	bl	8004fe6 <HAL_TIM_IC_CaptureCallback>
 8004bc8:	e005      	b.n	8004bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 fa01 	bl	8004fd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 fa12 	bl	8004ffa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d020      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0310 	and.w	r3, r3, #16
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01b      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0210 	mvn.w	r2, #16
 8004bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f9e9 	bl	8004fe6 <HAL_TIM_IC_CaptureCallback>
 8004c14:	e005      	b.n	8004c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f9db 	bl	8004fd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f9ec 	bl	8004ffa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00c      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0201 	mvn.w	r2, #1
 8004c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7fd fb4a 	bl	80022e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00c      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fdc8 	bl	8005800 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d007      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f9bd 	bl	800500e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00c      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f06f 0220 	mvn.w	r2, #32
 8004cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fd9a 	bl	80057ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cb8:	bf00      	nop
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d101      	bne.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004cda:	2302      	movs	r3, #2
 8004cdc:	e0ae      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b0c      	cmp	r3, #12
 8004cea:	f200 809f 	bhi.w	8004e2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004cee:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf4:	08004d29 	.word	0x08004d29
 8004cf8:	08004e2d 	.word	0x08004e2d
 8004cfc:	08004e2d 	.word	0x08004e2d
 8004d00:	08004e2d 	.word	0x08004e2d
 8004d04:	08004d69 	.word	0x08004d69
 8004d08:	08004e2d 	.word	0x08004e2d
 8004d0c:	08004e2d 	.word	0x08004e2d
 8004d10:	08004e2d 	.word	0x08004e2d
 8004d14:	08004dab 	.word	0x08004dab
 8004d18:	08004e2d 	.word	0x08004e2d
 8004d1c:	08004e2d 	.word	0x08004e2d
 8004d20:	08004e2d 	.word	0x08004e2d
 8004d24:	08004deb 	.word	0x08004deb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fa1e 	bl	8005170 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0208 	orr.w	r2, r2, #8
 8004d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0204 	bic.w	r2, r2, #4
 8004d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6999      	ldr	r1, [r3, #24]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	619a      	str	r2, [r3, #24]
      break;
 8004d66:	e064      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fa6e 	bl	8005250 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6999      	ldr	r1, [r3, #24]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	021a      	lsls	r2, r3, #8
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	619a      	str	r2, [r3, #24]
      break;
 8004da8:	e043      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68b9      	ldr	r1, [r7, #8]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fac3 	bl	800533c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69da      	ldr	r2, [r3, #28]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0208 	orr.w	r2, r2, #8
 8004dc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0204 	bic.w	r2, r2, #4
 8004dd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69d9      	ldr	r1, [r3, #28]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	691a      	ldr	r2, [r3, #16]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	61da      	str	r2, [r3, #28]
      break;
 8004de8:	e023      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68b9      	ldr	r1, [r7, #8]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fb17 	bl	8005424 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69da      	ldr	r2, [r3, #28]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69d9      	ldr	r1, [r3, #28]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	021a      	lsls	r2, r3, #8
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	61da      	str	r2, [r3, #28]
      break;
 8004e2a:	e002      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d101      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x1c>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	e0b4      	b.n	8004fca <HAL_TIM_ConfigClockSource+0x186>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e98:	d03e      	beq.n	8004f18 <HAL_TIM_ConfigClockSource+0xd4>
 8004e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e9e:	f200 8087 	bhi.w	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea6:	f000 8086 	beq.w	8004fb6 <HAL_TIM_ConfigClockSource+0x172>
 8004eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eae:	d87f      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb0:	2b70      	cmp	r3, #112	@ 0x70
 8004eb2:	d01a      	beq.n	8004eea <HAL_TIM_ConfigClockSource+0xa6>
 8004eb4:	2b70      	cmp	r3, #112	@ 0x70
 8004eb6:	d87b      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb8:	2b60      	cmp	r3, #96	@ 0x60
 8004eba:	d050      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x11a>
 8004ebc:	2b60      	cmp	r3, #96	@ 0x60
 8004ebe:	d877      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec0:	2b50      	cmp	r3, #80	@ 0x50
 8004ec2:	d03c      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0xfa>
 8004ec4:	2b50      	cmp	r3, #80	@ 0x50
 8004ec6:	d873      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b40      	cmp	r3, #64	@ 0x40
 8004eca:	d058      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x13a>
 8004ecc:	2b40      	cmp	r3, #64	@ 0x40
 8004ece:	d86f      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b30      	cmp	r3, #48	@ 0x30
 8004ed2:	d064      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ed4:	2b30      	cmp	r3, #48	@ 0x30
 8004ed6:	d86b      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d060      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d867      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d05c      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d05a      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ee8:	e062      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004efa:	f000 fb63 	bl	80055c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	609a      	str	r2, [r3, #8]
      break;
 8004f16:	e04f      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f28:	f000 fb4c 	bl	80055c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f3a:	609a      	str	r2, [r3, #8]
      break;
 8004f3c:	e03c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	f000 fac0 	bl	80054d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2150      	movs	r1, #80	@ 0x50
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fb19 	bl	800558e <TIM_ITRx_SetConfig>
      break;
 8004f5c:	e02c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	f000 fadf 	bl	800552e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2160      	movs	r1, #96	@ 0x60
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 fb09 	bl	800558e <TIM_ITRx_SetConfig>
      break;
 8004f7c:	e01c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f000 faa0 	bl	80054d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2140      	movs	r1, #64	@ 0x40
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 faf9 	bl	800558e <TIM_ITRx_SetConfig>
      break;
 8004f9c:	e00c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4610      	mov	r0, r2
 8004faa:	f000 faf0 	bl	800558e <TIM_ITRx_SetConfig>
      break;
 8004fae:	e003      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb4:	e000      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
	...

08005024 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a43      	ldr	r2, [pc, #268]	@ (8005144 <TIM_Base_SetConfig+0x120>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d013      	beq.n	8005064 <TIM_Base_SetConfig+0x40>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005042:	d00f      	beq.n	8005064 <TIM_Base_SetConfig+0x40>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a40      	ldr	r2, [pc, #256]	@ (8005148 <TIM_Base_SetConfig+0x124>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d00b      	beq.n	8005064 <TIM_Base_SetConfig+0x40>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a3f      	ldr	r2, [pc, #252]	@ (800514c <TIM_Base_SetConfig+0x128>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d007      	beq.n	8005064 <TIM_Base_SetConfig+0x40>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a3e      	ldr	r2, [pc, #248]	@ (8005150 <TIM_Base_SetConfig+0x12c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d003      	beq.n	8005064 <TIM_Base_SetConfig+0x40>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a3d      	ldr	r2, [pc, #244]	@ (8005154 <TIM_Base_SetConfig+0x130>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d108      	bne.n	8005076 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800506a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	4313      	orrs	r3, r2
 8005074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a32      	ldr	r2, [pc, #200]	@ (8005144 <TIM_Base_SetConfig+0x120>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d02b      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005084:	d027      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a2f      	ldr	r2, [pc, #188]	@ (8005148 <TIM_Base_SetConfig+0x124>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d023      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a2e      	ldr	r2, [pc, #184]	@ (800514c <TIM_Base_SetConfig+0x128>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d01f      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a2d      	ldr	r2, [pc, #180]	@ (8005150 <TIM_Base_SetConfig+0x12c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d01b      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005154 <TIM_Base_SetConfig+0x130>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d017      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005158 <TIM_Base_SetConfig+0x134>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d013      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a2a      	ldr	r2, [pc, #168]	@ (800515c <TIM_Base_SetConfig+0x138>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d00f      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a29      	ldr	r2, [pc, #164]	@ (8005160 <TIM_Base_SetConfig+0x13c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00b      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a28      	ldr	r2, [pc, #160]	@ (8005164 <TIM_Base_SetConfig+0x140>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d007      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a27      	ldr	r2, [pc, #156]	@ (8005168 <TIM_Base_SetConfig+0x144>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d003      	beq.n	80050d6 <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a26      	ldr	r2, [pc, #152]	@ (800516c <TIM_Base_SetConfig+0x148>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d108      	bne.n	80050e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	689a      	ldr	r2, [r3, #8]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a0e      	ldr	r2, [pc, #56]	@ (8005144 <TIM_Base_SetConfig+0x120>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d003      	beq.n	8005116 <TIM_Base_SetConfig+0xf2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a10      	ldr	r2, [pc, #64]	@ (8005154 <TIM_Base_SetConfig+0x130>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d103      	bne.n	800511e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	691a      	ldr	r2, [r3, #16]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f043 0204 	orr.w	r2, r3, #4
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	601a      	str	r2, [r3, #0]
}
 8005136:	bf00      	nop
 8005138:	3714      	adds	r7, #20
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40010000 	.word	0x40010000
 8005148:	40000400 	.word	0x40000400
 800514c:	40000800 	.word	0x40000800
 8005150:	40000c00 	.word	0x40000c00
 8005154:	40010400 	.word	0x40010400
 8005158:	40014000 	.word	0x40014000
 800515c:	40014400 	.word	0x40014400
 8005160:	40014800 	.word	0x40014800
 8005164:	40001800 	.word	0x40001800
 8005168:	40001c00 	.word	0x40001c00
 800516c:	40002000 	.word	0x40002000

08005170 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a1b      	ldr	r3, [r3, #32]
 800517e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f023 0201 	bic.w	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800519e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0303 	bic.w	r3, r3, #3
 80051a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f023 0302 	bic.w	r3, r3, #2
 80051b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a20      	ldr	r2, [pc, #128]	@ (8005248 <TIM_OC1_SetConfig+0xd8>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d003      	beq.n	80051d4 <TIM_OC1_SetConfig+0x64>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a1f      	ldr	r2, [pc, #124]	@ (800524c <TIM_OC1_SetConfig+0xdc>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d10c      	bne.n	80051ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f023 0308 	bic.w	r3, r3, #8
 80051da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f023 0304 	bic.w	r3, r3, #4
 80051ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a15      	ldr	r2, [pc, #84]	@ (8005248 <TIM_OC1_SetConfig+0xd8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d003      	beq.n	80051fe <TIM_OC1_SetConfig+0x8e>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a14      	ldr	r2, [pc, #80]	@ (800524c <TIM_OC1_SetConfig+0xdc>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d111      	bne.n	8005222 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800520c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	4313      	orrs	r3, r2
 8005216:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	4313      	orrs	r3, r2
 8005220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	697a      	ldr	r2, [r7, #20]
 800523a:	621a      	str	r2, [r3, #32]
}
 800523c:	bf00      	nop
 800523e:	371c      	adds	r7, #28
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	40010000 	.word	0x40010000
 800524c:	40010400 	.word	0x40010400

08005250 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	f023 0210 	bic.w	r2, r3, #16
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800527e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	021b      	lsls	r3, r3, #8
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	f023 0320 	bic.w	r3, r3, #32
 800529a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a22      	ldr	r2, [pc, #136]	@ (8005334 <TIM_OC2_SetConfig+0xe4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d003      	beq.n	80052b8 <TIM_OC2_SetConfig+0x68>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a21      	ldr	r2, [pc, #132]	@ (8005338 <TIM_OC2_SetConfig+0xe8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d10d      	bne.n	80052d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a17      	ldr	r2, [pc, #92]	@ (8005334 <TIM_OC2_SetConfig+0xe4>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d003      	beq.n	80052e4 <TIM_OC2_SetConfig+0x94>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a16      	ldr	r2, [pc, #88]	@ (8005338 <TIM_OC2_SetConfig+0xe8>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d113      	bne.n	800530c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	621a      	str	r2, [r3, #32]
}
 8005326:	bf00      	nop
 8005328:	371c      	adds	r7, #28
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	40010000 	.word	0x40010000
 8005338:	40010400 	.word	0x40010400

0800533c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800533c:	b480      	push	{r7}
 800533e:	b087      	sub	sp, #28
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800536a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0303 	bic.w	r3, r3, #3
 8005372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	021b      	lsls	r3, r3, #8
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	4313      	orrs	r3, r2
 8005390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a21      	ldr	r2, [pc, #132]	@ (800541c <TIM_OC3_SetConfig+0xe0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d003      	beq.n	80053a2 <TIM_OC3_SetConfig+0x66>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a20      	ldr	r2, [pc, #128]	@ (8005420 <TIM_OC3_SetConfig+0xe4>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d10d      	bne.n	80053be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80053a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	021b      	lsls	r3, r3, #8
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a16      	ldr	r2, [pc, #88]	@ (800541c <TIM_OC3_SetConfig+0xe0>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d003      	beq.n	80053ce <TIM_OC3_SetConfig+0x92>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a15      	ldr	r2, [pc, #84]	@ (8005420 <TIM_OC3_SetConfig+0xe4>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d113      	bne.n	80053f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	011b      	lsls	r3, r3, #4
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	621a      	str	r2, [r3, #32]
}
 8005410:	bf00      	nop
 8005412:	371c      	adds	r7, #28
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	40010000 	.word	0x40010000
 8005420:	40010400 	.word	0x40010400

08005424 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800545a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	021b      	lsls	r3, r3, #8
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	4313      	orrs	r3, r2
 8005466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800546e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	031b      	lsls	r3, r3, #12
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	4313      	orrs	r3, r2
 800547a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a12      	ldr	r2, [pc, #72]	@ (80054c8 <TIM_OC4_SetConfig+0xa4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d003      	beq.n	800548c <TIM_OC4_SetConfig+0x68>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a11      	ldr	r2, [pc, #68]	@ (80054cc <TIM_OC4_SetConfig+0xa8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d109      	bne.n	80054a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005492:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	019b      	lsls	r3, r3, #6
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	4313      	orrs	r3, r2
 800549e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	621a      	str	r2, [r3, #32]
}
 80054ba:	bf00      	nop
 80054bc:	371c      	adds	r7, #28
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40010000 	.word	0x40010000
 80054cc:	40010400 	.word	0x40010400

080054d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	f023 0201 	bic.w	r2, r3, #1
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f023 030a 	bic.w	r3, r3, #10
 800550c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	4313      	orrs	r3, r2
 8005514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	621a      	str	r2, [r3, #32]
}
 8005522:	bf00      	nop
 8005524:	371c      	adds	r7, #28
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800552e:	b480      	push	{r7}
 8005530:	b087      	sub	sp, #28
 8005532:	af00      	add	r7, sp, #0
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a1b      	ldr	r3, [r3, #32]
 8005544:	f023 0210 	bic.w	r2, r3, #16
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005558:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	031b      	lsls	r3, r3, #12
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800556a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	621a      	str	r2, [r3, #32]
}
 8005582:	bf00      	nop
 8005584:	371c      	adds	r7, #28
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800558e:	b480      	push	{r7}
 8005590:	b085      	sub	sp, #20
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	f043 0307 	orr.w	r3, r3, #7
 80055b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	609a      	str	r2, [r3, #8]
}
 80055b8:	bf00      	nop
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	021a      	lsls	r2, r3, #8
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	431a      	orrs	r2, r3
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	609a      	str	r2, [r3, #8]
}
 80055f8:	bf00      	nop
 80055fa:	371c      	adds	r7, #28
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f003 031f 	and.w	r3, r3, #31
 8005616:	2201      	movs	r2, #1
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6a1a      	ldr	r2, [r3, #32]
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	43db      	mvns	r3, r3
 8005626:	401a      	ands	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6a1a      	ldr	r2, [r3, #32]
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f003 031f 	and.w	r3, r3, #31
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	fa01 f303 	lsl.w	r3, r1, r3
 800563c:	431a      	orrs	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]
}
 8005642:	bf00      	nop
 8005644:	371c      	adds	r7, #28
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
	...

08005650 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005660:	2b01      	cmp	r3, #1
 8005662:	d101      	bne.n	8005668 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005664:	2302      	movs	r3, #2
 8005666:	e05a      	b.n	800571e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800568e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a21      	ldr	r2, [pc, #132]	@ (800572c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d022      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056b4:	d01d      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d018      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d013      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d00e      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a18      	ldr	r2, [pc, #96]	@ (800573c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d009      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a17      	ldr	r2, [pc, #92]	@ (8005740 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d004      	beq.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a15      	ldr	r2, [pc, #84]	@ (8005744 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d10c      	bne.n	800570c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	68ba      	ldr	r2, [r7, #8]
 8005700:	4313      	orrs	r3, r2
 8005702:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40010000 	.word	0x40010000
 8005730:	40000400 	.word	0x40000400
 8005734:	40000800 	.word	0x40000800
 8005738:	40000c00 	.word	0x40000c00
 800573c:	40010400 	.word	0x40010400
 8005740:	40014000 	.word	0x40014000
 8005744:	40001800 	.word	0x40001800

08005748 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005760:	2302      	movs	r3, #2
 8005762:	e03d      	b.n	80057e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	4313      	orrs	r3, r2
 8005786:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e042      	b.n	80058ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f7fd f928 	bl	8002a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2224      	movs	r2, #36	@ 0x24
 8005844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005856:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 fa09 	bl	8005c70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	691a      	ldr	r2, [r3, #16]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800586c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695a      	ldr	r2, [r3, #20]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800587c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68da      	ldr	r2, [r3, #12]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800588c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2220      	movs	r2, #32
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3708      	adds	r7, #8
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08a      	sub	sp, #40	@ 0x28
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	603b      	str	r3, [r7, #0]
 80058c0:	4613      	mov	r3, r2
 80058c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	d175      	bne.n	80059c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_UART_Transmit+0x2c>
 80058da:	88fb      	ldrh	r3, [r7, #6]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e06e      	b.n	80059c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2221      	movs	r2, #33	@ 0x21
 80058ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058f2:	f7fd f9a9 	bl	8002c48 <HAL_GetTick>
 80058f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	88fa      	ldrh	r2, [r7, #6]
 80058fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	88fa      	ldrh	r2, [r7, #6]
 8005902:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800590c:	d108      	bne.n	8005920 <HAL_UART_Transmit+0x6c>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d104      	bne.n	8005920 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005916:	2300      	movs	r3, #0
 8005918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	61bb      	str	r3, [r7, #24]
 800591e:	e003      	b.n	8005928 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005924:	2300      	movs	r3, #0
 8005926:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005928:	e02e      	b.n	8005988 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2200      	movs	r2, #0
 8005932:	2180      	movs	r1, #128	@ 0x80
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f8df 	bl	8005af8 <UART_WaitOnFlagUntilTimeout>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d005      	beq.n	800594c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e03a      	b.n	80059c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	881b      	ldrh	r3, [r3, #0]
 8005956:	461a      	mov	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005960:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	3302      	adds	r3, #2
 8005966:	61bb      	str	r3, [r7, #24]
 8005968:	e007      	b.n	800597a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	781a      	ldrb	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	3301      	adds	r3, #1
 8005978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800597e:	b29b      	uxth	r3, r3
 8005980:	3b01      	subs	r3, #1
 8005982:	b29a      	uxth	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1cb      	bne.n	800592a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2200      	movs	r2, #0
 800599a:	2140      	movs	r1, #64	@ 0x40
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f8ab 	bl	8005af8 <UART_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d005      	beq.n	80059b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2220      	movs	r2, #32
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e006      	b.n	80059c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80059bc:	2300      	movs	r3, #0
 80059be:	e000      	b.n	80059c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80059c0:	2302      	movs	r3, #2
  }
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3720      	adds	r7, #32
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b08a      	sub	sp, #40	@ 0x28
 80059ce:	af02      	add	r7, sp, #8
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	4613      	mov	r3, r2
 80059d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2b20      	cmp	r3, #32
 80059e8:	f040 8081 	bne.w	8005aee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d002      	beq.n	80059f8 <HAL_UART_Receive+0x2e>
 80059f2:	88fb      	ldrh	r3, [r7, #6]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e079      	b.n	8005af0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2222      	movs	r2, #34	@ 0x22
 8005a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a10:	f7fd f91a 	bl	8002c48 <HAL_GetTick>
 8005a14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	88fa      	ldrh	r2, [r7, #6]
 8005a1a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	88fa      	ldrh	r2, [r7, #6]
 8005a20:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a2a:	d108      	bne.n	8005a3e <HAL_UART_Receive+0x74>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d104      	bne.n	8005a3e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005a34:	2300      	movs	r3, #0
 8005a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	61bb      	str	r3, [r7, #24]
 8005a3c:	e003      	b.n	8005a46 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005a46:	e047      	b.n	8005ad8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	9300      	str	r3, [sp, #0]
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	2120      	movs	r1, #32
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f000 f850 	bl	8005af8 <UART_WaitOnFlagUntilTimeout>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d005      	beq.n	8005a6a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2220      	movs	r2, #32
 8005a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e042      	b.n	8005af0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10c      	bne.n	8005a8a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	3302      	adds	r3, #2
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	e01f      	b.n	8005aca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a92:	d007      	beq.n	8005aa4 <HAL_UART_Receive+0xda>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10a      	bne.n	8005ab2 <HAL_UART_Receive+0xe8>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d106      	bne.n	8005ab2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	b2da      	uxtb	r2, r3
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	e008      	b.n	8005ac4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1b2      	bne.n	8005a48 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005aea:	2300      	movs	r3, #0
 8005aec:	e000      	b.n	8005af0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005aee:	2302      	movs	r3, #2
  }
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3720      	adds	r7, #32
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	603b      	str	r3, [r7, #0]
 8005b04:	4613      	mov	r3, r2
 8005b06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b08:	e03b      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b10:	d037      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b12:	f7fd f899 	bl	8002c48 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	6a3a      	ldr	r2, [r7, #32]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d302      	bcc.n	8005b28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e03a      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d023      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	2b80      	cmp	r3, #128	@ 0x80
 8005b3e:	d020      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2b40      	cmp	r3, #64	@ 0x40
 8005b44:	d01d      	beq.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0308 	and.w	r3, r3, #8
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d116      	bne.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	617b      	str	r3, [r7, #20]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f000 f81d 	bl	8005baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2208      	movs	r2, #8
 8005b74:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e00f      	b.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	bf0c      	ite	eq
 8005b92:	2301      	moveq	r3, #1
 8005b94:	2300      	movne	r3, #0
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	461a      	mov	r2, r3
 8005b9a:	79fb      	ldrb	r3, [r7, #7]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d0b4      	beq.n	8005b0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3718      	adds	r7, #24
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b095      	sub	sp, #84	@ 0x54
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	330c      	adds	r3, #12
 8005bb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bbc:	e853 3f00 	ldrex	r3, [r3]
 8005bc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	330c      	adds	r3, #12
 8005bd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bd2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bda:	e841 2300 	strex	r3, r2, [r1]
 8005bde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1e5      	bne.n	8005bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3314      	adds	r3, #20
 8005bec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	f023 0301 	bic.w	r3, r3, #1
 8005bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3314      	adds	r3, #20
 8005c04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e5      	bne.n	8005be6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d119      	bne.n	8005c56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	330c      	adds	r3, #12
 8005c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	f023 0310 	bic.w	r3, r3, #16
 8005c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	330c      	adds	r3, #12
 8005c40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c42:	61ba      	str	r2, [r7, #24]
 8005c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6979      	ldr	r1, [r7, #20]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e5      	bne.n	8005c22 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c64:	bf00      	nop
 8005c66:	3754      	adds	r7, #84	@ 0x54
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c74:	b0c0      	sub	sp, #256	@ 0x100
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c8c:	68d9      	ldr	r1, [r3, #12]
 8005c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	ea40 0301 	orr.w	r3, r0, r1
 8005c98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	431a      	orrs	r2, r3
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	431a      	orrs	r2, r3
 8005cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005cc8:	f021 010c 	bic.w	r1, r1, #12
 8005ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005cd6:	430b      	orrs	r3, r1
 8005cd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cea:	6999      	ldr	r1, [r3, #24]
 8005cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	ea40 0301 	orr.w	r3, r0, r1
 8005cf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	4b8f      	ldr	r3, [pc, #572]	@ (8005f3c <UART_SetConfig+0x2cc>)
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d005      	beq.n	8005d10 <UART_SetConfig+0xa0>
 8005d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8005f40 <UART_SetConfig+0x2d0>)
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d104      	bne.n	8005d1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d10:	f7fd ff88 	bl	8003c24 <HAL_RCC_GetPCLK2Freq>
 8005d14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005d18:	e003      	b.n	8005d22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d1a:	f7fd ff6f 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 8005d1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d2c:	f040 810c 	bne.w	8005f48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d34:	2200      	movs	r2, #0
 8005d36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005d42:	4622      	mov	r2, r4
 8005d44:	462b      	mov	r3, r5
 8005d46:	1891      	adds	r1, r2, r2
 8005d48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005d4a:	415b      	adcs	r3, r3
 8005d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d52:	4621      	mov	r1, r4
 8005d54:	eb12 0801 	adds.w	r8, r2, r1
 8005d58:	4629      	mov	r1, r5
 8005d5a:	eb43 0901 	adc.w	r9, r3, r1
 8005d5e:	f04f 0200 	mov.w	r2, #0
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d72:	4690      	mov	r8, r2
 8005d74:	4699      	mov	r9, r3
 8005d76:	4623      	mov	r3, r4
 8005d78:	eb18 0303 	adds.w	r3, r8, r3
 8005d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d80:	462b      	mov	r3, r5
 8005d82:	eb49 0303 	adc.w	r3, r9, r3
 8005d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d9e:	460b      	mov	r3, r1
 8005da0:	18db      	adds	r3, r3, r3
 8005da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005da4:	4613      	mov	r3, r2
 8005da6:	eb42 0303 	adc.w	r3, r2, r3
 8005daa:	657b      	str	r3, [r7, #84]	@ 0x54
 8005dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005db4:	f7fa ff98 	bl	8000ce8 <__aeabi_uldivmod>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4b61      	ldr	r3, [pc, #388]	@ (8005f44 <UART_SetConfig+0x2d4>)
 8005dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8005dc2:	095b      	lsrs	r3, r3, #5
 8005dc4:	011c      	lsls	r4, r3, #4
 8005dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005dd8:	4642      	mov	r2, r8
 8005dda:	464b      	mov	r3, r9
 8005ddc:	1891      	adds	r1, r2, r2
 8005dde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005de0:	415b      	adcs	r3, r3
 8005de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005de8:	4641      	mov	r1, r8
 8005dea:	eb12 0a01 	adds.w	sl, r2, r1
 8005dee:	4649      	mov	r1, r9
 8005df0:	eb43 0b01 	adc.w	fp, r3, r1
 8005df4:	f04f 0200 	mov.w	r2, #0
 8005df8:	f04f 0300 	mov.w	r3, #0
 8005dfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e08:	4692      	mov	sl, r2
 8005e0a:	469b      	mov	fp, r3
 8005e0c:	4643      	mov	r3, r8
 8005e0e:	eb1a 0303 	adds.w	r3, sl, r3
 8005e12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e16:	464b      	mov	r3, r9
 8005e18:	eb4b 0303 	adc.w	r3, fp, r3
 8005e1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005e30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e34:	460b      	mov	r3, r1
 8005e36:	18db      	adds	r3, r3, r3
 8005e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	eb42 0303 	adc.w	r3, r2, r3
 8005e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005e46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005e4a:	f7fa ff4d 	bl	8000ce8 <__aeabi_uldivmod>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	4611      	mov	r1, r2
 8005e54:	4b3b      	ldr	r3, [pc, #236]	@ (8005f44 <UART_SetConfig+0x2d4>)
 8005e56:	fba3 2301 	umull	r2, r3, r3, r1
 8005e5a:	095b      	lsrs	r3, r3, #5
 8005e5c:	2264      	movs	r2, #100	@ 0x64
 8005e5e:	fb02 f303 	mul.w	r3, r2, r3
 8005e62:	1acb      	subs	r3, r1, r3
 8005e64:	00db      	lsls	r3, r3, #3
 8005e66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005e6a:	4b36      	ldr	r3, [pc, #216]	@ (8005f44 <UART_SetConfig+0x2d4>)
 8005e6c:	fba3 2302 	umull	r2, r3, r3, r2
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005e78:	441c      	add	r4, r3
 8005e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e8c:	4642      	mov	r2, r8
 8005e8e:	464b      	mov	r3, r9
 8005e90:	1891      	adds	r1, r2, r2
 8005e92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e94:	415b      	adcs	r3, r3
 8005e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	1851      	adds	r1, r2, r1
 8005ea0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005ea2:	4649      	mov	r1, r9
 8005ea4:	414b      	adcs	r3, r1
 8005ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005eb4:	4659      	mov	r1, fp
 8005eb6:	00cb      	lsls	r3, r1, #3
 8005eb8:	4651      	mov	r1, sl
 8005eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ebe:	4651      	mov	r1, sl
 8005ec0:	00ca      	lsls	r2, r1, #3
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	4642      	mov	r2, r8
 8005eca:	189b      	adds	r3, r3, r2
 8005ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ed0:	464b      	mov	r3, r9
 8005ed2:	460a      	mov	r2, r1
 8005ed4:	eb42 0303 	adc.w	r3, r2, r3
 8005ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ee8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005eec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	18db      	adds	r3, r3, r3
 8005ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	eb42 0303 	adc.w	r3, r2, r3
 8005efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005f06:	f7fa feef 	bl	8000ce8 <__aeabi_uldivmod>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f44 <UART_SetConfig+0x2d4>)
 8005f10:	fba3 1302 	umull	r1, r3, r3, r2
 8005f14:	095b      	lsrs	r3, r3, #5
 8005f16:	2164      	movs	r1, #100	@ 0x64
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	3332      	adds	r3, #50	@ 0x32
 8005f22:	4a08      	ldr	r2, [pc, #32]	@ (8005f44 <UART_SetConfig+0x2d4>)
 8005f24:	fba2 2303 	umull	r2, r3, r2, r3
 8005f28:	095b      	lsrs	r3, r3, #5
 8005f2a:	f003 0207 	and.w	r2, r3, #7
 8005f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4422      	add	r2, r4
 8005f36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f38:	e106      	b.n	8006148 <UART_SetConfig+0x4d8>
 8005f3a:	bf00      	nop
 8005f3c:	40011000 	.word	0x40011000
 8005f40:	40011400 	.word	0x40011400
 8005f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005f5a:	4642      	mov	r2, r8
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	1891      	adds	r1, r2, r2
 8005f60:	6239      	str	r1, [r7, #32]
 8005f62:	415b      	adcs	r3, r3
 8005f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f6a:	4641      	mov	r1, r8
 8005f6c:	1854      	adds	r4, r2, r1
 8005f6e:	4649      	mov	r1, r9
 8005f70:	eb43 0501 	adc.w	r5, r3, r1
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	00eb      	lsls	r3, r5, #3
 8005f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f82:	00e2      	lsls	r2, r4, #3
 8005f84:	4614      	mov	r4, r2
 8005f86:	461d      	mov	r5, r3
 8005f88:	4643      	mov	r3, r8
 8005f8a:	18e3      	adds	r3, r4, r3
 8005f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f90:	464b      	mov	r3, r9
 8005f92:	eb45 0303 	adc.w	r3, r5, r3
 8005f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005faa:	f04f 0200 	mov.w	r2, #0
 8005fae:	f04f 0300 	mov.w	r3, #0
 8005fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	008b      	lsls	r3, r1, #2
 8005fba:	4621      	mov	r1, r4
 8005fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	008a      	lsls	r2, r1, #2
 8005fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005fc8:	f7fa fe8e 	bl	8000ce8 <__aeabi_uldivmod>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4b60      	ldr	r3, [pc, #384]	@ (8006154 <UART_SetConfig+0x4e4>)
 8005fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8005fd6:	095b      	lsrs	r3, r3, #5
 8005fd8:	011c      	lsls	r4, r3, #4
 8005fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005fe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005fec:	4642      	mov	r2, r8
 8005fee:	464b      	mov	r3, r9
 8005ff0:	1891      	adds	r1, r2, r2
 8005ff2:	61b9      	str	r1, [r7, #24]
 8005ff4:	415b      	adcs	r3, r3
 8005ff6:	61fb      	str	r3, [r7, #28]
 8005ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ffc:	4641      	mov	r1, r8
 8005ffe:	1851      	adds	r1, r2, r1
 8006000:	6139      	str	r1, [r7, #16]
 8006002:	4649      	mov	r1, r9
 8006004:	414b      	adcs	r3, r1
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	f04f 0200 	mov.w	r2, #0
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006014:	4659      	mov	r1, fp
 8006016:	00cb      	lsls	r3, r1, #3
 8006018:	4651      	mov	r1, sl
 800601a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800601e:	4651      	mov	r1, sl
 8006020:	00ca      	lsls	r2, r1, #3
 8006022:	4610      	mov	r0, r2
 8006024:	4619      	mov	r1, r3
 8006026:	4603      	mov	r3, r0
 8006028:	4642      	mov	r2, r8
 800602a:	189b      	adds	r3, r3, r2
 800602c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006030:	464b      	mov	r3, r9
 8006032:	460a      	mov	r2, r1
 8006034:	eb42 0303 	adc.w	r3, r2, r3
 8006038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800603c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006046:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006054:	4649      	mov	r1, r9
 8006056:	008b      	lsls	r3, r1, #2
 8006058:	4641      	mov	r1, r8
 800605a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800605e:	4641      	mov	r1, r8
 8006060:	008a      	lsls	r2, r1, #2
 8006062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006066:	f7fa fe3f 	bl	8000ce8 <__aeabi_uldivmod>
 800606a:	4602      	mov	r2, r0
 800606c:	460b      	mov	r3, r1
 800606e:	4611      	mov	r1, r2
 8006070:	4b38      	ldr	r3, [pc, #224]	@ (8006154 <UART_SetConfig+0x4e4>)
 8006072:	fba3 2301 	umull	r2, r3, r3, r1
 8006076:	095b      	lsrs	r3, r3, #5
 8006078:	2264      	movs	r2, #100	@ 0x64
 800607a:	fb02 f303 	mul.w	r3, r2, r3
 800607e:	1acb      	subs	r3, r1, r3
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	3332      	adds	r3, #50	@ 0x32
 8006084:	4a33      	ldr	r2, [pc, #204]	@ (8006154 <UART_SetConfig+0x4e4>)
 8006086:	fba2 2303 	umull	r2, r3, r2, r3
 800608a:	095b      	lsrs	r3, r3, #5
 800608c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006090:	441c      	add	r4, r3
 8006092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006096:	2200      	movs	r2, #0
 8006098:	673b      	str	r3, [r7, #112]	@ 0x70
 800609a:	677a      	str	r2, [r7, #116]	@ 0x74
 800609c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80060a0:	4642      	mov	r2, r8
 80060a2:	464b      	mov	r3, r9
 80060a4:	1891      	adds	r1, r2, r2
 80060a6:	60b9      	str	r1, [r7, #8]
 80060a8:	415b      	adcs	r3, r3
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060b0:	4641      	mov	r1, r8
 80060b2:	1851      	adds	r1, r2, r1
 80060b4:	6039      	str	r1, [r7, #0]
 80060b6:	4649      	mov	r1, r9
 80060b8:	414b      	adcs	r3, r1
 80060ba:	607b      	str	r3, [r7, #4]
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	f04f 0300 	mov.w	r3, #0
 80060c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060c8:	4659      	mov	r1, fp
 80060ca:	00cb      	lsls	r3, r1, #3
 80060cc:	4651      	mov	r1, sl
 80060ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060d2:	4651      	mov	r1, sl
 80060d4:	00ca      	lsls	r2, r1, #3
 80060d6:	4610      	mov	r0, r2
 80060d8:	4619      	mov	r1, r3
 80060da:	4603      	mov	r3, r0
 80060dc:	4642      	mov	r2, r8
 80060de:	189b      	adds	r3, r3, r2
 80060e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060e2:	464b      	mov	r3, r9
 80060e4:	460a      	mov	r2, r1
 80060e6:	eb42 0303 	adc.w	r3, r2, r3
 80060ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80060f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80060f8:	f04f 0200 	mov.w	r2, #0
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006104:	4649      	mov	r1, r9
 8006106:	008b      	lsls	r3, r1, #2
 8006108:	4641      	mov	r1, r8
 800610a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800610e:	4641      	mov	r1, r8
 8006110:	008a      	lsls	r2, r1, #2
 8006112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006116:	f7fa fde7 	bl	8000ce8 <__aeabi_uldivmod>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <UART_SetConfig+0x4e4>)
 8006120:	fba3 1302 	umull	r1, r3, r3, r2
 8006124:	095b      	lsrs	r3, r3, #5
 8006126:	2164      	movs	r1, #100	@ 0x64
 8006128:	fb01 f303 	mul.w	r3, r1, r3
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	3332      	adds	r3, #50	@ 0x32
 8006132:	4a08      	ldr	r2, [pc, #32]	@ (8006154 <UART_SetConfig+0x4e4>)
 8006134:	fba2 2303 	umull	r2, r3, r2, r3
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	f003 020f 	and.w	r2, r3, #15
 800613e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4422      	add	r2, r4
 8006146:	609a      	str	r2, [r3, #8]
}
 8006148:	bf00      	nop
 800614a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800614e:	46bd      	mov	sp, r7
 8006150:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006154:	51eb851f 	.word	0x51eb851f

08006158 <pow>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	ed2d 8b02 	vpush	{d8}
 800615e:	eeb0 8a40 	vmov.f32	s16, s0
 8006162:	eef0 8a60 	vmov.f32	s17, s1
 8006166:	ec55 4b11 	vmov	r4, r5, d1
 800616a:	f000 f871 	bl	8006250 <__ieee754_pow>
 800616e:	4622      	mov	r2, r4
 8006170:	462b      	mov	r3, r5
 8006172:	4620      	mov	r0, r4
 8006174:	4629      	mov	r1, r5
 8006176:	ec57 6b10 	vmov	r6, r7, d0
 800617a:	f7fa fd07 	bl	8000b8c <__aeabi_dcmpun>
 800617e:	2800      	cmp	r0, #0
 8006180:	d13b      	bne.n	80061fa <pow+0xa2>
 8006182:	ec51 0b18 	vmov	r0, r1, d8
 8006186:	2200      	movs	r2, #0
 8006188:	2300      	movs	r3, #0
 800618a:	f7fa fccd 	bl	8000b28 <__aeabi_dcmpeq>
 800618e:	b1b8      	cbz	r0, 80061c0 <pow+0x68>
 8006190:	2200      	movs	r2, #0
 8006192:	2300      	movs	r3, #0
 8006194:	4620      	mov	r0, r4
 8006196:	4629      	mov	r1, r5
 8006198:	f7fa fcc6 	bl	8000b28 <__aeabi_dcmpeq>
 800619c:	2800      	cmp	r0, #0
 800619e:	d146      	bne.n	800622e <pow+0xd6>
 80061a0:	ec45 4b10 	vmov	d0, r4, r5
 80061a4:	f000 f848 	bl	8006238 <finite>
 80061a8:	b338      	cbz	r0, 80061fa <pow+0xa2>
 80061aa:	2200      	movs	r2, #0
 80061ac:	2300      	movs	r3, #0
 80061ae:	4620      	mov	r0, r4
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7fa fcc3 	bl	8000b3c <__aeabi_dcmplt>
 80061b6:	b300      	cbz	r0, 80061fa <pow+0xa2>
 80061b8:	f002 f822 	bl	8008200 <__errno>
 80061bc:	2322      	movs	r3, #34	@ 0x22
 80061be:	e01b      	b.n	80061f8 <pow+0xa0>
 80061c0:	ec47 6b10 	vmov	d0, r6, r7
 80061c4:	f000 f838 	bl	8006238 <finite>
 80061c8:	b9e0      	cbnz	r0, 8006204 <pow+0xac>
 80061ca:	eeb0 0a48 	vmov.f32	s0, s16
 80061ce:	eef0 0a68 	vmov.f32	s1, s17
 80061d2:	f000 f831 	bl	8006238 <finite>
 80061d6:	b1a8      	cbz	r0, 8006204 <pow+0xac>
 80061d8:	ec45 4b10 	vmov	d0, r4, r5
 80061dc:	f000 f82c 	bl	8006238 <finite>
 80061e0:	b180      	cbz	r0, 8006204 <pow+0xac>
 80061e2:	4632      	mov	r2, r6
 80061e4:	463b      	mov	r3, r7
 80061e6:	4630      	mov	r0, r6
 80061e8:	4639      	mov	r1, r7
 80061ea:	f7fa fccf 	bl	8000b8c <__aeabi_dcmpun>
 80061ee:	2800      	cmp	r0, #0
 80061f0:	d0e2      	beq.n	80061b8 <pow+0x60>
 80061f2:	f002 f805 	bl	8008200 <__errno>
 80061f6:	2321      	movs	r3, #33	@ 0x21
 80061f8:	6003      	str	r3, [r0, #0]
 80061fa:	ecbd 8b02 	vpop	{d8}
 80061fe:	ec47 6b10 	vmov	d0, r6, r7
 8006202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006204:	2200      	movs	r2, #0
 8006206:	2300      	movs	r3, #0
 8006208:	4630      	mov	r0, r6
 800620a:	4639      	mov	r1, r7
 800620c:	f7fa fc8c 	bl	8000b28 <__aeabi_dcmpeq>
 8006210:	2800      	cmp	r0, #0
 8006212:	d0f2      	beq.n	80061fa <pow+0xa2>
 8006214:	eeb0 0a48 	vmov.f32	s0, s16
 8006218:	eef0 0a68 	vmov.f32	s1, s17
 800621c:	f000 f80c 	bl	8006238 <finite>
 8006220:	2800      	cmp	r0, #0
 8006222:	d0ea      	beq.n	80061fa <pow+0xa2>
 8006224:	ec45 4b10 	vmov	d0, r4, r5
 8006228:	f000 f806 	bl	8006238 <finite>
 800622c:	e7c3      	b.n	80061b6 <pow+0x5e>
 800622e:	4f01      	ldr	r7, [pc, #4]	@ (8006234 <pow+0xdc>)
 8006230:	2600      	movs	r6, #0
 8006232:	e7e2      	b.n	80061fa <pow+0xa2>
 8006234:	3ff00000 	.word	0x3ff00000

08006238 <finite>:
 8006238:	b082      	sub	sp, #8
 800623a:	ed8d 0b00 	vstr	d0, [sp]
 800623e:	9801      	ldr	r0, [sp, #4]
 8006240:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006244:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006248:	0fc0      	lsrs	r0, r0, #31
 800624a:	b002      	add	sp, #8
 800624c:	4770      	bx	lr
	...

08006250 <__ieee754_pow>:
 8006250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006254:	b091      	sub	sp, #68	@ 0x44
 8006256:	ed8d 1b00 	vstr	d1, [sp]
 800625a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800625e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8006262:	ea5a 0001 	orrs.w	r0, sl, r1
 8006266:	ec57 6b10 	vmov	r6, r7, d0
 800626a:	d113      	bne.n	8006294 <__ieee754_pow+0x44>
 800626c:	19b3      	adds	r3, r6, r6
 800626e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8006272:	4152      	adcs	r2, r2
 8006274:	4298      	cmp	r0, r3
 8006276:	4b9a      	ldr	r3, [pc, #616]	@ (80064e0 <__ieee754_pow+0x290>)
 8006278:	4193      	sbcs	r3, r2
 800627a:	f080 84ee 	bcs.w	8006c5a <__ieee754_pow+0xa0a>
 800627e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006282:	4630      	mov	r0, r6
 8006284:	4639      	mov	r1, r7
 8006286:	f7fa f831 	bl	80002ec <__adddf3>
 800628a:	ec41 0b10 	vmov	d0, r0, r1
 800628e:	b011      	add	sp, #68	@ 0x44
 8006290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006294:	4a93      	ldr	r2, [pc, #588]	@ (80064e4 <__ieee754_pow+0x294>)
 8006296:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800629a:	4295      	cmp	r5, r2
 800629c:	46b8      	mov	r8, r7
 800629e:	4633      	mov	r3, r6
 80062a0:	d80a      	bhi.n	80062b8 <__ieee754_pow+0x68>
 80062a2:	d104      	bne.n	80062ae <__ieee754_pow+0x5e>
 80062a4:	2e00      	cmp	r6, #0
 80062a6:	d1ea      	bne.n	800627e <__ieee754_pow+0x2e>
 80062a8:	45aa      	cmp	sl, r5
 80062aa:	d8e8      	bhi.n	800627e <__ieee754_pow+0x2e>
 80062ac:	e001      	b.n	80062b2 <__ieee754_pow+0x62>
 80062ae:	4592      	cmp	sl, r2
 80062b0:	d802      	bhi.n	80062b8 <__ieee754_pow+0x68>
 80062b2:	4592      	cmp	sl, r2
 80062b4:	d10f      	bne.n	80062d6 <__ieee754_pow+0x86>
 80062b6:	b171      	cbz	r1, 80062d6 <__ieee754_pow+0x86>
 80062b8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80062bc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80062c0:	ea58 0803 	orrs.w	r8, r8, r3
 80062c4:	d1db      	bne.n	800627e <__ieee754_pow+0x2e>
 80062c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80062ca:	18db      	adds	r3, r3, r3
 80062cc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80062d0:	4152      	adcs	r2, r2
 80062d2:	4598      	cmp	r8, r3
 80062d4:	e7cf      	b.n	8006276 <__ieee754_pow+0x26>
 80062d6:	f1b8 0f00 	cmp.w	r8, #0
 80062da:	46ab      	mov	fp, r5
 80062dc:	da43      	bge.n	8006366 <__ieee754_pow+0x116>
 80062de:	4a82      	ldr	r2, [pc, #520]	@ (80064e8 <__ieee754_pow+0x298>)
 80062e0:	4592      	cmp	sl, r2
 80062e2:	d856      	bhi.n	8006392 <__ieee754_pow+0x142>
 80062e4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80062e8:	4592      	cmp	sl, r2
 80062ea:	f240 84c5 	bls.w	8006c78 <__ieee754_pow+0xa28>
 80062ee:	ea4f 522a 	mov.w	r2, sl, asr #20
 80062f2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80062f6:	2a14      	cmp	r2, #20
 80062f8:	dd18      	ble.n	800632c <__ieee754_pow+0xdc>
 80062fa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80062fe:	fa21 f402 	lsr.w	r4, r1, r2
 8006302:	fa04 f202 	lsl.w	r2, r4, r2
 8006306:	428a      	cmp	r2, r1
 8006308:	f040 84b6 	bne.w	8006c78 <__ieee754_pow+0xa28>
 800630c:	f004 0401 	and.w	r4, r4, #1
 8006310:	f1c4 0402 	rsb	r4, r4, #2
 8006314:	2900      	cmp	r1, #0
 8006316:	d159      	bne.n	80063cc <__ieee754_pow+0x17c>
 8006318:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800631c:	d148      	bne.n	80063b0 <__ieee754_pow+0x160>
 800631e:	4632      	mov	r2, r6
 8006320:	463b      	mov	r3, r7
 8006322:	4630      	mov	r0, r6
 8006324:	4639      	mov	r1, r7
 8006326:	f7fa f997 	bl	8000658 <__aeabi_dmul>
 800632a:	e7ae      	b.n	800628a <__ieee754_pow+0x3a>
 800632c:	2900      	cmp	r1, #0
 800632e:	d14c      	bne.n	80063ca <__ieee754_pow+0x17a>
 8006330:	f1c2 0214 	rsb	r2, r2, #20
 8006334:	fa4a f402 	asr.w	r4, sl, r2
 8006338:	fa04 f202 	lsl.w	r2, r4, r2
 800633c:	4552      	cmp	r2, sl
 800633e:	f040 8498 	bne.w	8006c72 <__ieee754_pow+0xa22>
 8006342:	f004 0401 	and.w	r4, r4, #1
 8006346:	f1c4 0402 	rsb	r4, r4, #2
 800634a:	4a68      	ldr	r2, [pc, #416]	@ (80064ec <__ieee754_pow+0x29c>)
 800634c:	4592      	cmp	sl, r2
 800634e:	d1e3      	bne.n	8006318 <__ieee754_pow+0xc8>
 8006350:	f1b9 0f00 	cmp.w	r9, #0
 8006354:	f280 8489 	bge.w	8006c6a <__ieee754_pow+0xa1a>
 8006358:	4964      	ldr	r1, [pc, #400]	@ (80064ec <__ieee754_pow+0x29c>)
 800635a:	4632      	mov	r2, r6
 800635c:	463b      	mov	r3, r7
 800635e:	2000      	movs	r0, #0
 8006360:	f7fa faa4 	bl	80008ac <__aeabi_ddiv>
 8006364:	e791      	b.n	800628a <__ieee754_pow+0x3a>
 8006366:	2400      	movs	r4, #0
 8006368:	bb81      	cbnz	r1, 80063cc <__ieee754_pow+0x17c>
 800636a:	4a5e      	ldr	r2, [pc, #376]	@ (80064e4 <__ieee754_pow+0x294>)
 800636c:	4592      	cmp	sl, r2
 800636e:	d1ec      	bne.n	800634a <__ieee754_pow+0xfa>
 8006370:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8006374:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8006378:	431a      	orrs	r2, r3
 800637a:	f000 846e 	beq.w	8006c5a <__ieee754_pow+0xa0a>
 800637e:	4b5c      	ldr	r3, [pc, #368]	@ (80064f0 <__ieee754_pow+0x2a0>)
 8006380:	429d      	cmp	r5, r3
 8006382:	d908      	bls.n	8006396 <__ieee754_pow+0x146>
 8006384:	f1b9 0f00 	cmp.w	r9, #0
 8006388:	f280 846b 	bge.w	8006c62 <__ieee754_pow+0xa12>
 800638c:	2000      	movs	r0, #0
 800638e:	2100      	movs	r1, #0
 8006390:	e77b      	b.n	800628a <__ieee754_pow+0x3a>
 8006392:	2402      	movs	r4, #2
 8006394:	e7e8      	b.n	8006368 <__ieee754_pow+0x118>
 8006396:	f1b9 0f00 	cmp.w	r9, #0
 800639a:	f04f 0000 	mov.w	r0, #0
 800639e:	f04f 0100 	mov.w	r1, #0
 80063a2:	f6bf af72 	bge.w	800628a <__ieee754_pow+0x3a>
 80063a6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80063aa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80063ae:	e76c      	b.n	800628a <__ieee754_pow+0x3a>
 80063b0:	4a50      	ldr	r2, [pc, #320]	@ (80064f4 <__ieee754_pow+0x2a4>)
 80063b2:	4591      	cmp	r9, r2
 80063b4:	d10a      	bne.n	80063cc <__ieee754_pow+0x17c>
 80063b6:	f1b8 0f00 	cmp.w	r8, #0
 80063ba:	db07      	blt.n	80063cc <__ieee754_pow+0x17c>
 80063bc:	ec47 6b10 	vmov	d0, r6, r7
 80063c0:	b011      	add	sp, #68	@ 0x44
 80063c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c6:	f000 bd4f 	b.w	8006e68 <__ieee754_sqrt>
 80063ca:	2400      	movs	r4, #0
 80063cc:	ec47 6b10 	vmov	d0, r6, r7
 80063d0:	9302      	str	r3, [sp, #8]
 80063d2:	f000 fc87 	bl	8006ce4 <fabs>
 80063d6:	9b02      	ldr	r3, [sp, #8]
 80063d8:	ec51 0b10 	vmov	r0, r1, d0
 80063dc:	bb43      	cbnz	r3, 8006430 <__ieee754_pow+0x1e0>
 80063de:	4b43      	ldr	r3, [pc, #268]	@ (80064ec <__ieee754_pow+0x29c>)
 80063e0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d000      	beq.n	80063ea <__ieee754_pow+0x19a>
 80063e8:	bb15      	cbnz	r5, 8006430 <__ieee754_pow+0x1e0>
 80063ea:	f1b9 0f00 	cmp.w	r9, #0
 80063ee:	da05      	bge.n	80063fc <__ieee754_pow+0x1ac>
 80063f0:	4602      	mov	r2, r0
 80063f2:	460b      	mov	r3, r1
 80063f4:	2000      	movs	r0, #0
 80063f6:	493d      	ldr	r1, [pc, #244]	@ (80064ec <__ieee754_pow+0x29c>)
 80063f8:	f7fa fa58 	bl	80008ac <__aeabi_ddiv>
 80063fc:	f1b8 0f00 	cmp.w	r8, #0
 8006400:	f6bf af43 	bge.w	800628a <__ieee754_pow+0x3a>
 8006404:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006408:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800640c:	4325      	orrs	r5, r4
 800640e:	d108      	bne.n	8006422 <__ieee754_pow+0x1d2>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4610      	mov	r0, r2
 8006416:	4619      	mov	r1, r3
 8006418:	f7f9 ff66 	bl	80002e8 <__aeabi_dsub>
 800641c:	4602      	mov	r2, r0
 800641e:	460b      	mov	r3, r1
 8006420:	e79e      	b.n	8006360 <__ieee754_pow+0x110>
 8006422:	2c01      	cmp	r4, #1
 8006424:	f47f af31 	bne.w	800628a <__ieee754_pow+0x3a>
 8006428:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800642c:	4619      	mov	r1, r3
 800642e:	e72c      	b.n	800628a <__ieee754_pow+0x3a>
 8006430:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8006434:	3b01      	subs	r3, #1
 8006436:	ea53 0204 	orrs.w	r2, r3, r4
 800643a:	d102      	bne.n	8006442 <__ieee754_pow+0x1f2>
 800643c:	4632      	mov	r2, r6
 800643e:	463b      	mov	r3, r7
 8006440:	e7e8      	b.n	8006414 <__ieee754_pow+0x1c4>
 8006442:	3c01      	subs	r4, #1
 8006444:	431c      	orrs	r4, r3
 8006446:	d016      	beq.n	8006476 <__ieee754_pow+0x226>
 8006448:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80064d0 <__ieee754_pow+0x280>
 800644c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8006450:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006454:	f240 8110 	bls.w	8006678 <__ieee754_pow+0x428>
 8006458:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <__ieee754_pow+0x2a8>)
 800645a:	459a      	cmp	sl, r3
 800645c:	4b24      	ldr	r3, [pc, #144]	@ (80064f0 <__ieee754_pow+0x2a0>)
 800645e:	d916      	bls.n	800648e <__ieee754_pow+0x23e>
 8006460:	429d      	cmp	r5, r3
 8006462:	d80b      	bhi.n	800647c <__ieee754_pow+0x22c>
 8006464:	f1b9 0f00 	cmp.w	r9, #0
 8006468:	da0b      	bge.n	8006482 <__ieee754_pow+0x232>
 800646a:	2000      	movs	r0, #0
 800646c:	b011      	add	sp, #68	@ 0x44
 800646e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006472:	f000 bcf1 	b.w	8006e58 <__math_oflow>
 8006476:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80064d8 <__ieee754_pow+0x288>
 800647a:	e7e7      	b.n	800644c <__ieee754_pow+0x1fc>
 800647c:	f1b9 0f00 	cmp.w	r9, #0
 8006480:	dcf3      	bgt.n	800646a <__ieee754_pow+0x21a>
 8006482:	2000      	movs	r0, #0
 8006484:	b011      	add	sp, #68	@ 0x44
 8006486:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800648a:	f000 bcdd 	b.w	8006e48 <__math_uflow>
 800648e:	429d      	cmp	r5, r3
 8006490:	d20c      	bcs.n	80064ac <__ieee754_pow+0x25c>
 8006492:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006496:	2200      	movs	r2, #0
 8006498:	2300      	movs	r3, #0
 800649a:	f7fa fb4f 	bl	8000b3c <__aeabi_dcmplt>
 800649e:	3800      	subs	r0, #0
 80064a0:	bf18      	it	ne
 80064a2:	2001      	movne	r0, #1
 80064a4:	f1b9 0f00 	cmp.w	r9, #0
 80064a8:	daec      	bge.n	8006484 <__ieee754_pow+0x234>
 80064aa:	e7df      	b.n	800646c <__ieee754_pow+0x21c>
 80064ac:	4b0f      	ldr	r3, [pc, #60]	@ (80064ec <__ieee754_pow+0x29c>)
 80064ae:	429d      	cmp	r5, r3
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	d922      	bls.n	80064fc <__ieee754_pow+0x2ac>
 80064b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ba:	2300      	movs	r3, #0
 80064bc:	f7fa fb3e 	bl	8000b3c <__aeabi_dcmplt>
 80064c0:	3800      	subs	r0, #0
 80064c2:	bf18      	it	ne
 80064c4:	2001      	movne	r0, #1
 80064c6:	f1b9 0f00 	cmp.w	r9, #0
 80064ca:	dccf      	bgt.n	800646c <__ieee754_pow+0x21c>
 80064cc:	e7da      	b.n	8006484 <__ieee754_pow+0x234>
 80064ce:	bf00      	nop
 80064d0:	00000000 	.word	0x00000000
 80064d4:	3ff00000 	.word	0x3ff00000
 80064d8:	00000000 	.word	0x00000000
 80064dc:	bff00000 	.word	0xbff00000
 80064e0:	fff00000 	.word	0xfff00000
 80064e4:	7ff00000 	.word	0x7ff00000
 80064e8:	433fffff 	.word	0x433fffff
 80064ec:	3ff00000 	.word	0x3ff00000
 80064f0:	3fefffff 	.word	0x3fefffff
 80064f4:	3fe00000 	.word	0x3fe00000
 80064f8:	43f00000 	.word	0x43f00000
 80064fc:	4b5a      	ldr	r3, [pc, #360]	@ (8006668 <__ieee754_pow+0x418>)
 80064fe:	f7f9 fef3 	bl	80002e8 <__aeabi_dsub>
 8006502:	a351      	add	r3, pc, #324	@ (adr r3, 8006648 <__ieee754_pow+0x3f8>)
 8006504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006508:	4604      	mov	r4, r0
 800650a:	460d      	mov	r5, r1
 800650c:	f7fa f8a4 	bl	8000658 <__aeabi_dmul>
 8006510:	a34f      	add	r3, pc, #316	@ (adr r3, 8006650 <__ieee754_pow+0x400>)
 8006512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006516:	4606      	mov	r6, r0
 8006518:	460f      	mov	r7, r1
 800651a:	4620      	mov	r0, r4
 800651c:	4629      	mov	r1, r5
 800651e:	f7fa f89b 	bl	8000658 <__aeabi_dmul>
 8006522:	4b52      	ldr	r3, [pc, #328]	@ (800666c <__ieee754_pow+0x41c>)
 8006524:	4682      	mov	sl, r0
 8006526:	468b      	mov	fp, r1
 8006528:	2200      	movs	r2, #0
 800652a:	4620      	mov	r0, r4
 800652c:	4629      	mov	r1, r5
 800652e:	f7fa f893 	bl	8000658 <__aeabi_dmul>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	a148      	add	r1, pc, #288	@ (adr r1, 8006658 <__ieee754_pow+0x408>)
 8006538:	e9d1 0100 	ldrd	r0, r1, [r1]
 800653c:	f7f9 fed4 	bl	80002e8 <__aeabi_dsub>
 8006540:	4622      	mov	r2, r4
 8006542:	462b      	mov	r3, r5
 8006544:	f7fa f888 	bl	8000658 <__aeabi_dmul>
 8006548:	4602      	mov	r2, r0
 800654a:	460b      	mov	r3, r1
 800654c:	2000      	movs	r0, #0
 800654e:	4948      	ldr	r1, [pc, #288]	@ (8006670 <__ieee754_pow+0x420>)
 8006550:	f7f9 feca 	bl	80002e8 <__aeabi_dsub>
 8006554:	4622      	mov	r2, r4
 8006556:	4680      	mov	r8, r0
 8006558:	4689      	mov	r9, r1
 800655a:	462b      	mov	r3, r5
 800655c:	4620      	mov	r0, r4
 800655e:	4629      	mov	r1, r5
 8006560:	f7fa f87a 	bl	8000658 <__aeabi_dmul>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4640      	mov	r0, r8
 800656a:	4649      	mov	r1, r9
 800656c:	f7fa f874 	bl	8000658 <__aeabi_dmul>
 8006570:	a33b      	add	r3, pc, #236	@ (adr r3, 8006660 <__ieee754_pow+0x410>)
 8006572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006576:	f7fa f86f 	bl	8000658 <__aeabi_dmul>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	4650      	mov	r0, sl
 8006580:	4659      	mov	r1, fp
 8006582:	f7f9 feb1 	bl	80002e8 <__aeabi_dsub>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4680      	mov	r8, r0
 800658c:	4689      	mov	r9, r1
 800658e:	4630      	mov	r0, r6
 8006590:	4639      	mov	r1, r7
 8006592:	f7f9 feab 	bl	80002ec <__adddf3>
 8006596:	2400      	movs	r4, #0
 8006598:	4632      	mov	r2, r6
 800659a:	463b      	mov	r3, r7
 800659c:	4620      	mov	r0, r4
 800659e:	460d      	mov	r5, r1
 80065a0:	f7f9 fea2 	bl	80002e8 <__aeabi_dsub>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	4640      	mov	r0, r8
 80065aa:	4649      	mov	r1, r9
 80065ac:	f7f9 fe9c 	bl	80002e8 <__aeabi_dsub>
 80065b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065b8:	2300      	movs	r3, #0
 80065ba:	9304      	str	r3, [sp, #16]
 80065bc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80065c0:	4606      	mov	r6, r0
 80065c2:	460f      	mov	r7, r1
 80065c4:	465b      	mov	r3, fp
 80065c6:	4652      	mov	r2, sl
 80065c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065cc:	f7f9 fe8c 	bl	80002e8 <__aeabi_dsub>
 80065d0:	4622      	mov	r2, r4
 80065d2:	462b      	mov	r3, r5
 80065d4:	f7fa f840 	bl	8000658 <__aeabi_dmul>
 80065d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065dc:	4680      	mov	r8, r0
 80065de:	4689      	mov	r9, r1
 80065e0:	4630      	mov	r0, r6
 80065e2:	4639      	mov	r1, r7
 80065e4:	f7fa f838 	bl	8000658 <__aeabi_dmul>
 80065e8:	4602      	mov	r2, r0
 80065ea:	460b      	mov	r3, r1
 80065ec:	4640      	mov	r0, r8
 80065ee:	4649      	mov	r1, r9
 80065f0:	f7f9 fe7c 	bl	80002ec <__adddf3>
 80065f4:	465b      	mov	r3, fp
 80065f6:	4606      	mov	r6, r0
 80065f8:	460f      	mov	r7, r1
 80065fa:	4652      	mov	r2, sl
 80065fc:	4620      	mov	r0, r4
 80065fe:	4629      	mov	r1, r5
 8006600:	f7fa f82a 	bl	8000658 <__aeabi_dmul>
 8006604:	460b      	mov	r3, r1
 8006606:	4602      	mov	r2, r0
 8006608:	4680      	mov	r8, r0
 800660a:	4689      	mov	r9, r1
 800660c:	4630      	mov	r0, r6
 800660e:	4639      	mov	r1, r7
 8006610:	f7f9 fe6c 	bl	80002ec <__adddf3>
 8006614:	4b17      	ldr	r3, [pc, #92]	@ (8006674 <__ieee754_pow+0x424>)
 8006616:	4299      	cmp	r1, r3
 8006618:	4604      	mov	r4, r0
 800661a:	460d      	mov	r5, r1
 800661c:	468b      	mov	fp, r1
 800661e:	f340 820b 	ble.w	8006a38 <__ieee754_pow+0x7e8>
 8006622:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006626:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800662a:	4303      	orrs	r3, r0
 800662c:	f000 81ea 	beq.w	8006a04 <__ieee754_pow+0x7b4>
 8006630:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006634:	2200      	movs	r2, #0
 8006636:	2300      	movs	r3, #0
 8006638:	f7fa fa80 	bl	8000b3c <__aeabi_dcmplt>
 800663c:	3800      	subs	r0, #0
 800663e:	bf18      	it	ne
 8006640:	2001      	movne	r0, #1
 8006642:	e713      	b.n	800646c <__ieee754_pow+0x21c>
 8006644:	f3af 8000 	nop.w
 8006648:	60000000 	.word	0x60000000
 800664c:	3ff71547 	.word	0x3ff71547
 8006650:	f85ddf44 	.word	0xf85ddf44
 8006654:	3e54ae0b 	.word	0x3e54ae0b
 8006658:	55555555 	.word	0x55555555
 800665c:	3fd55555 	.word	0x3fd55555
 8006660:	652b82fe 	.word	0x652b82fe
 8006664:	3ff71547 	.word	0x3ff71547
 8006668:	3ff00000 	.word	0x3ff00000
 800666c:	3fd00000 	.word	0x3fd00000
 8006670:	3fe00000 	.word	0x3fe00000
 8006674:	408fffff 	.word	0x408fffff
 8006678:	4bd5      	ldr	r3, [pc, #852]	@ (80069d0 <__ieee754_pow+0x780>)
 800667a:	ea08 0303 	and.w	r3, r8, r3
 800667e:	2200      	movs	r2, #0
 8006680:	b92b      	cbnz	r3, 800668e <__ieee754_pow+0x43e>
 8006682:	4bd4      	ldr	r3, [pc, #848]	@ (80069d4 <__ieee754_pow+0x784>)
 8006684:	f7f9 ffe8 	bl	8000658 <__aeabi_dmul>
 8006688:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800668c:	468b      	mov	fp, r1
 800668e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8006692:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006696:	4413      	add	r3, r2
 8006698:	930a      	str	r3, [sp, #40]	@ 0x28
 800669a:	4bcf      	ldr	r3, [pc, #828]	@ (80069d8 <__ieee754_pow+0x788>)
 800669c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80066a0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80066a4:	459b      	cmp	fp, r3
 80066a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80066aa:	dd08      	ble.n	80066be <__ieee754_pow+0x46e>
 80066ac:	4bcb      	ldr	r3, [pc, #812]	@ (80069dc <__ieee754_pow+0x78c>)
 80066ae:	459b      	cmp	fp, r3
 80066b0:	f340 81a5 	ble.w	80069fe <__ieee754_pow+0x7ae>
 80066b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066b6:	3301      	adds	r3, #1
 80066b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066ba:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80066be:	f04f 0a00 	mov.w	sl, #0
 80066c2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80066c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066c8:	4bc5      	ldr	r3, [pc, #788]	@ (80069e0 <__ieee754_pow+0x790>)
 80066ca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80066ce:	ed93 7b00 	vldr	d7, [r3]
 80066d2:	4629      	mov	r1, r5
 80066d4:	ec53 2b17 	vmov	r2, r3, d7
 80066d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80066dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80066e0:	f7f9 fe02 	bl	80002e8 <__aeabi_dsub>
 80066e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066e8:	4606      	mov	r6, r0
 80066ea:	460f      	mov	r7, r1
 80066ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066f0:	f7f9 fdfc 	bl	80002ec <__adddf3>
 80066f4:	4602      	mov	r2, r0
 80066f6:	460b      	mov	r3, r1
 80066f8:	2000      	movs	r0, #0
 80066fa:	49ba      	ldr	r1, [pc, #744]	@ (80069e4 <__ieee754_pow+0x794>)
 80066fc:	f7fa f8d6 	bl	80008ac <__aeabi_ddiv>
 8006700:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8006704:	4602      	mov	r2, r0
 8006706:	460b      	mov	r3, r1
 8006708:	4630      	mov	r0, r6
 800670a:	4639      	mov	r1, r7
 800670c:	f7f9 ffa4 	bl	8000658 <__aeabi_dmul>
 8006710:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006714:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8006718:	106d      	asrs	r5, r5, #1
 800671a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800671e:	f04f 0b00 	mov.w	fp, #0
 8006722:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8006726:	4661      	mov	r1, ip
 8006728:	2200      	movs	r2, #0
 800672a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800672e:	4658      	mov	r0, fp
 8006730:	46e1      	mov	r9, ip
 8006732:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8006736:	4614      	mov	r4, r2
 8006738:	461d      	mov	r5, r3
 800673a:	f7f9 ff8d 	bl	8000658 <__aeabi_dmul>
 800673e:	4602      	mov	r2, r0
 8006740:	460b      	mov	r3, r1
 8006742:	4630      	mov	r0, r6
 8006744:	4639      	mov	r1, r7
 8006746:	f7f9 fdcf 	bl	80002e8 <__aeabi_dsub>
 800674a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800674e:	4606      	mov	r6, r0
 8006750:	460f      	mov	r7, r1
 8006752:	4620      	mov	r0, r4
 8006754:	4629      	mov	r1, r5
 8006756:	f7f9 fdc7 	bl	80002e8 <__aeabi_dsub>
 800675a:	4602      	mov	r2, r0
 800675c:	460b      	mov	r3, r1
 800675e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006762:	f7f9 fdc1 	bl	80002e8 <__aeabi_dsub>
 8006766:	465a      	mov	r2, fp
 8006768:	464b      	mov	r3, r9
 800676a:	f7f9 ff75 	bl	8000658 <__aeabi_dmul>
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4630      	mov	r0, r6
 8006774:	4639      	mov	r1, r7
 8006776:	f7f9 fdb7 	bl	80002e8 <__aeabi_dsub>
 800677a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800677e:	f7f9 ff6b 	bl	8000658 <__aeabi_dmul>
 8006782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006786:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800678a:	4610      	mov	r0, r2
 800678c:	4619      	mov	r1, r3
 800678e:	f7f9 ff63 	bl	8000658 <__aeabi_dmul>
 8006792:	a37d      	add	r3, pc, #500	@ (adr r3, 8006988 <__ieee754_pow+0x738>)
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006798:	4604      	mov	r4, r0
 800679a:	460d      	mov	r5, r1
 800679c:	f7f9 ff5c 	bl	8000658 <__aeabi_dmul>
 80067a0:	a37b      	add	r3, pc, #492	@ (adr r3, 8006990 <__ieee754_pow+0x740>)
 80067a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a6:	f7f9 fda1 	bl	80002ec <__adddf3>
 80067aa:	4622      	mov	r2, r4
 80067ac:	462b      	mov	r3, r5
 80067ae:	f7f9 ff53 	bl	8000658 <__aeabi_dmul>
 80067b2:	a379      	add	r3, pc, #484	@ (adr r3, 8006998 <__ieee754_pow+0x748>)
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	f7f9 fd98 	bl	80002ec <__adddf3>
 80067bc:	4622      	mov	r2, r4
 80067be:	462b      	mov	r3, r5
 80067c0:	f7f9 ff4a 	bl	8000658 <__aeabi_dmul>
 80067c4:	a376      	add	r3, pc, #472	@ (adr r3, 80069a0 <__ieee754_pow+0x750>)
 80067c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ca:	f7f9 fd8f 	bl	80002ec <__adddf3>
 80067ce:	4622      	mov	r2, r4
 80067d0:	462b      	mov	r3, r5
 80067d2:	f7f9 ff41 	bl	8000658 <__aeabi_dmul>
 80067d6:	a374      	add	r3, pc, #464	@ (adr r3, 80069a8 <__ieee754_pow+0x758>)
 80067d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067dc:	f7f9 fd86 	bl	80002ec <__adddf3>
 80067e0:	4622      	mov	r2, r4
 80067e2:	462b      	mov	r3, r5
 80067e4:	f7f9 ff38 	bl	8000658 <__aeabi_dmul>
 80067e8:	a371      	add	r3, pc, #452	@ (adr r3, 80069b0 <__ieee754_pow+0x760>)
 80067ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ee:	f7f9 fd7d 	bl	80002ec <__adddf3>
 80067f2:	4622      	mov	r2, r4
 80067f4:	4606      	mov	r6, r0
 80067f6:	460f      	mov	r7, r1
 80067f8:	462b      	mov	r3, r5
 80067fa:	4620      	mov	r0, r4
 80067fc:	4629      	mov	r1, r5
 80067fe:	f7f9 ff2b 	bl	8000658 <__aeabi_dmul>
 8006802:	4602      	mov	r2, r0
 8006804:	460b      	mov	r3, r1
 8006806:	4630      	mov	r0, r6
 8006808:	4639      	mov	r1, r7
 800680a:	f7f9 ff25 	bl	8000658 <__aeabi_dmul>
 800680e:	465a      	mov	r2, fp
 8006810:	4604      	mov	r4, r0
 8006812:	460d      	mov	r5, r1
 8006814:	464b      	mov	r3, r9
 8006816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800681a:	f7f9 fd67 	bl	80002ec <__adddf3>
 800681e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006822:	f7f9 ff19 	bl	8000658 <__aeabi_dmul>
 8006826:	4622      	mov	r2, r4
 8006828:	462b      	mov	r3, r5
 800682a:	f7f9 fd5f 	bl	80002ec <__adddf3>
 800682e:	465a      	mov	r2, fp
 8006830:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006834:	464b      	mov	r3, r9
 8006836:	4658      	mov	r0, fp
 8006838:	4649      	mov	r1, r9
 800683a:	f7f9 ff0d 	bl	8000658 <__aeabi_dmul>
 800683e:	4b6a      	ldr	r3, [pc, #424]	@ (80069e8 <__ieee754_pow+0x798>)
 8006840:	2200      	movs	r2, #0
 8006842:	4606      	mov	r6, r0
 8006844:	460f      	mov	r7, r1
 8006846:	f7f9 fd51 	bl	80002ec <__adddf3>
 800684a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800684e:	f7f9 fd4d 	bl	80002ec <__adddf3>
 8006852:	46d8      	mov	r8, fp
 8006854:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8006858:	460d      	mov	r5, r1
 800685a:	465a      	mov	r2, fp
 800685c:	460b      	mov	r3, r1
 800685e:	4640      	mov	r0, r8
 8006860:	4649      	mov	r1, r9
 8006862:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8006866:	f7f9 fef7 	bl	8000658 <__aeabi_dmul>
 800686a:	465c      	mov	r4, fp
 800686c:	4680      	mov	r8, r0
 800686e:	4689      	mov	r9, r1
 8006870:	4b5d      	ldr	r3, [pc, #372]	@ (80069e8 <__ieee754_pow+0x798>)
 8006872:	2200      	movs	r2, #0
 8006874:	4620      	mov	r0, r4
 8006876:	4629      	mov	r1, r5
 8006878:	f7f9 fd36 	bl	80002e8 <__aeabi_dsub>
 800687c:	4632      	mov	r2, r6
 800687e:	463b      	mov	r3, r7
 8006880:	f7f9 fd32 	bl	80002e8 <__aeabi_dsub>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800688c:	f7f9 fd2c 	bl	80002e8 <__aeabi_dsub>
 8006890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006894:	f7f9 fee0 	bl	8000658 <__aeabi_dmul>
 8006898:	4622      	mov	r2, r4
 800689a:	4606      	mov	r6, r0
 800689c:	460f      	mov	r7, r1
 800689e:	462b      	mov	r3, r5
 80068a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068a4:	f7f9 fed8 	bl	8000658 <__aeabi_dmul>
 80068a8:	4602      	mov	r2, r0
 80068aa:	460b      	mov	r3, r1
 80068ac:	4630      	mov	r0, r6
 80068ae:	4639      	mov	r1, r7
 80068b0:	f7f9 fd1c 	bl	80002ec <__adddf3>
 80068b4:	4606      	mov	r6, r0
 80068b6:	460f      	mov	r7, r1
 80068b8:	4602      	mov	r2, r0
 80068ba:	460b      	mov	r3, r1
 80068bc:	4640      	mov	r0, r8
 80068be:	4649      	mov	r1, r9
 80068c0:	f7f9 fd14 	bl	80002ec <__adddf3>
 80068c4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80068c8:	a33b      	add	r3, pc, #236	@ (adr r3, 80069b8 <__ieee754_pow+0x768>)
 80068ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ce:	4658      	mov	r0, fp
 80068d0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80068d4:	460d      	mov	r5, r1
 80068d6:	f7f9 febf 	bl	8000658 <__aeabi_dmul>
 80068da:	465c      	mov	r4, fp
 80068dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068e0:	4642      	mov	r2, r8
 80068e2:	464b      	mov	r3, r9
 80068e4:	4620      	mov	r0, r4
 80068e6:	4629      	mov	r1, r5
 80068e8:	f7f9 fcfe 	bl	80002e8 <__aeabi_dsub>
 80068ec:	4602      	mov	r2, r0
 80068ee:	460b      	mov	r3, r1
 80068f0:	4630      	mov	r0, r6
 80068f2:	4639      	mov	r1, r7
 80068f4:	f7f9 fcf8 	bl	80002e8 <__aeabi_dsub>
 80068f8:	a331      	add	r3, pc, #196	@ (adr r3, 80069c0 <__ieee754_pow+0x770>)
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	f7f9 feab 	bl	8000658 <__aeabi_dmul>
 8006902:	a331      	add	r3, pc, #196	@ (adr r3, 80069c8 <__ieee754_pow+0x778>)
 8006904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006908:	4606      	mov	r6, r0
 800690a:	460f      	mov	r7, r1
 800690c:	4620      	mov	r0, r4
 800690e:	4629      	mov	r1, r5
 8006910:	f7f9 fea2 	bl	8000658 <__aeabi_dmul>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	4630      	mov	r0, r6
 800691a:	4639      	mov	r1, r7
 800691c:	f7f9 fce6 	bl	80002ec <__adddf3>
 8006920:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006922:	4b32      	ldr	r3, [pc, #200]	@ (80069ec <__ieee754_pow+0x79c>)
 8006924:	4413      	add	r3, r2
 8006926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692a:	f7f9 fcdf 	bl	80002ec <__adddf3>
 800692e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006932:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006934:	f7f9 fe26 	bl	8000584 <__aeabi_i2d>
 8006938:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800693a:	4b2d      	ldr	r3, [pc, #180]	@ (80069f0 <__ieee754_pow+0x7a0>)
 800693c:	4413      	add	r3, r2
 800693e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006942:	4606      	mov	r6, r0
 8006944:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006948:	460f      	mov	r7, r1
 800694a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800694e:	f7f9 fccd 	bl	80002ec <__adddf3>
 8006952:	4642      	mov	r2, r8
 8006954:	464b      	mov	r3, r9
 8006956:	f7f9 fcc9 	bl	80002ec <__adddf3>
 800695a:	4632      	mov	r2, r6
 800695c:	463b      	mov	r3, r7
 800695e:	f7f9 fcc5 	bl	80002ec <__adddf3>
 8006962:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8006966:	4632      	mov	r2, r6
 8006968:	463b      	mov	r3, r7
 800696a:	4658      	mov	r0, fp
 800696c:	460d      	mov	r5, r1
 800696e:	f7f9 fcbb 	bl	80002e8 <__aeabi_dsub>
 8006972:	4642      	mov	r2, r8
 8006974:	464b      	mov	r3, r9
 8006976:	f7f9 fcb7 	bl	80002e8 <__aeabi_dsub>
 800697a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800697e:	f7f9 fcb3 	bl	80002e8 <__aeabi_dsub>
 8006982:	465c      	mov	r4, fp
 8006984:	e036      	b.n	80069f4 <__ieee754_pow+0x7a4>
 8006986:	bf00      	nop
 8006988:	4a454eef 	.word	0x4a454eef
 800698c:	3fca7e28 	.word	0x3fca7e28
 8006990:	93c9db65 	.word	0x93c9db65
 8006994:	3fcd864a 	.word	0x3fcd864a
 8006998:	a91d4101 	.word	0xa91d4101
 800699c:	3fd17460 	.word	0x3fd17460
 80069a0:	518f264d 	.word	0x518f264d
 80069a4:	3fd55555 	.word	0x3fd55555
 80069a8:	db6fabff 	.word	0xdb6fabff
 80069ac:	3fdb6db6 	.word	0x3fdb6db6
 80069b0:	33333303 	.word	0x33333303
 80069b4:	3fe33333 	.word	0x3fe33333
 80069b8:	e0000000 	.word	0xe0000000
 80069bc:	3feec709 	.word	0x3feec709
 80069c0:	dc3a03fd 	.word	0xdc3a03fd
 80069c4:	3feec709 	.word	0x3feec709
 80069c8:	145b01f5 	.word	0x145b01f5
 80069cc:	be3e2fe0 	.word	0xbe3e2fe0
 80069d0:	7ff00000 	.word	0x7ff00000
 80069d4:	43400000 	.word	0x43400000
 80069d8:	0003988e 	.word	0x0003988e
 80069dc:	000bb679 	.word	0x000bb679
 80069e0:	0800ba70 	.word	0x0800ba70
 80069e4:	3ff00000 	.word	0x3ff00000
 80069e8:	40080000 	.word	0x40080000
 80069ec:	0800ba50 	.word	0x0800ba50
 80069f0:	0800ba60 	.word	0x0800ba60
 80069f4:	4602      	mov	r2, r0
 80069f6:	460b      	mov	r3, r1
 80069f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069fc:	e5d6      	b.n	80065ac <__ieee754_pow+0x35c>
 80069fe:	f04f 0a01 	mov.w	sl, #1
 8006a02:	e65e      	b.n	80066c2 <__ieee754_pow+0x472>
 8006a04:	a3b5      	add	r3, pc, #724	@ (adr r3, 8006cdc <__ieee754_pow+0xa8c>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	4639      	mov	r1, r7
 8006a0e:	f7f9 fc6d 	bl	80002ec <__adddf3>
 8006a12:	4642      	mov	r2, r8
 8006a14:	e9cd 0100 	strd	r0, r1, [sp]
 8006a18:	464b      	mov	r3, r9
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	f7f9 fc63 	bl	80002e8 <__aeabi_dsub>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a2a:	f7fa f8a5 	bl	8000b78 <__aeabi_dcmpgt>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	f47f adfe 	bne.w	8006630 <__ieee754_pow+0x3e0>
 8006a34:	4ba2      	ldr	r3, [pc, #648]	@ (8006cc0 <__ieee754_pow+0xa70>)
 8006a36:	e022      	b.n	8006a7e <__ieee754_pow+0x82e>
 8006a38:	4ca2      	ldr	r4, [pc, #648]	@ (8006cc4 <__ieee754_pow+0xa74>)
 8006a3a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006a3e:	42a3      	cmp	r3, r4
 8006a40:	d919      	bls.n	8006a76 <__ieee754_pow+0x826>
 8006a42:	4ba1      	ldr	r3, [pc, #644]	@ (8006cc8 <__ieee754_pow+0xa78>)
 8006a44:	440b      	add	r3, r1
 8006a46:	4303      	orrs	r3, r0
 8006a48:	d009      	beq.n	8006a5e <__ieee754_pow+0x80e>
 8006a4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2300      	movs	r3, #0
 8006a52:	f7fa f873 	bl	8000b3c <__aeabi_dcmplt>
 8006a56:	3800      	subs	r0, #0
 8006a58:	bf18      	it	ne
 8006a5a:	2001      	movne	r0, #1
 8006a5c:	e512      	b.n	8006484 <__ieee754_pow+0x234>
 8006a5e:	4642      	mov	r2, r8
 8006a60:	464b      	mov	r3, r9
 8006a62:	f7f9 fc41 	bl	80002e8 <__aeabi_dsub>
 8006a66:	4632      	mov	r2, r6
 8006a68:	463b      	mov	r3, r7
 8006a6a:	f7fa f87b 	bl	8000b64 <__aeabi_dcmpge>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	d1eb      	bne.n	8006a4a <__ieee754_pow+0x7fa>
 8006a72:	4b96      	ldr	r3, [pc, #600]	@ (8006ccc <__ieee754_pow+0xa7c>)
 8006a74:	e003      	b.n	8006a7e <__ieee754_pow+0x82e>
 8006a76:	4a96      	ldr	r2, [pc, #600]	@ (8006cd0 <__ieee754_pow+0xa80>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	f240 80e7 	bls.w	8006c4c <__ieee754_pow+0x9fc>
 8006a7e:	151b      	asrs	r3, r3, #20
 8006a80:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8006a84:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8006a88:	fa4a fa03 	asr.w	sl, sl, r3
 8006a8c:	44da      	add	sl, fp
 8006a8e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006a92:	4890      	ldr	r0, [pc, #576]	@ (8006cd4 <__ieee754_pow+0xa84>)
 8006a94:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8006a98:	4108      	asrs	r0, r1
 8006a9a:	ea00 030a 	and.w	r3, r0, sl
 8006a9e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006aa2:	f1c1 0114 	rsb	r1, r1, #20
 8006aa6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8006aaa:	fa4a fa01 	asr.w	sl, sl, r1
 8006aae:	f1bb 0f00 	cmp.w	fp, #0
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	f04f 0200 	mov.w	r2, #0
 8006aba:	bfb8      	it	lt
 8006abc:	f1ca 0a00 	rsblt	sl, sl, #0
 8006ac0:	f7f9 fc12 	bl	80002e8 <__aeabi_dsub>
 8006ac4:	4680      	mov	r8, r0
 8006ac6:	4689      	mov	r9, r1
 8006ac8:	4632      	mov	r2, r6
 8006aca:	463b      	mov	r3, r7
 8006acc:	4640      	mov	r0, r8
 8006ace:	4649      	mov	r1, r9
 8006ad0:	f7f9 fc0c 	bl	80002ec <__adddf3>
 8006ad4:	2400      	movs	r4, #0
 8006ad6:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c80 <__ieee754_pow+0xa30>)
 8006ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006adc:	4620      	mov	r0, r4
 8006ade:	460d      	mov	r5, r1
 8006ae0:	f7f9 fdba 	bl	8000658 <__aeabi_dmul>
 8006ae4:	4642      	mov	r2, r8
 8006ae6:	e9cd 0100 	strd	r0, r1, [sp]
 8006aea:	464b      	mov	r3, r9
 8006aec:	4620      	mov	r0, r4
 8006aee:	4629      	mov	r1, r5
 8006af0:	f7f9 fbfa 	bl	80002e8 <__aeabi_dsub>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4630      	mov	r0, r6
 8006afa:	4639      	mov	r1, r7
 8006afc:	f7f9 fbf4 	bl	80002e8 <__aeabi_dsub>
 8006b00:	a361      	add	r3, pc, #388	@ (adr r3, 8006c88 <__ieee754_pow+0xa38>)
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	f7f9 fda7 	bl	8000658 <__aeabi_dmul>
 8006b0a:	a361      	add	r3, pc, #388	@ (adr r3, 8006c90 <__ieee754_pow+0xa40>)
 8006b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b10:	4680      	mov	r8, r0
 8006b12:	4689      	mov	r9, r1
 8006b14:	4620      	mov	r0, r4
 8006b16:	4629      	mov	r1, r5
 8006b18:	f7f9 fd9e 	bl	8000658 <__aeabi_dmul>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4640      	mov	r0, r8
 8006b22:	4649      	mov	r1, r9
 8006b24:	f7f9 fbe2 	bl	80002ec <__adddf3>
 8006b28:	4604      	mov	r4, r0
 8006b2a:	460d      	mov	r5, r1
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	460b      	mov	r3, r1
 8006b30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b34:	f7f9 fbda 	bl	80002ec <__adddf3>
 8006b38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	4689      	mov	r9, r1
 8006b40:	f7f9 fbd2 	bl	80002e8 <__aeabi_dsub>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	4620      	mov	r0, r4
 8006b4a:	4629      	mov	r1, r5
 8006b4c:	f7f9 fbcc 	bl	80002e8 <__aeabi_dsub>
 8006b50:	4642      	mov	r2, r8
 8006b52:	4606      	mov	r6, r0
 8006b54:	460f      	mov	r7, r1
 8006b56:	464b      	mov	r3, r9
 8006b58:	4640      	mov	r0, r8
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	f7f9 fd7c 	bl	8000658 <__aeabi_dmul>
 8006b60:	a34d      	add	r3, pc, #308	@ (adr r3, 8006c98 <__ieee754_pow+0xa48>)
 8006b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b66:	4604      	mov	r4, r0
 8006b68:	460d      	mov	r5, r1
 8006b6a:	f7f9 fd75 	bl	8000658 <__aeabi_dmul>
 8006b6e:	a34c      	add	r3, pc, #304	@ (adr r3, 8006ca0 <__ieee754_pow+0xa50>)
 8006b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b74:	f7f9 fbb8 	bl	80002e8 <__aeabi_dsub>
 8006b78:	4622      	mov	r2, r4
 8006b7a:	462b      	mov	r3, r5
 8006b7c:	f7f9 fd6c 	bl	8000658 <__aeabi_dmul>
 8006b80:	a349      	add	r3, pc, #292	@ (adr r3, 8006ca8 <__ieee754_pow+0xa58>)
 8006b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b86:	f7f9 fbb1 	bl	80002ec <__adddf3>
 8006b8a:	4622      	mov	r2, r4
 8006b8c:	462b      	mov	r3, r5
 8006b8e:	f7f9 fd63 	bl	8000658 <__aeabi_dmul>
 8006b92:	a347      	add	r3, pc, #284	@ (adr r3, 8006cb0 <__ieee754_pow+0xa60>)
 8006b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b98:	f7f9 fba6 	bl	80002e8 <__aeabi_dsub>
 8006b9c:	4622      	mov	r2, r4
 8006b9e:	462b      	mov	r3, r5
 8006ba0:	f7f9 fd5a 	bl	8000658 <__aeabi_dmul>
 8006ba4:	a344      	add	r3, pc, #272	@ (adr r3, 8006cb8 <__ieee754_pow+0xa68>)
 8006ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006baa:	f7f9 fb9f 	bl	80002ec <__adddf3>
 8006bae:	4622      	mov	r2, r4
 8006bb0:	462b      	mov	r3, r5
 8006bb2:	f7f9 fd51 	bl	8000658 <__aeabi_dmul>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	4640      	mov	r0, r8
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	f7f9 fb93 	bl	80002e8 <__aeabi_dsub>
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4640      	mov	r0, r8
 8006bcc:	4649      	mov	r1, r9
 8006bce:	f7f9 fd43 	bl	8000658 <__aeabi_dmul>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	e9cd 0100 	strd	r0, r1, [sp]
 8006bd8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	f7f9 fb82 	bl	80002e8 <__aeabi_dsub>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bec:	f7f9 fe5e 	bl	80008ac <__aeabi_ddiv>
 8006bf0:	4632      	mov	r2, r6
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	460d      	mov	r5, r1
 8006bf6:	463b      	mov	r3, r7
 8006bf8:	4640      	mov	r0, r8
 8006bfa:	4649      	mov	r1, r9
 8006bfc:	f7f9 fd2c 	bl	8000658 <__aeabi_dmul>
 8006c00:	4632      	mov	r2, r6
 8006c02:	463b      	mov	r3, r7
 8006c04:	f7f9 fb72 	bl	80002ec <__adddf3>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	4629      	mov	r1, r5
 8006c10:	f7f9 fb6a 	bl	80002e8 <__aeabi_dsub>
 8006c14:	4642      	mov	r2, r8
 8006c16:	464b      	mov	r3, r9
 8006c18:	f7f9 fb66 	bl	80002e8 <__aeabi_dsub>
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	4602      	mov	r2, r0
 8006c20:	492d      	ldr	r1, [pc, #180]	@ (8006cd8 <__ieee754_pow+0xa88>)
 8006c22:	2000      	movs	r0, #0
 8006c24:	f7f9 fb60 	bl	80002e8 <__aeabi_dsub>
 8006c28:	ec41 0b10 	vmov	d0, r0, r1
 8006c2c:	ee10 3a90 	vmov	r3, s1
 8006c30:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006c34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c38:	da0b      	bge.n	8006c52 <__ieee754_pow+0xa02>
 8006c3a:	4650      	mov	r0, sl
 8006c3c:	f000 f85c 	bl	8006cf8 <scalbn>
 8006c40:	ec51 0b10 	vmov	r0, r1, d0
 8006c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c48:	f7ff bb6d 	b.w	8006326 <__ieee754_pow+0xd6>
 8006c4c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006c50:	e73a      	b.n	8006ac8 <__ieee754_pow+0x878>
 8006c52:	ec51 0b10 	vmov	r0, r1, d0
 8006c56:	4619      	mov	r1, r3
 8006c58:	e7f4      	b.n	8006c44 <__ieee754_pow+0x9f4>
 8006c5a:	491f      	ldr	r1, [pc, #124]	@ (8006cd8 <__ieee754_pow+0xa88>)
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f7ff bb14 	b.w	800628a <__ieee754_pow+0x3a>
 8006c62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c66:	f7ff bb10 	b.w	800628a <__ieee754_pow+0x3a>
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	4639      	mov	r1, r7
 8006c6e:	f7ff bb0c 	b.w	800628a <__ieee754_pow+0x3a>
 8006c72:	460c      	mov	r4, r1
 8006c74:	f7ff bb69 	b.w	800634a <__ieee754_pow+0xfa>
 8006c78:	2400      	movs	r4, #0
 8006c7a:	f7ff bb4b 	b.w	8006314 <__ieee754_pow+0xc4>
 8006c7e:	bf00      	nop
 8006c80:	00000000 	.word	0x00000000
 8006c84:	3fe62e43 	.word	0x3fe62e43
 8006c88:	fefa39ef 	.word	0xfefa39ef
 8006c8c:	3fe62e42 	.word	0x3fe62e42
 8006c90:	0ca86c39 	.word	0x0ca86c39
 8006c94:	be205c61 	.word	0xbe205c61
 8006c98:	72bea4d0 	.word	0x72bea4d0
 8006c9c:	3e663769 	.word	0x3e663769
 8006ca0:	c5d26bf1 	.word	0xc5d26bf1
 8006ca4:	3ebbbd41 	.word	0x3ebbbd41
 8006ca8:	af25de2c 	.word	0xaf25de2c
 8006cac:	3f11566a 	.word	0x3f11566a
 8006cb0:	16bebd93 	.word	0x16bebd93
 8006cb4:	3f66c16c 	.word	0x3f66c16c
 8006cb8:	5555553e 	.word	0x5555553e
 8006cbc:	3fc55555 	.word	0x3fc55555
 8006cc0:	40900000 	.word	0x40900000
 8006cc4:	4090cbff 	.word	0x4090cbff
 8006cc8:	3f6f3400 	.word	0x3f6f3400
 8006ccc:	4090cc00 	.word	0x4090cc00
 8006cd0:	3fe00000 	.word	0x3fe00000
 8006cd4:	fff00000 	.word	0xfff00000
 8006cd8:	3ff00000 	.word	0x3ff00000
 8006cdc:	652b82fe 	.word	0x652b82fe
 8006ce0:	3c971547 	.word	0x3c971547

08006ce4 <fabs>:
 8006ce4:	ec51 0b10 	vmov	r0, r1, d0
 8006ce8:	4602      	mov	r2, r0
 8006cea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006cee:	ec43 2b10 	vmov	d0, r2, r3
 8006cf2:	4770      	bx	lr
 8006cf4:	0000      	movs	r0, r0
	...

08006cf8 <scalbn>:
 8006cf8:	b570      	push	{r4, r5, r6, lr}
 8006cfa:	ec55 4b10 	vmov	r4, r5, d0
 8006cfe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006d02:	4606      	mov	r6, r0
 8006d04:	462b      	mov	r3, r5
 8006d06:	b991      	cbnz	r1, 8006d2e <scalbn+0x36>
 8006d08:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006d0c:	4323      	orrs	r3, r4
 8006d0e:	d03b      	beq.n	8006d88 <scalbn+0x90>
 8006d10:	4b33      	ldr	r3, [pc, #204]	@ (8006de0 <scalbn+0xe8>)
 8006d12:	4620      	mov	r0, r4
 8006d14:	4629      	mov	r1, r5
 8006d16:	2200      	movs	r2, #0
 8006d18:	f7f9 fc9e 	bl	8000658 <__aeabi_dmul>
 8006d1c:	4b31      	ldr	r3, [pc, #196]	@ (8006de4 <scalbn+0xec>)
 8006d1e:	429e      	cmp	r6, r3
 8006d20:	4604      	mov	r4, r0
 8006d22:	460d      	mov	r5, r1
 8006d24:	da0f      	bge.n	8006d46 <scalbn+0x4e>
 8006d26:	a326      	add	r3, pc, #152	@ (adr r3, 8006dc0 <scalbn+0xc8>)
 8006d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2c:	e01e      	b.n	8006d6c <scalbn+0x74>
 8006d2e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006d32:	4291      	cmp	r1, r2
 8006d34:	d10b      	bne.n	8006d4e <scalbn+0x56>
 8006d36:	4622      	mov	r2, r4
 8006d38:	4620      	mov	r0, r4
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	f7f9 fad6 	bl	80002ec <__adddf3>
 8006d40:	4604      	mov	r4, r0
 8006d42:	460d      	mov	r5, r1
 8006d44:	e020      	b.n	8006d88 <scalbn+0x90>
 8006d46:	460b      	mov	r3, r1
 8006d48:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006d4c:	3936      	subs	r1, #54	@ 0x36
 8006d4e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006d52:	4296      	cmp	r6, r2
 8006d54:	dd0d      	ble.n	8006d72 <scalbn+0x7a>
 8006d56:	2d00      	cmp	r5, #0
 8006d58:	a11b      	add	r1, pc, #108	@ (adr r1, 8006dc8 <scalbn+0xd0>)
 8006d5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d5e:	da02      	bge.n	8006d66 <scalbn+0x6e>
 8006d60:	a11b      	add	r1, pc, #108	@ (adr r1, 8006dd0 <scalbn+0xd8>)
 8006d62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d66:	a318      	add	r3, pc, #96	@ (adr r3, 8006dc8 <scalbn+0xd0>)
 8006d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6c:	f7f9 fc74 	bl	8000658 <__aeabi_dmul>
 8006d70:	e7e6      	b.n	8006d40 <scalbn+0x48>
 8006d72:	1872      	adds	r2, r6, r1
 8006d74:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006d78:	428a      	cmp	r2, r1
 8006d7a:	dcec      	bgt.n	8006d56 <scalbn+0x5e>
 8006d7c:	2a00      	cmp	r2, #0
 8006d7e:	dd06      	ble.n	8006d8e <scalbn+0x96>
 8006d80:	f36f 531e 	bfc	r3, #20, #11
 8006d84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006d88:	ec45 4b10 	vmov	d0, r4, r5
 8006d8c:	bd70      	pop	{r4, r5, r6, pc}
 8006d8e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006d92:	da08      	bge.n	8006da6 <scalbn+0xae>
 8006d94:	2d00      	cmp	r5, #0
 8006d96:	a10a      	add	r1, pc, #40	@ (adr r1, 8006dc0 <scalbn+0xc8>)
 8006d98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d9c:	dac3      	bge.n	8006d26 <scalbn+0x2e>
 8006d9e:	a10e      	add	r1, pc, #56	@ (adr r1, 8006dd8 <scalbn+0xe0>)
 8006da0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006da4:	e7bf      	b.n	8006d26 <scalbn+0x2e>
 8006da6:	3236      	adds	r2, #54	@ 0x36
 8006da8:	f36f 531e 	bfc	r3, #20, #11
 8006dac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006db0:	4620      	mov	r0, r4
 8006db2:	4b0d      	ldr	r3, [pc, #52]	@ (8006de8 <scalbn+0xf0>)
 8006db4:	4629      	mov	r1, r5
 8006db6:	2200      	movs	r2, #0
 8006db8:	e7d8      	b.n	8006d6c <scalbn+0x74>
 8006dba:	bf00      	nop
 8006dbc:	f3af 8000 	nop.w
 8006dc0:	c2f8f359 	.word	0xc2f8f359
 8006dc4:	01a56e1f 	.word	0x01a56e1f
 8006dc8:	8800759c 	.word	0x8800759c
 8006dcc:	7e37e43c 	.word	0x7e37e43c
 8006dd0:	8800759c 	.word	0x8800759c
 8006dd4:	fe37e43c 	.word	0xfe37e43c
 8006dd8:	c2f8f359 	.word	0xc2f8f359
 8006ddc:	81a56e1f 	.word	0x81a56e1f
 8006de0:	43500000 	.word	0x43500000
 8006de4:	ffff3cb0 	.word	0xffff3cb0
 8006de8:	3c900000 	.word	0x3c900000

08006dec <with_errno>:
 8006dec:	b510      	push	{r4, lr}
 8006dee:	ed2d 8b02 	vpush	{d8}
 8006df2:	eeb0 8a40 	vmov.f32	s16, s0
 8006df6:	eef0 8a60 	vmov.f32	s17, s1
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	f001 fa00 	bl	8008200 <__errno>
 8006e00:	eeb0 0a48 	vmov.f32	s0, s16
 8006e04:	eef0 0a68 	vmov.f32	s1, s17
 8006e08:	ecbd 8b02 	vpop	{d8}
 8006e0c:	6004      	str	r4, [r0, #0]
 8006e0e:	bd10      	pop	{r4, pc}

08006e10 <xflow>:
 8006e10:	4603      	mov	r3, r0
 8006e12:	b507      	push	{r0, r1, r2, lr}
 8006e14:	ec51 0b10 	vmov	r0, r1, d0
 8006e18:	b183      	cbz	r3, 8006e3c <xflow+0x2c>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e20:	e9cd 2300 	strd	r2, r3, [sp]
 8006e24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e28:	f7f9 fc16 	bl	8000658 <__aeabi_dmul>
 8006e2c:	ec41 0b10 	vmov	d0, r0, r1
 8006e30:	2022      	movs	r0, #34	@ 0x22
 8006e32:	b003      	add	sp, #12
 8006e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e38:	f7ff bfd8 	b.w	8006dec <with_errno>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	e7ee      	b.n	8006e20 <xflow+0x10>
 8006e42:	0000      	movs	r0, r0
 8006e44:	0000      	movs	r0, r0
	...

08006e48 <__math_uflow>:
 8006e48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006e50 <__math_uflow+0x8>
 8006e4c:	f7ff bfe0 	b.w	8006e10 <xflow>
 8006e50:	00000000 	.word	0x00000000
 8006e54:	10000000 	.word	0x10000000

08006e58 <__math_oflow>:
 8006e58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006e60 <__math_oflow+0x8>
 8006e5c:	f7ff bfd8 	b.w	8006e10 <xflow>
 8006e60:	00000000 	.word	0x00000000
 8006e64:	70000000 	.word	0x70000000

08006e68 <__ieee754_sqrt>:
 8006e68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e6c:	4a66      	ldr	r2, [pc, #408]	@ (8007008 <__ieee754_sqrt+0x1a0>)
 8006e6e:	ec55 4b10 	vmov	r4, r5, d0
 8006e72:	43aa      	bics	r2, r5
 8006e74:	462b      	mov	r3, r5
 8006e76:	4621      	mov	r1, r4
 8006e78:	d110      	bne.n	8006e9c <__ieee754_sqrt+0x34>
 8006e7a:	4622      	mov	r2, r4
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	4629      	mov	r1, r5
 8006e80:	f7f9 fbea 	bl	8000658 <__aeabi_dmul>
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4620      	mov	r0, r4
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	f7f9 fa2e 	bl	80002ec <__adddf3>
 8006e90:	4604      	mov	r4, r0
 8006e92:	460d      	mov	r5, r1
 8006e94:	ec45 4b10 	vmov	d0, r4, r5
 8006e98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e9c:	2d00      	cmp	r5, #0
 8006e9e:	dc0e      	bgt.n	8006ebe <__ieee754_sqrt+0x56>
 8006ea0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006ea4:	4322      	orrs	r2, r4
 8006ea6:	d0f5      	beq.n	8006e94 <__ieee754_sqrt+0x2c>
 8006ea8:	b19d      	cbz	r5, 8006ed2 <__ieee754_sqrt+0x6a>
 8006eaa:	4622      	mov	r2, r4
 8006eac:	4620      	mov	r0, r4
 8006eae:	4629      	mov	r1, r5
 8006eb0:	f7f9 fa1a 	bl	80002e8 <__aeabi_dsub>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	f7f9 fcf8 	bl	80008ac <__aeabi_ddiv>
 8006ebc:	e7e8      	b.n	8006e90 <__ieee754_sqrt+0x28>
 8006ebe:	152a      	asrs	r2, r5, #20
 8006ec0:	d115      	bne.n	8006eee <__ieee754_sqrt+0x86>
 8006ec2:	2000      	movs	r0, #0
 8006ec4:	e009      	b.n	8006eda <__ieee754_sqrt+0x72>
 8006ec6:	0acb      	lsrs	r3, r1, #11
 8006ec8:	3a15      	subs	r2, #21
 8006eca:	0549      	lsls	r1, r1, #21
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0fa      	beq.n	8006ec6 <__ieee754_sqrt+0x5e>
 8006ed0:	e7f7      	b.n	8006ec2 <__ieee754_sqrt+0x5a>
 8006ed2:	462a      	mov	r2, r5
 8006ed4:	e7fa      	b.n	8006ecc <__ieee754_sqrt+0x64>
 8006ed6:	005b      	lsls	r3, r3, #1
 8006ed8:	3001      	adds	r0, #1
 8006eda:	02dc      	lsls	r4, r3, #11
 8006edc:	d5fb      	bpl.n	8006ed6 <__ieee754_sqrt+0x6e>
 8006ede:	1e44      	subs	r4, r0, #1
 8006ee0:	1b12      	subs	r2, r2, r4
 8006ee2:	f1c0 0420 	rsb	r4, r0, #32
 8006ee6:	fa21 f404 	lsr.w	r4, r1, r4
 8006eea:	4323      	orrs	r3, r4
 8006eec:	4081      	lsls	r1, r0
 8006eee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ef2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006efa:	07d2      	lsls	r2, r2, #31
 8006efc:	bf5c      	itt	pl
 8006efe:	005b      	lslpl	r3, r3, #1
 8006f00:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006f04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f08:	bf58      	it	pl
 8006f0a:	0049      	lslpl	r1, r1, #1
 8006f0c:	2600      	movs	r6, #0
 8006f0e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006f12:	107f      	asrs	r7, r7, #1
 8006f14:	0049      	lsls	r1, r1, #1
 8006f16:	2016      	movs	r0, #22
 8006f18:	4632      	mov	r2, r6
 8006f1a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006f1e:	1915      	adds	r5, r2, r4
 8006f20:	429d      	cmp	r5, r3
 8006f22:	bfde      	ittt	le
 8006f24:	192a      	addle	r2, r5, r4
 8006f26:	1b5b      	suble	r3, r3, r5
 8006f28:	1936      	addle	r6, r6, r4
 8006f2a:	0fcd      	lsrs	r5, r1, #31
 8006f2c:	3801      	subs	r0, #1
 8006f2e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006f32:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006f36:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006f3a:	d1f0      	bne.n	8006f1e <__ieee754_sqrt+0xb6>
 8006f3c:	4605      	mov	r5, r0
 8006f3e:	2420      	movs	r4, #32
 8006f40:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006f44:	4293      	cmp	r3, r2
 8006f46:	eb0c 0e00 	add.w	lr, ip, r0
 8006f4a:	dc02      	bgt.n	8006f52 <__ieee754_sqrt+0xea>
 8006f4c:	d113      	bne.n	8006f76 <__ieee754_sqrt+0x10e>
 8006f4e:	458e      	cmp	lr, r1
 8006f50:	d811      	bhi.n	8006f76 <__ieee754_sqrt+0x10e>
 8006f52:	f1be 0f00 	cmp.w	lr, #0
 8006f56:	eb0e 000c 	add.w	r0, lr, ip
 8006f5a:	da3f      	bge.n	8006fdc <__ieee754_sqrt+0x174>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	db3d      	blt.n	8006fdc <__ieee754_sqrt+0x174>
 8006f60:	f102 0801 	add.w	r8, r2, #1
 8006f64:	1a9b      	subs	r3, r3, r2
 8006f66:	458e      	cmp	lr, r1
 8006f68:	bf88      	it	hi
 8006f6a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006f6e:	eba1 010e 	sub.w	r1, r1, lr
 8006f72:	4465      	add	r5, ip
 8006f74:	4642      	mov	r2, r8
 8006f76:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006f7a:	3c01      	subs	r4, #1
 8006f7c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006f80:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006f84:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006f88:	d1dc      	bne.n	8006f44 <__ieee754_sqrt+0xdc>
 8006f8a:	4319      	orrs	r1, r3
 8006f8c:	d01b      	beq.n	8006fc6 <__ieee754_sqrt+0x15e>
 8006f8e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800700c <__ieee754_sqrt+0x1a4>
 8006f92:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8007010 <__ieee754_sqrt+0x1a8>
 8006f96:	e9da 0100 	ldrd	r0, r1, [sl]
 8006f9a:	e9db 2300 	ldrd	r2, r3, [fp]
 8006f9e:	f7f9 f9a3 	bl	80002e8 <__aeabi_dsub>
 8006fa2:	e9da 8900 	ldrd	r8, r9, [sl]
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4640      	mov	r0, r8
 8006fac:	4649      	mov	r1, r9
 8006fae:	f7f9 fdcf 	bl	8000b50 <__aeabi_dcmple>
 8006fb2:	b140      	cbz	r0, 8006fc6 <__ieee754_sqrt+0x15e>
 8006fb4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006fb8:	e9da 0100 	ldrd	r0, r1, [sl]
 8006fbc:	e9db 2300 	ldrd	r2, r3, [fp]
 8006fc0:	d10e      	bne.n	8006fe0 <__ieee754_sqrt+0x178>
 8006fc2:	3601      	adds	r6, #1
 8006fc4:	4625      	mov	r5, r4
 8006fc6:	1073      	asrs	r3, r6, #1
 8006fc8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006fcc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006fd0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006fd4:	086b      	lsrs	r3, r5, #1
 8006fd6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8006fda:	e759      	b.n	8006e90 <__ieee754_sqrt+0x28>
 8006fdc:	4690      	mov	r8, r2
 8006fde:	e7c1      	b.n	8006f64 <__ieee754_sqrt+0xfc>
 8006fe0:	f7f9 f984 	bl	80002ec <__adddf3>
 8006fe4:	e9da 8900 	ldrd	r8, r9, [sl]
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	4640      	mov	r0, r8
 8006fee:	4649      	mov	r1, r9
 8006ff0:	f7f9 fda4 	bl	8000b3c <__aeabi_dcmplt>
 8006ff4:	b120      	cbz	r0, 8007000 <__ieee754_sqrt+0x198>
 8006ff6:	1cab      	adds	r3, r5, #2
 8006ff8:	bf08      	it	eq
 8006ffa:	3601      	addeq	r6, #1
 8006ffc:	3502      	adds	r5, #2
 8006ffe:	e7e2      	b.n	8006fc6 <__ieee754_sqrt+0x15e>
 8007000:	1c6b      	adds	r3, r5, #1
 8007002:	f023 0501 	bic.w	r5, r3, #1
 8007006:	e7de      	b.n	8006fc6 <__ieee754_sqrt+0x15e>
 8007008:	7ff00000 	.word	0x7ff00000
 800700c:	0800ba88 	.word	0x0800ba88
 8007010:	0800ba80 	.word	0x0800ba80

08007014 <__cvt>:
 8007014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007018:	ec57 6b10 	vmov	r6, r7, d0
 800701c:	2f00      	cmp	r7, #0
 800701e:	460c      	mov	r4, r1
 8007020:	4619      	mov	r1, r3
 8007022:	463b      	mov	r3, r7
 8007024:	bfbb      	ittet	lt
 8007026:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800702a:	461f      	movlt	r7, r3
 800702c:	2300      	movge	r3, #0
 800702e:	232d      	movlt	r3, #45	@ 0x2d
 8007030:	700b      	strb	r3, [r1, #0]
 8007032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007034:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007038:	4691      	mov	r9, r2
 800703a:	f023 0820 	bic.w	r8, r3, #32
 800703e:	bfbc      	itt	lt
 8007040:	4632      	movlt	r2, r6
 8007042:	4616      	movlt	r6, r2
 8007044:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007048:	d005      	beq.n	8007056 <__cvt+0x42>
 800704a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800704e:	d100      	bne.n	8007052 <__cvt+0x3e>
 8007050:	3401      	adds	r4, #1
 8007052:	2102      	movs	r1, #2
 8007054:	e000      	b.n	8007058 <__cvt+0x44>
 8007056:	2103      	movs	r1, #3
 8007058:	ab03      	add	r3, sp, #12
 800705a:	9301      	str	r3, [sp, #4]
 800705c:	ab02      	add	r3, sp, #8
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	ec47 6b10 	vmov	d0, r6, r7
 8007064:	4653      	mov	r3, sl
 8007066:	4622      	mov	r2, r4
 8007068:	f001 f986 	bl	8008378 <_dtoa_r>
 800706c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007070:	4605      	mov	r5, r0
 8007072:	d119      	bne.n	80070a8 <__cvt+0x94>
 8007074:	f019 0f01 	tst.w	r9, #1
 8007078:	d00e      	beq.n	8007098 <__cvt+0x84>
 800707a:	eb00 0904 	add.w	r9, r0, r4
 800707e:	2200      	movs	r2, #0
 8007080:	2300      	movs	r3, #0
 8007082:	4630      	mov	r0, r6
 8007084:	4639      	mov	r1, r7
 8007086:	f7f9 fd4f 	bl	8000b28 <__aeabi_dcmpeq>
 800708a:	b108      	cbz	r0, 8007090 <__cvt+0x7c>
 800708c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007090:	2230      	movs	r2, #48	@ 0x30
 8007092:	9b03      	ldr	r3, [sp, #12]
 8007094:	454b      	cmp	r3, r9
 8007096:	d31e      	bcc.n	80070d6 <__cvt+0xc2>
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800709c:	1b5b      	subs	r3, r3, r5
 800709e:	4628      	mov	r0, r5
 80070a0:	6013      	str	r3, [r2, #0]
 80070a2:	b004      	add	sp, #16
 80070a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80070ac:	eb00 0904 	add.w	r9, r0, r4
 80070b0:	d1e5      	bne.n	800707e <__cvt+0x6a>
 80070b2:	7803      	ldrb	r3, [r0, #0]
 80070b4:	2b30      	cmp	r3, #48	@ 0x30
 80070b6:	d10a      	bne.n	80070ce <__cvt+0xba>
 80070b8:	2200      	movs	r2, #0
 80070ba:	2300      	movs	r3, #0
 80070bc:	4630      	mov	r0, r6
 80070be:	4639      	mov	r1, r7
 80070c0:	f7f9 fd32 	bl	8000b28 <__aeabi_dcmpeq>
 80070c4:	b918      	cbnz	r0, 80070ce <__cvt+0xba>
 80070c6:	f1c4 0401 	rsb	r4, r4, #1
 80070ca:	f8ca 4000 	str.w	r4, [sl]
 80070ce:	f8da 3000 	ldr.w	r3, [sl]
 80070d2:	4499      	add	r9, r3
 80070d4:	e7d3      	b.n	800707e <__cvt+0x6a>
 80070d6:	1c59      	adds	r1, r3, #1
 80070d8:	9103      	str	r1, [sp, #12]
 80070da:	701a      	strb	r2, [r3, #0]
 80070dc:	e7d9      	b.n	8007092 <__cvt+0x7e>

080070de <__exponent>:
 80070de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e0:	2900      	cmp	r1, #0
 80070e2:	bfba      	itte	lt
 80070e4:	4249      	neglt	r1, r1
 80070e6:	232d      	movlt	r3, #45	@ 0x2d
 80070e8:	232b      	movge	r3, #43	@ 0x2b
 80070ea:	2909      	cmp	r1, #9
 80070ec:	7002      	strb	r2, [r0, #0]
 80070ee:	7043      	strb	r3, [r0, #1]
 80070f0:	dd29      	ble.n	8007146 <__exponent+0x68>
 80070f2:	f10d 0307 	add.w	r3, sp, #7
 80070f6:	461d      	mov	r5, r3
 80070f8:	270a      	movs	r7, #10
 80070fa:	461a      	mov	r2, r3
 80070fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8007100:	fb07 1416 	mls	r4, r7, r6, r1
 8007104:	3430      	adds	r4, #48	@ 0x30
 8007106:	f802 4c01 	strb.w	r4, [r2, #-1]
 800710a:	460c      	mov	r4, r1
 800710c:	2c63      	cmp	r4, #99	@ 0x63
 800710e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007112:	4631      	mov	r1, r6
 8007114:	dcf1      	bgt.n	80070fa <__exponent+0x1c>
 8007116:	3130      	adds	r1, #48	@ 0x30
 8007118:	1e94      	subs	r4, r2, #2
 800711a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800711e:	1c41      	adds	r1, r0, #1
 8007120:	4623      	mov	r3, r4
 8007122:	42ab      	cmp	r3, r5
 8007124:	d30a      	bcc.n	800713c <__exponent+0x5e>
 8007126:	f10d 0309 	add.w	r3, sp, #9
 800712a:	1a9b      	subs	r3, r3, r2
 800712c:	42ac      	cmp	r4, r5
 800712e:	bf88      	it	hi
 8007130:	2300      	movhi	r3, #0
 8007132:	3302      	adds	r3, #2
 8007134:	4403      	add	r3, r0
 8007136:	1a18      	subs	r0, r3, r0
 8007138:	b003      	add	sp, #12
 800713a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800713c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007140:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007144:	e7ed      	b.n	8007122 <__exponent+0x44>
 8007146:	2330      	movs	r3, #48	@ 0x30
 8007148:	3130      	adds	r1, #48	@ 0x30
 800714a:	7083      	strb	r3, [r0, #2]
 800714c:	70c1      	strb	r1, [r0, #3]
 800714e:	1d03      	adds	r3, r0, #4
 8007150:	e7f1      	b.n	8007136 <__exponent+0x58>
	...

08007154 <_printf_float>:
 8007154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	b08d      	sub	sp, #52	@ 0x34
 800715a:	460c      	mov	r4, r1
 800715c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007160:	4616      	mov	r6, r2
 8007162:	461f      	mov	r7, r3
 8007164:	4605      	mov	r5, r0
 8007166:	f001 f801 	bl	800816c <_localeconv_r>
 800716a:	6803      	ldr	r3, [r0, #0]
 800716c:	9304      	str	r3, [sp, #16]
 800716e:	4618      	mov	r0, r3
 8007170:	f7f9 f8ae 	bl	80002d0 <strlen>
 8007174:	2300      	movs	r3, #0
 8007176:	930a      	str	r3, [sp, #40]	@ 0x28
 8007178:	f8d8 3000 	ldr.w	r3, [r8]
 800717c:	9005      	str	r0, [sp, #20]
 800717e:	3307      	adds	r3, #7
 8007180:	f023 0307 	bic.w	r3, r3, #7
 8007184:	f103 0208 	add.w	r2, r3, #8
 8007188:	f894 a018 	ldrb.w	sl, [r4, #24]
 800718c:	f8d4 b000 	ldr.w	fp, [r4]
 8007190:	f8c8 2000 	str.w	r2, [r8]
 8007194:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007198:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800719c:	9307      	str	r3, [sp, #28]
 800719e:	f8cd 8018 	str.w	r8, [sp, #24]
 80071a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80071a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071aa:	4b9c      	ldr	r3, [pc, #624]	@ (800741c <_printf_float+0x2c8>)
 80071ac:	f04f 32ff 	mov.w	r2, #4294967295
 80071b0:	f7f9 fcec 	bl	8000b8c <__aeabi_dcmpun>
 80071b4:	bb70      	cbnz	r0, 8007214 <_printf_float+0xc0>
 80071b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ba:	4b98      	ldr	r3, [pc, #608]	@ (800741c <_printf_float+0x2c8>)
 80071bc:	f04f 32ff 	mov.w	r2, #4294967295
 80071c0:	f7f9 fcc6 	bl	8000b50 <__aeabi_dcmple>
 80071c4:	bb30      	cbnz	r0, 8007214 <_printf_float+0xc0>
 80071c6:	2200      	movs	r2, #0
 80071c8:	2300      	movs	r3, #0
 80071ca:	4640      	mov	r0, r8
 80071cc:	4649      	mov	r1, r9
 80071ce:	f7f9 fcb5 	bl	8000b3c <__aeabi_dcmplt>
 80071d2:	b110      	cbz	r0, 80071da <_printf_float+0x86>
 80071d4:	232d      	movs	r3, #45	@ 0x2d
 80071d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071da:	4a91      	ldr	r2, [pc, #580]	@ (8007420 <_printf_float+0x2cc>)
 80071dc:	4b91      	ldr	r3, [pc, #580]	@ (8007424 <_printf_float+0x2d0>)
 80071de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80071e2:	bf8c      	ite	hi
 80071e4:	4690      	movhi	r8, r2
 80071e6:	4698      	movls	r8, r3
 80071e8:	2303      	movs	r3, #3
 80071ea:	6123      	str	r3, [r4, #16]
 80071ec:	f02b 0304 	bic.w	r3, fp, #4
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	f04f 0900 	mov.w	r9, #0
 80071f6:	9700      	str	r7, [sp, #0]
 80071f8:	4633      	mov	r3, r6
 80071fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80071fc:	4621      	mov	r1, r4
 80071fe:	4628      	mov	r0, r5
 8007200:	f000 f9d2 	bl	80075a8 <_printf_common>
 8007204:	3001      	adds	r0, #1
 8007206:	f040 808d 	bne.w	8007324 <_printf_float+0x1d0>
 800720a:	f04f 30ff 	mov.w	r0, #4294967295
 800720e:	b00d      	add	sp, #52	@ 0x34
 8007210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007214:	4642      	mov	r2, r8
 8007216:	464b      	mov	r3, r9
 8007218:	4640      	mov	r0, r8
 800721a:	4649      	mov	r1, r9
 800721c:	f7f9 fcb6 	bl	8000b8c <__aeabi_dcmpun>
 8007220:	b140      	cbz	r0, 8007234 <_printf_float+0xe0>
 8007222:	464b      	mov	r3, r9
 8007224:	2b00      	cmp	r3, #0
 8007226:	bfbc      	itt	lt
 8007228:	232d      	movlt	r3, #45	@ 0x2d
 800722a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800722e:	4a7e      	ldr	r2, [pc, #504]	@ (8007428 <_printf_float+0x2d4>)
 8007230:	4b7e      	ldr	r3, [pc, #504]	@ (800742c <_printf_float+0x2d8>)
 8007232:	e7d4      	b.n	80071de <_printf_float+0x8a>
 8007234:	6863      	ldr	r3, [r4, #4]
 8007236:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800723a:	9206      	str	r2, [sp, #24]
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	d13b      	bne.n	80072b8 <_printf_float+0x164>
 8007240:	2306      	movs	r3, #6
 8007242:	6063      	str	r3, [r4, #4]
 8007244:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007248:	2300      	movs	r3, #0
 800724a:	6022      	str	r2, [r4, #0]
 800724c:	9303      	str	r3, [sp, #12]
 800724e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007250:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007254:	ab09      	add	r3, sp, #36	@ 0x24
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	6861      	ldr	r1, [r4, #4]
 800725a:	ec49 8b10 	vmov	d0, r8, r9
 800725e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007262:	4628      	mov	r0, r5
 8007264:	f7ff fed6 	bl	8007014 <__cvt>
 8007268:	9b06      	ldr	r3, [sp, #24]
 800726a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800726c:	2b47      	cmp	r3, #71	@ 0x47
 800726e:	4680      	mov	r8, r0
 8007270:	d129      	bne.n	80072c6 <_printf_float+0x172>
 8007272:	1cc8      	adds	r0, r1, #3
 8007274:	db02      	blt.n	800727c <_printf_float+0x128>
 8007276:	6863      	ldr	r3, [r4, #4]
 8007278:	4299      	cmp	r1, r3
 800727a:	dd41      	ble.n	8007300 <_printf_float+0x1ac>
 800727c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007280:	fa5f fa8a 	uxtb.w	sl, sl
 8007284:	3901      	subs	r1, #1
 8007286:	4652      	mov	r2, sl
 8007288:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800728c:	9109      	str	r1, [sp, #36]	@ 0x24
 800728e:	f7ff ff26 	bl	80070de <__exponent>
 8007292:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007294:	1813      	adds	r3, r2, r0
 8007296:	2a01      	cmp	r2, #1
 8007298:	4681      	mov	r9, r0
 800729a:	6123      	str	r3, [r4, #16]
 800729c:	dc02      	bgt.n	80072a4 <_printf_float+0x150>
 800729e:	6822      	ldr	r2, [r4, #0]
 80072a0:	07d2      	lsls	r2, r2, #31
 80072a2:	d501      	bpl.n	80072a8 <_printf_float+0x154>
 80072a4:	3301      	adds	r3, #1
 80072a6:	6123      	str	r3, [r4, #16]
 80072a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0a2      	beq.n	80071f6 <_printf_float+0xa2>
 80072b0:	232d      	movs	r3, #45	@ 0x2d
 80072b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072b6:	e79e      	b.n	80071f6 <_printf_float+0xa2>
 80072b8:	9a06      	ldr	r2, [sp, #24]
 80072ba:	2a47      	cmp	r2, #71	@ 0x47
 80072bc:	d1c2      	bne.n	8007244 <_printf_float+0xf0>
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1c0      	bne.n	8007244 <_printf_float+0xf0>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e7bd      	b.n	8007242 <_printf_float+0xee>
 80072c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072ca:	d9db      	bls.n	8007284 <_printf_float+0x130>
 80072cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80072d0:	d118      	bne.n	8007304 <_printf_float+0x1b0>
 80072d2:	2900      	cmp	r1, #0
 80072d4:	6863      	ldr	r3, [r4, #4]
 80072d6:	dd0b      	ble.n	80072f0 <_printf_float+0x19c>
 80072d8:	6121      	str	r1, [r4, #16]
 80072da:	b913      	cbnz	r3, 80072e2 <_printf_float+0x18e>
 80072dc:	6822      	ldr	r2, [r4, #0]
 80072de:	07d0      	lsls	r0, r2, #31
 80072e0:	d502      	bpl.n	80072e8 <_printf_float+0x194>
 80072e2:	3301      	adds	r3, #1
 80072e4:	440b      	add	r3, r1
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80072ea:	f04f 0900 	mov.w	r9, #0
 80072ee:	e7db      	b.n	80072a8 <_printf_float+0x154>
 80072f0:	b913      	cbnz	r3, 80072f8 <_printf_float+0x1a4>
 80072f2:	6822      	ldr	r2, [r4, #0]
 80072f4:	07d2      	lsls	r2, r2, #31
 80072f6:	d501      	bpl.n	80072fc <_printf_float+0x1a8>
 80072f8:	3302      	adds	r3, #2
 80072fa:	e7f4      	b.n	80072e6 <_printf_float+0x192>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e7f2      	b.n	80072e6 <_printf_float+0x192>
 8007300:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007306:	4299      	cmp	r1, r3
 8007308:	db05      	blt.n	8007316 <_printf_float+0x1c2>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	6121      	str	r1, [r4, #16]
 800730e:	07d8      	lsls	r0, r3, #31
 8007310:	d5ea      	bpl.n	80072e8 <_printf_float+0x194>
 8007312:	1c4b      	adds	r3, r1, #1
 8007314:	e7e7      	b.n	80072e6 <_printf_float+0x192>
 8007316:	2900      	cmp	r1, #0
 8007318:	bfd4      	ite	le
 800731a:	f1c1 0202 	rsble	r2, r1, #2
 800731e:	2201      	movgt	r2, #1
 8007320:	4413      	add	r3, r2
 8007322:	e7e0      	b.n	80072e6 <_printf_float+0x192>
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	055a      	lsls	r2, r3, #21
 8007328:	d407      	bmi.n	800733a <_printf_float+0x1e6>
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	4642      	mov	r2, r8
 800732e:	4631      	mov	r1, r6
 8007330:	4628      	mov	r0, r5
 8007332:	47b8      	blx	r7
 8007334:	3001      	adds	r0, #1
 8007336:	d12b      	bne.n	8007390 <_printf_float+0x23c>
 8007338:	e767      	b.n	800720a <_printf_float+0xb6>
 800733a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800733e:	f240 80dd 	bls.w	80074fc <_printf_float+0x3a8>
 8007342:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007346:	2200      	movs	r2, #0
 8007348:	2300      	movs	r3, #0
 800734a:	f7f9 fbed 	bl	8000b28 <__aeabi_dcmpeq>
 800734e:	2800      	cmp	r0, #0
 8007350:	d033      	beq.n	80073ba <_printf_float+0x266>
 8007352:	4a37      	ldr	r2, [pc, #220]	@ (8007430 <_printf_float+0x2dc>)
 8007354:	2301      	movs	r3, #1
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	f43f af54 	beq.w	800720a <_printf_float+0xb6>
 8007362:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007366:	4543      	cmp	r3, r8
 8007368:	db02      	blt.n	8007370 <_printf_float+0x21c>
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	07d8      	lsls	r0, r3, #31
 800736e:	d50f      	bpl.n	8007390 <_printf_float+0x23c>
 8007370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007374:	4631      	mov	r1, r6
 8007376:	4628      	mov	r0, r5
 8007378:	47b8      	blx	r7
 800737a:	3001      	adds	r0, #1
 800737c:	f43f af45 	beq.w	800720a <_printf_float+0xb6>
 8007380:	f04f 0900 	mov.w	r9, #0
 8007384:	f108 38ff 	add.w	r8, r8, #4294967295
 8007388:	f104 0a1a 	add.w	sl, r4, #26
 800738c:	45c8      	cmp	r8, r9
 800738e:	dc09      	bgt.n	80073a4 <_printf_float+0x250>
 8007390:	6823      	ldr	r3, [r4, #0]
 8007392:	079b      	lsls	r3, r3, #30
 8007394:	f100 8103 	bmi.w	800759e <_printf_float+0x44a>
 8007398:	68e0      	ldr	r0, [r4, #12]
 800739a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800739c:	4298      	cmp	r0, r3
 800739e:	bfb8      	it	lt
 80073a0:	4618      	movlt	r0, r3
 80073a2:	e734      	b.n	800720e <_printf_float+0xba>
 80073a4:	2301      	movs	r3, #1
 80073a6:	4652      	mov	r2, sl
 80073a8:	4631      	mov	r1, r6
 80073aa:	4628      	mov	r0, r5
 80073ac:	47b8      	blx	r7
 80073ae:	3001      	adds	r0, #1
 80073b0:	f43f af2b 	beq.w	800720a <_printf_float+0xb6>
 80073b4:	f109 0901 	add.w	r9, r9, #1
 80073b8:	e7e8      	b.n	800738c <_printf_float+0x238>
 80073ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073bc:	2b00      	cmp	r3, #0
 80073be:	dc39      	bgt.n	8007434 <_printf_float+0x2e0>
 80073c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007430 <_printf_float+0x2dc>)
 80073c2:	2301      	movs	r3, #1
 80073c4:	4631      	mov	r1, r6
 80073c6:	4628      	mov	r0, r5
 80073c8:	47b8      	blx	r7
 80073ca:	3001      	adds	r0, #1
 80073cc:	f43f af1d 	beq.w	800720a <_printf_float+0xb6>
 80073d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80073d4:	ea59 0303 	orrs.w	r3, r9, r3
 80073d8:	d102      	bne.n	80073e0 <_printf_float+0x28c>
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	07d9      	lsls	r1, r3, #31
 80073de:	d5d7      	bpl.n	8007390 <_printf_float+0x23c>
 80073e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e4:	4631      	mov	r1, r6
 80073e6:	4628      	mov	r0, r5
 80073e8:	47b8      	blx	r7
 80073ea:	3001      	adds	r0, #1
 80073ec:	f43f af0d 	beq.w	800720a <_printf_float+0xb6>
 80073f0:	f04f 0a00 	mov.w	sl, #0
 80073f4:	f104 0b1a 	add.w	fp, r4, #26
 80073f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073fa:	425b      	negs	r3, r3
 80073fc:	4553      	cmp	r3, sl
 80073fe:	dc01      	bgt.n	8007404 <_printf_float+0x2b0>
 8007400:	464b      	mov	r3, r9
 8007402:	e793      	b.n	800732c <_printf_float+0x1d8>
 8007404:	2301      	movs	r3, #1
 8007406:	465a      	mov	r2, fp
 8007408:	4631      	mov	r1, r6
 800740a:	4628      	mov	r0, r5
 800740c:	47b8      	blx	r7
 800740e:	3001      	adds	r0, #1
 8007410:	f43f aefb 	beq.w	800720a <_printf_float+0xb6>
 8007414:	f10a 0a01 	add.w	sl, sl, #1
 8007418:	e7ee      	b.n	80073f8 <_printf_float+0x2a4>
 800741a:	bf00      	nop
 800741c:	7fefffff 	.word	0x7fefffff
 8007420:	0800ba94 	.word	0x0800ba94
 8007424:	0800ba90 	.word	0x0800ba90
 8007428:	0800ba9c 	.word	0x0800ba9c
 800742c:	0800ba98 	.word	0x0800ba98
 8007430:	0800baa0 	.word	0x0800baa0
 8007434:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007436:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800743a:	4553      	cmp	r3, sl
 800743c:	bfa8      	it	ge
 800743e:	4653      	movge	r3, sl
 8007440:	2b00      	cmp	r3, #0
 8007442:	4699      	mov	r9, r3
 8007444:	dc36      	bgt.n	80074b4 <_printf_float+0x360>
 8007446:	f04f 0b00 	mov.w	fp, #0
 800744a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800744e:	f104 021a 	add.w	r2, r4, #26
 8007452:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007454:	9306      	str	r3, [sp, #24]
 8007456:	eba3 0309 	sub.w	r3, r3, r9
 800745a:	455b      	cmp	r3, fp
 800745c:	dc31      	bgt.n	80074c2 <_printf_float+0x36e>
 800745e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007460:	459a      	cmp	sl, r3
 8007462:	dc3a      	bgt.n	80074da <_printf_float+0x386>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	07da      	lsls	r2, r3, #31
 8007468:	d437      	bmi.n	80074da <_printf_float+0x386>
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	ebaa 0903 	sub.w	r9, sl, r3
 8007470:	9b06      	ldr	r3, [sp, #24]
 8007472:	ebaa 0303 	sub.w	r3, sl, r3
 8007476:	4599      	cmp	r9, r3
 8007478:	bfa8      	it	ge
 800747a:	4699      	movge	r9, r3
 800747c:	f1b9 0f00 	cmp.w	r9, #0
 8007480:	dc33      	bgt.n	80074ea <_printf_float+0x396>
 8007482:	f04f 0800 	mov.w	r8, #0
 8007486:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800748a:	f104 0b1a 	add.w	fp, r4, #26
 800748e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007490:	ebaa 0303 	sub.w	r3, sl, r3
 8007494:	eba3 0309 	sub.w	r3, r3, r9
 8007498:	4543      	cmp	r3, r8
 800749a:	f77f af79 	ble.w	8007390 <_printf_float+0x23c>
 800749e:	2301      	movs	r3, #1
 80074a0:	465a      	mov	r2, fp
 80074a2:	4631      	mov	r1, r6
 80074a4:	4628      	mov	r0, r5
 80074a6:	47b8      	blx	r7
 80074a8:	3001      	adds	r0, #1
 80074aa:	f43f aeae 	beq.w	800720a <_printf_float+0xb6>
 80074ae:	f108 0801 	add.w	r8, r8, #1
 80074b2:	e7ec      	b.n	800748e <_printf_float+0x33a>
 80074b4:	4642      	mov	r2, r8
 80074b6:	4631      	mov	r1, r6
 80074b8:	4628      	mov	r0, r5
 80074ba:	47b8      	blx	r7
 80074bc:	3001      	adds	r0, #1
 80074be:	d1c2      	bne.n	8007446 <_printf_float+0x2f2>
 80074c0:	e6a3      	b.n	800720a <_printf_float+0xb6>
 80074c2:	2301      	movs	r3, #1
 80074c4:	4631      	mov	r1, r6
 80074c6:	4628      	mov	r0, r5
 80074c8:	9206      	str	r2, [sp, #24]
 80074ca:	47b8      	blx	r7
 80074cc:	3001      	adds	r0, #1
 80074ce:	f43f ae9c 	beq.w	800720a <_printf_float+0xb6>
 80074d2:	9a06      	ldr	r2, [sp, #24]
 80074d4:	f10b 0b01 	add.w	fp, fp, #1
 80074d8:	e7bb      	b.n	8007452 <_printf_float+0x2fe>
 80074da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074de:	4631      	mov	r1, r6
 80074e0:	4628      	mov	r0, r5
 80074e2:	47b8      	blx	r7
 80074e4:	3001      	adds	r0, #1
 80074e6:	d1c0      	bne.n	800746a <_printf_float+0x316>
 80074e8:	e68f      	b.n	800720a <_printf_float+0xb6>
 80074ea:	9a06      	ldr	r2, [sp, #24]
 80074ec:	464b      	mov	r3, r9
 80074ee:	4442      	add	r2, r8
 80074f0:	4631      	mov	r1, r6
 80074f2:	4628      	mov	r0, r5
 80074f4:	47b8      	blx	r7
 80074f6:	3001      	adds	r0, #1
 80074f8:	d1c3      	bne.n	8007482 <_printf_float+0x32e>
 80074fa:	e686      	b.n	800720a <_printf_float+0xb6>
 80074fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007500:	f1ba 0f01 	cmp.w	sl, #1
 8007504:	dc01      	bgt.n	800750a <_printf_float+0x3b6>
 8007506:	07db      	lsls	r3, r3, #31
 8007508:	d536      	bpl.n	8007578 <_printf_float+0x424>
 800750a:	2301      	movs	r3, #1
 800750c:	4642      	mov	r2, r8
 800750e:	4631      	mov	r1, r6
 8007510:	4628      	mov	r0, r5
 8007512:	47b8      	blx	r7
 8007514:	3001      	adds	r0, #1
 8007516:	f43f ae78 	beq.w	800720a <_printf_float+0xb6>
 800751a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800751e:	4631      	mov	r1, r6
 8007520:	4628      	mov	r0, r5
 8007522:	47b8      	blx	r7
 8007524:	3001      	adds	r0, #1
 8007526:	f43f ae70 	beq.w	800720a <_printf_float+0xb6>
 800752a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800752e:	2200      	movs	r2, #0
 8007530:	2300      	movs	r3, #0
 8007532:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007536:	f7f9 faf7 	bl	8000b28 <__aeabi_dcmpeq>
 800753a:	b9c0      	cbnz	r0, 800756e <_printf_float+0x41a>
 800753c:	4653      	mov	r3, sl
 800753e:	f108 0201 	add.w	r2, r8, #1
 8007542:	4631      	mov	r1, r6
 8007544:	4628      	mov	r0, r5
 8007546:	47b8      	blx	r7
 8007548:	3001      	adds	r0, #1
 800754a:	d10c      	bne.n	8007566 <_printf_float+0x412>
 800754c:	e65d      	b.n	800720a <_printf_float+0xb6>
 800754e:	2301      	movs	r3, #1
 8007550:	465a      	mov	r2, fp
 8007552:	4631      	mov	r1, r6
 8007554:	4628      	mov	r0, r5
 8007556:	47b8      	blx	r7
 8007558:	3001      	adds	r0, #1
 800755a:	f43f ae56 	beq.w	800720a <_printf_float+0xb6>
 800755e:	f108 0801 	add.w	r8, r8, #1
 8007562:	45d0      	cmp	r8, sl
 8007564:	dbf3      	blt.n	800754e <_printf_float+0x3fa>
 8007566:	464b      	mov	r3, r9
 8007568:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800756c:	e6df      	b.n	800732e <_printf_float+0x1da>
 800756e:	f04f 0800 	mov.w	r8, #0
 8007572:	f104 0b1a 	add.w	fp, r4, #26
 8007576:	e7f4      	b.n	8007562 <_printf_float+0x40e>
 8007578:	2301      	movs	r3, #1
 800757a:	4642      	mov	r2, r8
 800757c:	e7e1      	b.n	8007542 <_printf_float+0x3ee>
 800757e:	2301      	movs	r3, #1
 8007580:	464a      	mov	r2, r9
 8007582:	4631      	mov	r1, r6
 8007584:	4628      	mov	r0, r5
 8007586:	47b8      	blx	r7
 8007588:	3001      	adds	r0, #1
 800758a:	f43f ae3e 	beq.w	800720a <_printf_float+0xb6>
 800758e:	f108 0801 	add.w	r8, r8, #1
 8007592:	68e3      	ldr	r3, [r4, #12]
 8007594:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007596:	1a5b      	subs	r3, r3, r1
 8007598:	4543      	cmp	r3, r8
 800759a:	dcf0      	bgt.n	800757e <_printf_float+0x42a>
 800759c:	e6fc      	b.n	8007398 <_printf_float+0x244>
 800759e:	f04f 0800 	mov.w	r8, #0
 80075a2:	f104 0919 	add.w	r9, r4, #25
 80075a6:	e7f4      	b.n	8007592 <_printf_float+0x43e>

080075a8 <_printf_common>:
 80075a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075ac:	4616      	mov	r6, r2
 80075ae:	4698      	mov	r8, r3
 80075b0:	688a      	ldr	r2, [r1, #8]
 80075b2:	690b      	ldr	r3, [r1, #16]
 80075b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075b8:	4293      	cmp	r3, r2
 80075ba:	bfb8      	it	lt
 80075bc:	4613      	movlt	r3, r2
 80075be:	6033      	str	r3, [r6, #0]
 80075c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075c4:	4607      	mov	r7, r0
 80075c6:	460c      	mov	r4, r1
 80075c8:	b10a      	cbz	r2, 80075ce <_printf_common+0x26>
 80075ca:	3301      	adds	r3, #1
 80075cc:	6033      	str	r3, [r6, #0]
 80075ce:	6823      	ldr	r3, [r4, #0]
 80075d0:	0699      	lsls	r1, r3, #26
 80075d2:	bf42      	ittt	mi
 80075d4:	6833      	ldrmi	r3, [r6, #0]
 80075d6:	3302      	addmi	r3, #2
 80075d8:	6033      	strmi	r3, [r6, #0]
 80075da:	6825      	ldr	r5, [r4, #0]
 80075dc:	f015 0506 	ands.w	r5, r5, #6
 80075e0:	d106      	bne.n	80075f0 <_printf_common+0x48>
 80075e2:	f104 0a19 	add.w	sl, r4, #25
 80075e6:	68e3      	ldr	r3, [r4, #12]
 80075e8:	6832      	ldr	r2, [r6, #0]
 80075ea:	1a9b      	subs	r3, r3, r2
 80075ec:	42ab      	cmp	r3, r5
 80075ee:	dc26      	bgt.n	800763e <_printf_common+0x96>
 80075f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075f4:	6822      	ldr	r2, [r4, #0]
 80075f6:	3b00      	subs	r3, #0
 80075f8:	bf18      	it	ne
 80075fa:	2301      	movne	r3, #1
 80075fc:	0692      	lsls	r2, r2, #26
 80075fe:	d42b      	bmi.n	8007658 <_printf_common+0xb0>
 8007600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007604:	4641      	mov	r1, r8
 8007606:	4638      	mov	r0, r7
 8007608:	47c8      	blx	r9
 800760a:	3001      	adds	r0, #1
 800760c:	d01e      	beq.n	800764c <_printf_common+0xa4>
 800760e:	6823      	ldr	r3, [r4, #0]
 8007610:	6922      	ldr	r2, [r4, #16]
 8007612:	f003 0306 	and.w	r3, r3, #6
 8007616:	2b04      	cmp	r3, #4
 8007618:	bf02      	ittt	eq
 800761a:	68e5      	ldreq	r5, [r4, #12]
 800761c:	6833      	ldreq	r3, [r6, #0]
 800761e:	1aed      	subeq	r5, r5, r3
 8007620:	68a3      	ldr	r3, [r4, #8]
 8007622:	bf0c      	ite	eq
 8007624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007628:	2500      	movne	r5, #0
 800762a:	4293      	cmp	r3, r2
 800762c:	bfc4      	itt	gt
 800762e:	1a9b      	subgt	r3, r3, r2
 8007630:	18ed      	addgt	r5, r5, r3
 8007632:	2600      	movs	r6, #0
 8007634:	341a      	adds	r4, #26
 8007636:	42b5      	cmp	r5, r6
 8007638:	d11a      	bne.n	8007670 <_printf_common+0xc8>
 800763a:	2000      	movs	r0, #0
 800763c:	e008      	b.n	8007650 <_printf_common+0xa8>
 800763e:	2301      	movs	r3, #1
 8007640:	4652      	mov	r2, sl
 8007642:	4641      	mov	r1, r8
 8007644:	4638      	mov	r0, r7
 8007646:	47c8      	blx	r9
 8007648:	3001      	adds	r0, #1
 800764a:	d103      	bne.n	8007654 <_printf_common+0xac>
 800764c:	f04f 30ff 	mov.w	r0, #4294967295
 8007650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007654:	3501      	adds	r5, #1
 8007656:	e7c6      	b.n	80075e6 <_printf_common+0x3e>
 8007658:	18e1      	adds	r1, r4, r3
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	2030      	movs	r0, #48	@ 0x30
 800765e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007662:	4422      	add	r2, r4
 8007664:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007668:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800766c:	3302      	adds	r3, #2
 800766e:	e7c7      	b.n	8007600 <_printf_common+0x58>
 8007670:	2301      	movs	r3, #1
 8007672:	4622      	mov	r2, r4
 8007674:	4641      	mov	r1, r8
 8007676:	4638      	mov	r0, r7
 8007678:	47c8      	blx	r9
 800767a:	3001      	adds	r0, #1
 800767c:	d0e6      	beq.n	800764c <_printf_common+0xa4>
 800767e:	3601      	adds	r6, #1
 8007680:	e7d9      	b.n	8007636 <_printf_common+0x8e>
	...

08007684 <_printf_i>:
 8007684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007688:	7e0f      	ldrb	r7, [r1, #24]
 800768a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800768c:	2f78      	cmp	r7, #120	@ 0x78
 800768e:	4691      	mov	r9, r2
 8007690:	4680      	mov	r8, r0
 8007692:	460c      	mov	r4, r1
 8007694:	469a      	mov	sl, r3
 8007696:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800769a:	d807      	bhi.n	80076ac <_printf_i+0x28>
 800769c:	2f62      	cmp	r7, #98	@ 0x62
 800769e:	d80a      	bhi.n	80076b6 <_printf_i+0x32>
 80076a0:	2f00      	cmp	r7, #0
 80076a2:	f000 80d1 	beq.w	8007848 <_printf_i+0x1c4>
 80076a6:	2f58      	cmp	r7, #88	@ 0x58
 80076a8:	f000 80b8 	beq.w	800781c <_printf_i+0x198>
 80076ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076b4:	e03a      	b.n	800772c <_printf_i+0xa8>
 80076b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076ba:	2b15      	cmp	r3, #21
 80076bc:	d8f6      	bhi.n	80076ac <_printf_i+0x28>
 80076be:	a101      	add	r1, pc, #4	@ (adr r1, 80076c4 <_printf_i+0x40>)
 80076c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076c4:	0800771d 	.word	0x0800771d
 80076c8:	08007731 	.word	0x08007731
 80076cc:	080076ad 	.word	0x080076ad
 80076d0:	080076ad 	.word	0x080076ad
 80076d4:	080076ad 	.word	0x080076ad
 80076d8:	080076ad 	.word	0x080076ad
 80076dc:	08007731 	.word	0x08007731
 80076e0:	080076ad 	.word	0x080076ad
 80076e4:	080076ad 	.word	0x080076ad
 80076e8:	080076ad 	.word	0x080076ad
 80076ec:	080076ad 	.word	0x080076ad
 80076f0:	0800782f 	.word	0x0800782f
 80076f4:	0800775b 	.word	0x0800775b
 80076f8:	080077e9 	.word	0x080077e9
 80076fc:	080076ad 	.word	0x080076ad
 8007700:	080076ad 	.word	0x080076ad
 8007704:	08007851 	.word	0x08007851
 8007708:	080076ad 	.word	0x080076ad
 800770c:	0800775b 	.word	0x0800775b
 8007710:	080076ad 	.word	0x080076ad
 8007714:	080076ad 	.word	0x080076ad
 8007718:	080077f1 	.word	0x080077f1
 800771c:	6833      	ldr	r3, [r6, #0]
 800771e:	1d1a      	adds	r2, r3, #4
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	6032      	str	r2, [r6, #0]
 8007724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007728:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800772c:	2301      	movs	r3, #1
 800772e:	e09c      	b.n	800786a <_printf_i+0x1e6>
 8007730:	6833      	ldr	r3, [r6, #0]
 8007732:	6820      	ldr	r0, [r4, #0]
 8007734:	1d19      	adds	r1, r3, #4
 8007736:	6031      	str	r1, [r6, #0]
 8007738:	0606      	lsls	r6, r0, #24
 800773a:	d501      	bpl.n	8007740 <_printf_i+0xbc>
 800773c:	681d      	ldr	r5, [r3, #0]
 800773e:	e003      	b.n	8007748 <_printf_i+0xc4>
 8007740:	0645      	lsls	r5, r0, #25
 8007742:	d5fb      	bpl.n	800773c <_printf_i+0xb8>
 8007744:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007748:	2d00      	cmp	r5, #0
 800774a:	da03      	bge.n	8007754 <_printf_i+0xd0>
 800774c:	232d      	movs	r3, #45	@ 0x2d
 800774e:	426d      	negs	r5, r5
 8007750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007754:	4858      	ldr	r0, [pc, #352]	@ (80078b8 <_printf_i+0x234>)
 8007756:	230a      	movs	r3, #10
 8007758:	e011      	b.n	800777e <_printf_i+0xfa>
 800775a:	6821      	ldr	r1, [r4, #0]
 800775c:	6833      	ldr	r3, [r6, #0]
 800775e:	0608      	lsls	r0, r1, #24
 8007760:	f853 5b04 	ldr.w	r5, [r3], #4
 8007764:	d402      	bmi.n	800776c <_printf_i+0xe8>
 8007766:	0649      	lsls	r1, r1, #25
 8007768:	bf48      	it	mi
 800776a:	b2ad      	uxthmi	r5, r5
 800776c:	2f6f      	cmp	r7, #111	@ 0x6f
 800776e:	4852      	ldr	r0, [pc, #328]	@ (80078b8 <_printf_i+0x234>)
 8007770:	6033      	str	r3, [r6, #0]
 8007772:	bf14      	ite	ne
 8007774:	230a      	movne	r3, #10
 8007776:	2308      	moveq	r3, #8
 8007778:	2100      	movs	r1, #0
 800777a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800777e:	6866      	ldr	r6, [r4, #4]
 8007780:	60a6      	str	r6, [r4, #8]
 8007782:	2e00      	cmp	r6, #0
 8007784:	db05      	blt.n	8007792 <_printf_i+0x10e>
 8007786:	6821      	ldr	r1, [r4, #0]
 8007788:	432e      	orrs	r6, r5
 800778a:	f021 0104 	bic.w	r1, r1, #4
 800778e:	6021      	str	r1, [r4, #0]
 8007790:	d04b      	beq.n	800782a <_printf_i+0x1a6>
 8007792:	4616      	mov	r6, r2
 8007794:	fbb5 f1f3 	udiv	r1, r5, r3
 8007798:	fb03 5711 	mls	r7, r3, r1, r5
 800779c:	5dc7      	ldrb	r7, [r0, r7]
 800779e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80077a2:	462f      	mov	r7, r5
 80077a4:	42bb      	cmp	r3, r7
 80077a6:	460d      	mov	r5, r1
 80077a8:	d9f4      	bls.n	8007794 <_printf_i+0x110>
 80077aa:	2b08      	cmp	r3, #8
 80077ac:	d10b      	bne.n	80077c6 <_printf_i+0x142>
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	07df      	lsls	r7, r3, #31
 80077b2:	d508      	bpl.n	80077c6 <_printf_i+0x142>
 80077b4:	6923      	ldr	r3, [r4, #16]
 80077b6:	6861      	ldr	r1, [r4, #4]
 80077b8:	4299      	cmp	r1, r3
 80077ba:	bfde      	ittt	le
 80077bc:	2330      	movle	r3, #48	@ 0x30
 80077be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077c6:	1b92      	subs	r2, r2, r6
 80077c8:	6122      	str	r2, [r4, #16]
 80077ca:	f8cd a000 	str.w	sl, [sp]
 80077ce:	464b      	mov	r3, r9
 80077d0:	aa03      	add	r2, sp, #12
 80077d2:	4621      	mov	r1, r4
 80077d4:	4640      	mov	r0, r8
 80077d6:	f7ff fee7 	bl	80075a8 <_printf_common>
 80077da:	3001      	adds	r0, #1
 80077dc:	d14a      	bne.n	8007874 <_printf_i+0x1f0>
 80077de:	f04f 30ff 	mov.w	r0, #4294967295
 80077e2:	b004      	add	sp, #16
 80077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	f043 0320 	orr.w	r3, r3, #32
 80077ee:	6023      	str	r3, [r4, #0]
 80077f0:	4832      	ldr	r0, [pc, #200]	@ (80078bc <_printf_i+0x238>)
 80077f2:	2778      	movs	r7, #120	@ 0x78
 80077f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	6831      	ldr	r1, [r6, #0]
 80077fc:	061f      	lsls	r7, r3, #24
 80077fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007802:	d402      	bmi.n	800780a <_printf_i+0x186>
 8007804:	065f      	lsls	r7, r3, #25
 8007806:	bf48      	it	mi
 8007808:	b2ad      	uxthmi	r5, r5
 800780a:	6031      	str	r1, [r6, #0]
 800780c:	07d9      	lsls	r1, r3, #31
 800780e:	bf44      	itt	mi
 8007810:	f043 0320 	orrmi.w	r3, r3, #32
 8007814:	6023      	strmi	r3, [r4, #0]
 8007816:	b11d      	cbz	r5, 8007820 <_printf_i+0x19c>
 8007818:	2310      	movs	r3, #16
 800781a:	e7ad      	b.n	8007778 <_printf_i+0xf4>
 800781c:	4826      	ldr	r0, [pc, #152]	@ (80078b8 <_printf_i+0x234>)
 800781e:	e7e9      	b.n	80077f4 <_printf_i+0x170>
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	f023 0320 	bic.w	r3, r3, #32
 8007826:	6023      	str	r3, [r4, #0]
 8007828:	e7f6      	b.n	8007818 <_printf_i+0x194>
 800782a:	4616      	mov	r6, r2
 800782c:	e7bd      	b.n	80077aa <_printf_i+0x126>
 800782e:	6833      	ldr	r3, [r6, #0]
 8007830:	6825      	ldr	r5, [r4, #0]
 8007832:	6961      	ldr	r1, [r4, #20]
 8007834:	1d18      	adds	r0, r3, #4
 8007836:	6030      	str	r0, [r6, #0]
 8007838:	062e      	lsls	r6, r5, #24
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	d501      	bpl.n	8007842 <_printf_i+0x1be>
 800783e:	6019      	str	r1, [r3, #0]
 8007840:	e002      	b.n	8007848 <_printf_i+0x1c4>
 8007842:	0668      	lsls	r0, r5, #25
 8007844:	d5fb      	bpl.n	800783e <_printf_i+0x1ba>
 8007846:	8019      	strh	r1, [r3, #0]
 8007848:	2300      	movs	r3, #0
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	4616      	mov	r6, r2
 800784e:	e7bc      	b.n	80077ca <_printf_i+0x146>
 8007850:	6833      	ldr	r3, [r6, #0]
 8007852:	1d1a      	adds	r2, r3, #4
 8007854:	6032      	str	r2, [r6, #0]
 8007856:	681e      	ldr	r6, [r3, #0]
 8007858:	6862      	ldr	r2, [r4, #4]
 800785a:	2100      	movs	r1, #0
 800785c:	4630      	mov	r0, r6
 800785e:	f7f8 fce7 	bl	8000230 <memchr>
 8007862:	b108      	cbz	r0, 8007868 <_printf_i+0x1e4>
 8007864:	1b80      	subs	r0, r0, r6
 8007866:	6060      	str	r0, [r4, #4]
 8007868:	6863      	ldr	r3, [r4, #4]
 800786a:	6123      	str	r3, [r4, #16]
 800786c:	2300      	movs	r3, #0
 800786e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007872:	e7aa      	b.n	80077ca <_printf_i+0x146>
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	4632      	mov	r2, r6
 8007878:	4649      	mov	r1, r9
 800787a:	4640      	mov	r0, r8
 800787c:	47d0      	blx	sl
 800787e:	3001      	adds	r0, #1
 8007880:	d0ad      	beq.n	80077de <_printf_i+0x15a>
 8007882:	6823      	ldr	r3, [r4, #0]
 8007884:	079b      	lsls	r3, r3, #30
 8007886:	d413      	bmi.n	80078b0 <_printf_i+0x22c>
 8007888:	68e0      	ldr	r0, [r4, #12]
 800788a:	9b03      	ldr	r3, [sp, #12]
 800788c:	4298      	cmp	r0, r3
 800788e:	bfb8      	it	lt
 8007890:	4618      	movlt	r0, r3
 8007892:	e7a6      	b.n	80077e2 <_printf_i+0x15e>
 8007894:	2301      	movs	r3, #1
 8007896:	4632      	mov	r2, r6
 8007898:	4649      	mov	r1, r9
 800789a:	4640      	mov	r0, r8
 800789c:	47d0      	blx	sl
 800789e:	3001      	adds	r0, #1
 80078a0:	d09d      	beq.n	80077de <_printf_i+0x15a>
 80078a2:	3501      	adds	r5, #1
 80078a4:	68e3      	ldr	r3, [r4, #12]
 80078a6:	9903      	ldr	r1, [sp, #12]
 80078a8:	1a5b      	subs	r3, r3, r1
 80078aa:	42ab      	cmp	r3, r5
 80078ac:	dcf2      	bgt.n	8007894 <_printf_i+0x210>
 80078ae:	e7eb      	b.n	8007888 <_printf_i+0x204>
 80078b0:	2500      	movs	r5, #0
 80078b2:	f104 0619 	add.w	r6, r4, #25
 80078b6:	e7f5      	b.n	80078a4 <_printf_i+0x220>
 80078b8:	0800baa2 	.word	0x0800baa2
 80078bc:	0800bab3 	.word	0x0800bab3

080078c0 <_scanf_float>:
 80078c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c4:	b087      	sub	sp, #28
 80078c6:	4691      	mov	r9, r2
 80078c8:	9303      	str	r3, [sp, #12]
 80078ca:	688b      	ldr	r3, [r1, #8]
 80078cc:	1e5a      	subs	r2, r3, #1
 80078ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80078d2:	bf81      	itttt	hi
 80078d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80078d8:	eb03 0b05 	addhi.w	fp, r3, r5
 80078dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80078e0:	608b      	strhi	r3, [r1, #8]
 80078e2:	680b      	ldr	r3, [r1, #0]
 80078e4:	460a      	mov	r2, r1
 80078e6:	f04f 0500 	mov.w	r5, #0
 80078ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80078ee:	f842 3b1c 	str.w	r3, [r2], #28
 80078f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80078f6:	4680      	mov	r8, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	bf98      	it	ls
 80078fc:	f04f 0b00 	movls.w	fp, #0
 8007900:	9201      	str	r2, [sp, #4]
 8007902:	4616      	mov	r6, r2
 8007904:	46aa      	mov	sl, r5
 8007906:	462f      	mov	r7, r5
 8007908:	9502      	str	r5, [sp, #8]
 800790a:	68a2      	ldr	r2, [r4, #8]
 800790c:	b15a      	cbz	r2, 8007926 <_scanf_float+0x66>
 800790e:	f8d9 3000 	ldr.w	r3, [r9]
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	2b4e      	cmp	r3, #78	@ 0x4e
 8007916:	d863      	bhi.n	80079e0 <_scanf_float+0x120>
 8007918:	2b40      	cmp	r3, #64	@ 0x40
 800791a:	d83b      	bhi.n	8007994 <_scanf_float+0xd4>
 800791c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007920:	b2c8      	uxtb	r0, r1
 8007922:	280e      	cmp	r0, #14
 8007924:	d939      	bls.n	800799a <_scanf_float+0xda>
 8007926:	b11f      	cbz	r7, 8007930 <_scanf_float+0x70>
 8007928:	6823      	ldr	r3, [r4, #0]
 800792a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800792e:	6023      	str	r3, [r4, #0]
 8007930:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007934:	f1ba 0f01 	cmp.w	sl, #1
 8007938:	f200 8114 	bhi.w	8007b64 <_scanf_float+0x2a4>
 800793c:	9b01      	ldr	r3, [sp, #4]
 800793e:	429e      	cmp	r6, r3
 8007940:	f200 8105 	bhi.w	8007b4e <_scanf_float+0x28e>
 8007944:	2001      	movs	r0, #1
 8007946:	b007      	add	sp, #28
 8007948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800794c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007950:	2a0d      	cmp	r2, #13
 8007952:	d8e8      	bhi.n	8007926 <_scanf_float+0x66>
 8007954:	a101      	add	r1, pc, #4	@ (adr r1, 800795c <_scanf_float+0x9c>)
 8007956:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800795a:	bf00      	nop
 800795c:	08007aa5 	.word	0x08007aa5
 8007960:	08007927 	.word	0x08007927
 8007964:	08007927 	.word	0x08007927
 8007968:	08007927 	.word	0x08007927
 800796c:	08007b01 	.word	0x08007b01
 8007970:	08007adb 	.word	0x08007adb
 8007974:	08007927 	.word	0x08007927
 8007978:	08007927 	.word	0x08007927
 800797c:	08007ab3 	.word	0x08007ab3
 8007980:	08007927 	.word	0x08007927
 8007984:	08007927 	.word	0x08007927
 8007988:	08007927 	.word	0x08007927
 800798c:	08007927 	.word	0x08007927
 8007990:	08007a6f 	.word	0x08007a6f
 8007994:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007998:	e7da      	b.n	8007950 <_scanf_float+0x90>
 800799a:	290e      	cmp	r1, #14
 800799c:	d8c3      	bhi.n	8007926 <_scanf_float+0x66>
 800799e:	a001      	add	r0, pc, #4	@ (adr r0, 80079a4 <_scanf_float+0xe4>)
 80079a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80079a4:	08007a5f 	.word	0x08007a5f
 80079a8:	08007927 	.word	0x08007927
 80079ac:	08007a5f 	.word	0x08007a5f
 80079b0:	08007aef 	.word	0x08007aef
 80079b4:	08007927 	.word	0x08007927
 80079b8:	08007a01 	.word	0x08007a01
 80079bc:	08007a45 	.word	0x08007a45
 80079c0:	08007a45 	.word	0x08007a45
 80079c4:	08007a45 	.word	0x08007a45
 80079c8:	08007a45 	.word	0x08007a45
 80079cc:	08007a45 	.word	0x08007a45
 80079d0:	08007a45 	.word	0x08007a45
 80079d4:	08007a45 	.word	0x08007a45
 80079d8:	08007a45 	.word	0x08007a45
 80079dc:	08007a45 	.word	0x08007a45
 80079e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80079e2:	d809      	bhi.n	80079f8 <_scanf_float+0x138>
 80079e4:	2b60      	cmp	r3, #96	@ 0x60
 80079e6:	d8b1      	bhi.n	800794c <_scanf_float+0x8c>
 80079e8:	2b54      	cmp	r3, #84	@ 0x54
 80079ea:	d07b      	beq.n	8007ae4 <_scanf_float+0x224>
 80079ec:	2b59      	cmp	r3, #89	@ 0x59
 80079ee:	d19a      	bne.n	8007926 <_scanf_float+0x66>
 80079f0:	2d07      	cmp	r5, #7
 80079f2:	d198      	bne.n	8007926 <_scanf_float+0x66>
 80079f4:	2508      	movs	r5, #8
 80079f6:	e02f      	b.n	8007a58 <_scanf_float+0x198>
 80079f8:	2b74      	cmp	r3, #116	@ 0x74
 80079fa:	d073      	beq.n	8007ae4 <_scanf_float+0x224>
 80079fc:	2b79      	cmp	r3, #121	@ 0x79
 80079fe:	e7f6      	b.n	80079ee <_scanf_float+0x12e>
 8007a00:	6821      	ldr	r1, [r4, #0]
 8007a02:	05c8      	lsls	r0, r1, #23
 8007a04:	d51e      	bpl.n	8007a44 <_scanf_float+0x184>
 8007a06:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007a0a:	6021      	str	r1, [r4, #0]
 8007a0c:	3701      	adds	r7, #1
 8007a0e:	f1bb 0f00 	cmp.w	fp, #0
 8007a12:	d003      	beq.n	8007a1c <_scanf_float+0x15c>
 8007a14:	3201      	adds	r2, #1
 8007a16:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a1a:	60a2      	str	r2, [r4, #8]
 8007a1c:	68a3      	ldr	r3, [r4, #8]
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	60a3      	str	r3, [r4, #8]
 8007a22:	6923      	ldr	r3, [r4, #16]
 8007a24:	3301      	adds	r3, #1
 8007a26:	6123      	str	r3, [r4, #16]
 8007a28:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f8c9 3004 	str.w	r3, [r9, #4]
 8007a34:	f340 8082 	ble.w	8007b3c <_scanf_float+0x27c>
 8007a38:	f8d9 3000 	ldr.w	r3, [r9]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	f8c9 3000 	str.w	r3, [r9]
 8007a42:	e762      	b.n	800790a <_scanf_float+0x4a>
 8007a44:	eb1a 0105 	adds.w	r1, sl, r5
 8007a48:	f47f af6d 	bne.w	8007926 <_scanf_float+0x66>
 8007a4c:	6822      	ldr	r2, [r4, #0]
 8007a4e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007a52:	6022      	str	r2, [r4, #0]
 8007a54:	460d      	mov	r5, r1
 8007a56:	468a      	mov	sl, r1
 8007a58:	f806 3b01 	strb.w	r3, [r6], #1
 8007a5c:	e7de      	b.n	8007a1c <_scanf_float+0x15c>
 8007a5e:	6822      	ldr	r2, [r4, #0]
 8007a60:	0610      	lsls	r0, r2, #24
 8007a62:	f57f af60 	bpl.w	8007926 <_scanf_float+0x66>
 8007a66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a6a:	6022      	str	r2, [r4, #0]
 8007a6c:	e7f4      	b.n	8007a58 <_scanf_float+0x198>
 8007a6e:	f1ba 0f00 	cmp.w	sl, #0
 8007a72:	d10c      	bne.n	8007a8e <_scanf_float+0x1ce>
 8007a74:	b977      	cbnz	r7, 8007a94 <_scanf_float+0x1d4>
 8007a76:	6822      	ldr	r2, [r4, #0]
 8007a78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007a7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007a80:	d108      	bne.n	8007a94 <_scanf_float+0x1d4>
 8007a82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a86:	6022      	str	r2, [r4, #0]
 8007a88:	f04f 0a01 	mov.w	sl, #1
 8007a8c:	e7e4      	b.n	8007a58 <_scanf_float+0x198>
 8007a8e:	f1ba 0f02 	cmp.w	sl, #2
 8007a92:	d050      	beq.n	8007b36 <_scanf_float+0x276>
 8007a94:	2d01      	cmp	r5, #1
 8007a96:	d002      	beq.n	8007a9e <_scanf_float+0x1de>
 8007a98:	2d04      	cmp	r5, #4
 8007a9a:	f47f af44 	bne.w	8007926 <_scanf_float+0x66>
 8007a9e:	3501      	adds	r5, #1
 8007aa0:	b2ed      	uxtb	r5, r5
 8007aa2:	e7d9      	b.n	8007a58 <_scanf_float+0x198>
 8007aa4:	f1ba 0f01 	cmp.w	sl, #1
 8007aa8:	f47f af3d 	bne.w	8007926 <_scanf_float+0x66>
 8007aac:	f04f 0a02 	mov.w	sl, #2
 8007ab0:	e7d2      	b.n	8007a58 <_scanf_float+0x198>
 8007ab2:	b975      	cbnz	r5, 8007ad2 <_scanf_float+0x212>
 8007ab4:	2f00      	cmp	r7, #0
 8007ab6:	f47f af37 	bne.w	8007928 <_scanf_float+0x68>
 8007aba:	6822      	ldr	r2, [r4, #0]
 8007abc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007ac0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007ac4:	f040 8103 	bne.w	8007cce <_scanf_float+0x40e>
 8007ac8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007acc:	6022      	str	r2, [r4, #0]
 8007ace:	2501      	movs	r5, #1
 8007ad0:	e7c2      	b.n	8007a58 <_scanf_float+0x198>
 8007ad2:	2d03      	cmp	r5, #3
 8007ad4:	d0e3      	beq.n	8007a9e <_scanf_float+0x1de>
 8007ad6:	2d05      	cmp	r5, #5
 8007ad8:	e7df      	b.n	8007a9a <_scanf_float+0x1da>
 8007ada:	2d02      	cmp	r5, #2
 8007adc:	f47f af23 	bne.w	8007926 <_scanf_float+0x66>
 8007ae0:	2503      	movs	r5, #3
 8007ae2:	e7b9      	b.n	8007a58 <_scanf_float+0x198>
 8007ae4:	2d06      	cmp	r5, #6
 8007ae6:	f47f af1e 	bne.w	8007926 <_scanf_float+0x66>
 8007aea:	2507      	movs	r5, #7
 8007aec:	e7b4      	b.n	8007a58 <_scanf_float+0x198>
 8007aee:	6822      	ldr	r2, [r4, #0]
 8007af0:	0591      	lsls	r1, r2, #22
 8007af2:	f57f af18 	bpl.w	8007926 <_scanf_float+0x66>
 8007af6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007afa:	6022      	str	r2, [r4, #0]
 8007afc:	9702      	str	r7, [sp, #8]
 8007afe:	e7ab      	b.n	8007a58 <_scanf_float+0x198>
 8007b00:	6822      	ldr	r2, [r4, #0]
 8007b02:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007b06:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007b0a:	d005      	beq.n	8007b18 <_scanf_float+0x258>
 8007b0c:	0550      	lsls	r0, r2, #21
 8007b0e:	f57f af0a 	bpl.w	8007926 <_scanf_float+0x66>
 8007b12:	2f00      	cmp	r7, #0
 8007b14:	f000 80db 	beq.w	8007cce <_scanf_float+0x40e>
 8007b18:	0591      	lsls	r1, r2, #22
 8007b1a:	bf58      	it	pl
 8007b1c:	9902      	ldrpl	r1, [sp, #8]
 8007b1e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007b22:	bf58      	it	pl
 8007b24:	1a79      	subpl	r1, r7, r1
 8007b26:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007b2a:	bf58      	it	pl
 8007b2c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007b30:	6022      	str	r2, [r4, #0]
 8007b32:	2700      	movs	r7, #0
 8007b34:	e790      	b.n	8007a58 <_scanf_float+0x198>
 8007b36:	f04f 0a03 	mov.w	sl, #3
 8007b3a:	e78d      	b.n	8007a58 <_scanf_float+0x198>
 8007b3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b40:	4649      	mov	r1, r9
 8007b42:	4640      	mov	r0, r8
 8007b44:	4798      	blx	r3
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f43f aedf 	beq.w	800790a <_scanf_float+0x4a>
 8007b4c:	e6eb      	b.n	8007926 <_scanf_float+0x66>
 8007b4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b56:	464a      	mov	r2, r9
 8007b58:	4640      	mov	r0, r8
 8007b5a:	4798      	blx	r3
 8007b5c:	6923      	ldr	r3, [r4, #16]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	6123      	str	r3, [r4, #16]
 8007b62:	e6eb      	b.n	800793c <_scanf_float+0x7c>
 8007b64:	1e6b      	subs	r3, r5, #1
 8007b66:	2b06      	cmp	r3, #6
 8007b68:	d824      	bhi.n	8007bb4 <_scanf_float+0x2f4>
 8007b6a:	2d02      	cmp	r5, #2
 8007b6c:	d836      	bhi.n	8007bdc <_scanf_float+0x31c>
 8007b6e:	9b01      	ldr	r3, [sp, #4]
 8007b70:	429e      	cmp	r6, r3
 8007b72:	f67f aee7 	bls.w	8007944 <_scanf_float+0x84>
 8007b76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b7e:	464a      	mov	r2, r9
 8007b80:	4640      	mov	r0, r8
 8007b82:	4798      	blx	r3
 8007b84:	6923      	ldr	r3, [r4, #16]
 8007b86:	3b01      	subs	r3, #1
 8007b88:	6123      	str	r3, [r4, #16]
 8007b8a:	e7f0      	b.n	8007b6e <_scanf_float+0x2ae>
 8007b8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b90:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007b94:	464a      	mov	r2, r9
 8007b96:	4640      	mov	r0, r8
 8007b98:	4798      	blx	r3
 8007b9a:	6923      	ldr	r3, [r4, #16]
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	6123      	str	r3, [r4, #16]
 8007ba0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ba4:	fa5f fa8a 	uxtb.w	sl, sl
 8007ba8:	f1ba 0f02 	cmp.w	sl, #2
 8007bac:	d1ee      	bne.n	8007b8c <_scanf_float+0x2cc>
 8007bae:	3d03      	subs	r5, #3
 8007bb0:	b2ed      	uxtb	r5, r5
 8007bb2:	1b76      	subs	r6, r6, r5
 8007bb4:	6823      	ldr	r3, [r4, #0]
 8007bb6:	05da      	lsls	r2, r3, #23
 8007bb8:	d530      	bpl.n	8007c1c <_scanf_float+0x35c>
 8007bba:	055b      	lsls	r3, r3, #21
 8007bbc:	d511      	bpl.n	8007be2 <_scanf_float+0x322>
 8007bbe:	9b01      	ldr	r3, [sp, #4]
 8007bc0:	429e      	cmp	r6, r3
 8007bc2:	f67f aebf 	bls.w	8007944 <_scanf_float+0x84>
 8007bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007bca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bce:	464a      	mov	r2, r9
 8007bd0:	4640      	mov	r0, r8
 8007bd2:	4798      	blx	r3
 8007bd4:	6923      	ldr	r3, [r4, #16]
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	6123      	str	r3, [r4, #16]
 8007bda:	e7f0      	b.n	8007bbe <_scanf_float+0x2fe>
 8007bdc:	46aa      	mov	sl, r5
 8007bde:	46b3      	mov	fp, r6
 8007be0:	e7de      	b.n	8007ba0 <_scanf_float+0x2e0>
 8007be2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007be6:	6923      	ldr	r3, [r4, #16]
 8007be8:	2965      	cmp	r1, #101	@ 0x65
 8007bea:	f103 33ff 	add.w	r3, r3, #4294967295
 8007bee:	f106 35ff 	add.w	r5, r6, #4294967295
 8007bf2:	6123      	str	r3, [r4, #16]
 8007bf4:	d00c      	beq.n	8007c10 <_scanf_float+0x350>
 8007bf6:	2945      	cmp	r1, #69	@ 0x45
 8007bf8:	d00a      	beq.n	8007c10 <_scanf_float+0x350>
 8007bfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007bfe:	464a      	mov	r2, r9
 8007c00:	4640      	mov	r0, r8
 8007c02:	4798      	blx	r3
 8007c04:	6923      	ldr	r3, [r4, #16]
 8007c06:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	1eb5      	subs	r5, r6, #2
 8007c0e:	6123      	str	r3, [r4, #16]
 8007c10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c14:	464a      	mov	r2, r9
 8007c16:	4640      	mov	r0, r8
 8007c18:	4798      	blx	r3
 8007c1a:	462e      	mov	r6, r5
 8007c1c:	6822      	ldr	r2, [r4, #0]
 8007c1e:	f012 0210 	ands.w	r2, r2, #16
 8007c22:	d001      	beq.n	8007c28 <_scanf_float+0x368>
 8007c24:	2000      	movs	r0, #0
 8007c26:	e68e      	b.n	8007946 <_scanf_float+0x86>
 8007c28:	7032      	strb	r2, [r6, #0]
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c34:	d125      	bne.n	8007c82 <_scanf_float+0x3c2>
 8007c36:	9b02      	ldr	r3, [sp, #8]
 8007c38:	429f      	cmp	r7, r3
 8007c3a:	d00a      	beq.n	8007c52 <_scanf_float+0x392>
 8007c3c:	1bda      	subs	r2, r3, r7
 8007c3e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007c42:	429e      	cmp	r6, r3
 8007c44:	bf28      	it	cs
 8007c46:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007c4a:	4922      	ldr	r1, [pc, #136]	@ (8007cd4 <_scanf_float+0x414>)
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	f000 f977 	bl	8007f40 <siprintf>
 8007c52:	9901      	ldr	r1, [sp, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	4640      	mov	r0, r8
 8007c58:	f002 fd0a 	bl	800a670 <_strtod_r>
 8007c5c:	9b03      	ldr	r3, [sp, #12]
 8007c5e:	6821      	ldr	r1, [r4, #0]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f011 0f02 	tst.w	r1, #2
 8007c66:	ec57 6b10 	vmov	r6, r7, d0
 8007c6a:	f103 0204 	add.w	r2, r3, #4
 8007c6e:	d015      	beq.n	8007c9c <_scanf_float+0x3dc>
 8007c70:	9903      	ldr	r1, [sp, #12]
 8007c72:	600a      	str	r2, [r1, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	e9c3 6700 	strd	r6, r7, [r3]
 8007c7a:	68e3      	ldr	r3, [r4, #12]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	60e3      	str	r3, [r4, #12]
 8007c80:	e7d0      	b.n	8007c24 <_scanf_float+0x364>
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d0e4      	beq.n	8007c52 <_scanf_float+0x392>
 8007c88:	9905      	ldr	r1, [sp, #20]
 8007c8a:	230a      	movs	r3, #10
 8007c8c:	3101      	adds	r1, #1
 8007c8e:	4640      	mov	r0, r8
 8007c90:	f002 fd6e 	bl	800a770 <_strtol_r>
 8007c94:	9b04      	ldr	r3, [sp, #16]
 8007c96:	9e05      	ldr	r6, [sp, #20]
 8007c98:	1ac2      	subs	r2, r0, r3
 8007c9a:	e7d0      	b.n	8007c3e <_scanf_float+0x37e>
 8007c9c:	f011 0f04 	tst.w	r1, #4
 8007ca0:	9903      	ldr	r1, [sp, #12]
 8007ca2:	600a      	str	r2, [r1, #0]
 8007ca4:	d1e6      	bne.n	8007c74 <_scanf_float+0x3b4>
 8007ca6:	681d      	ldr	r5, [r3, #0]
 8007ca8:	4632      	mov	r2, r6
 8007caa:	463b      	mov	r3, r7
 8007cac:	4630      	mov	r0, r6
 8007cae:	4639      	mov	r1, r7
 8007cb0:	f7f8 ff6c 	bl	8000b8c <__aeabi_dcmpun>
 8007cb4:	b128      	cbz	r0, 8007cc2 <_scanf_float+0x402>
 8007cb6:	4808      	ldr	r0, [pc, #32]	@ (8007cd8 <_scanf_float+0x418>)
 8007cb8:	f000 fad0 	bl	800825c <nanf>
 8007cbc:	ed85 0a00 	vstr	s0, [r5]
 8007cc0:	e7db      	b.n	8007c7a <_scanf_float+0x3ba>
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	4639      	mov	r1, r7
 8007cc6:	f7f8 ffbf 	bl	8000c48 <__aeabi_d2f>
 8007cca:	6028      	str	r0, [r5, #0]
 8007ccc:	e7d5      	b.n	8007c7a <_scanf_float+0x3ba>
 8007cce:	2700      	movs	r7, #0
 8007cd0:	e62e      	b.n	8007930 <_scanf_float+0x70>
 8007cd2:	bf00      	nop
 8007cd4:	0800bac4 	.word	0x0800bac4
 8007cd8:	0800bc05 	.word	0x0800bc05

08007cdc <std>:
 8007cdc:	2300      	movs	r3, #0
 8007cde:	b510      	push	{r4, lr}
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ce6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cea:	6083      	str	r3, [r0, #8]
 8007cec:	8181      	strh	r1, [r0, #12]
 8007cee:	6643      	str	r3, [r0, #100]	@ 0x64
 8007cf0:	81c2      	strh	r2, [r0, #14]
 8007cf2:	6183      	str	r3, [r0, #24]
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	2208      	movs	r2, #8
 8007cf8:	305c      	adds	r0, #92	@ 0x5c
 8007cfa:	f000 fa1b 	bl	8008134 <memset>
 8007cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007d34 <std+0x58>)
 8007d00:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d02:	4b0d      	ldr	r3, [pc, #52]	@ (8007d38 <std+0x5c>)
 8007d04:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d06:	4b0d      	ldr	r3, [pc, #52]	@ (8007d3c <std+0x60>)
 8007d08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d40 <std+0x64>)
 8007d0c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d44 <std+0x68>)
 8007d10:	6224      	str	r4, [r4, #32]
 8007d12:	429c      	cmp	r4, r3
 8007d14:	d006      	beq.n	8007d24 <std+0x48>
 8007d16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d1a:	4294      	cmp	r4, r2
 8007d1c:	d002      	beq.n	8007d24 <std+0x48>
 8007d1e:	33d0      	adds	r3, #208	@ 0xd0
 8007d20:	429c      	cmp	r4, r3
 8007d22:	d105      	bne.n	8007d30 <std+0x54>
 8007d24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d2c:	f000 ba92 	b.w	8008254 <__retarget_lock_init_recursive>
 8007d30:	bd10      	pop	{r4, pc}
 8007d32:	bf00      	nop
 8007d34:	08007f85 	.word	0x08007f85
 8007d38:	08007fa7 	.word	0x08007fa7
 8007d3c:	08007fdf 	.word	0x08007fdf
 8007d40:	08008003 	.word	0x08008003
 8007d44:	20000530 	.word	0x20000530

08007d48 <stdio_exit_handler>:
 8007d48:	4a02      	ldr	r2, [pc, #8]	@ (8007d54 <stdio_exit_handler+0xc>)
 8007d4a:	4903      	ldr	r1, [pc, #12]	@ (8007d58 <stdio_exit_handler+0x10>)
 8007d4c:	4803      	ldr	r0, [pc, #12]	@ (8007d5c <stdio_exit_handler+0x14>)
 8007d4e:	f000 b869 	b.w	8007e24 <_fwalk_sglue>
 8007d52:	bf00      	nop
 8007d54:	20000054 	.word	0x20000054
 8007d58:	0800adb1 	.word	0x0800adb1
 8007d5c:	20000064 	.word	0x20000064

08007d60 <cleanup_stdio>:
 8007d60:	6841      	ldr	r1, [r0, #4]
 8007d62:	4b0c      	ldr	r3, [pc, #48]	@ (8007d94 <cleanup_stdio+0x34>)
 8007d64:	4299      	cmp	r1, r3
 8007d66:	b510      	push	{r4, lr}
 8007d68:	4604      	mov	r4, r0
 8007d6a:	d001      	beq.n	8007d70 <cleanup_stdio+0x10>
 8007d6c:	f003 f820 	bl	800adb0 <_fflush_r>
 8007d70:	68a1      	ldr	r1, [r4, #8]
 8007d72:	4b09      	ldr	r3, [pc, #36]	@ (8007d98 <cleanup_stdio+0x38>)
 8007d74:	4299      	cmp	r1, r3
 8007d76:	d002      	beq.n	8007d7e <cleanup_stdio+0x1e>
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f003 f819 	bl	800adb0 <_fflush_r>
 8007d7e:	68e1      	ldr	r1, [r4, #12]
 8007d80:	4b06      	ldr	r3, [pc, #24]	@ (8007d9c <cleanup_stdio+0x3c>)
 8007d82:	4299      	cmp	r1, r3
 8007d84:	d004      	beq.n	8007d90 <cleanup_stdio+0x30>
 8007d86:	4620      	mov	r0, r4
 8007d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d8c:	f003 b810 	b.w	800adb0 <_fflush_r>
 8007d90:	bd10      	pop	{r4, pc}
 8007d92:	bf00      	nop
 8007d94:	20000530 	.word	0x20000530
 8007d98:	20000598 	.word	0x20000598
 8007d9c:	20000600 	.word	0x20000600

08007da0 <global_stdio_init.part.0>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd0 <global_stdio_init.part.0+0x30>)
 8007da4:	4c0b      	ldr	r4, [pc, #44]	@ (8007dd4 <global_stdio_init.part.0+0x34>)
 8007da6:	4a0c      	ldr	r2, [pc, #48]	@ (8007dd8 <global_stdio_init.part.0+0x38>)
 8007da8:	601a      	str	r2, [r3, #0]
 8007daa:	4620      	mov	r0, r4
 8007dac:	2200      	movs	r2, #0
 8007dae:	2104      	movs	r1, #4
 8007db0:	f7ff ff94 	bl	8007cdc <std>
 8007db4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007db8:	2201      	movs	r2, #1
 8007dba:	2109      	movs	r1, #9
 8007dbc:	f7ff ff8e 	bl	8007cdc <std>
 8007dc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dc4:	2202      	movs	r2, #2
 8007dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dca:	2112      	movs	r1, #18
 8007dcc:	f7ff bf86 	b.w	8007cdc <std>
 8007dd0:	20000668 	.word	0x20000668
 8007dd4:	20000530 	.word	0x20000530
 8007dd8:	08007d49 	.word	0x08007d49

08007ddc <__sfp_lock_acquire>:
 8007ddc:	4801      	ldr	r0, [pc, #4]	@ (8007de4 <__sfp_lock_acquire+0x8>)
 8007dde:	f000 ba3a 	b.w	8008256 <__retarget_lock_acquire_recursive>
 8007de2:	bf00      	nop
 8007de4:	20000671 	.word	0x20000671

08007de8 <__sfp_lock_release>:
 8007de8:	4801      	ldr	r0, [pc, #4]	@ (8007df0 <__sfp_lock_release+0x8>)
 8007dea:	f000 ba35 	b.w	8008258 <__retarget_lock_release_recursive>
 8007dee:	bf00      	nop
 8007df0:	20000671 	.word	0x20000671

08007df4 <__sinit>:
 8007df4:	b510      	push	{r4, lr}
 8007df6:	4604      	mov	r4, r0
 8007df8:	f7ff fff0 	bl	8007ddc <__sfp_lock_acquire>
 8007dfc:	6a23      	ldr	r3, [r4, #32]
 8007dfe:	b11b      	cbz	r3, 8007e08 <__sinit+0x14>
 8007e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e04:	f7ff bff0 	b.w	8007de8 <__sfp_lock_release>
 8007e08:	4b04      	ldr	r3, [pc, #16]	@ (8007e1c <__sinit+0x28>)
 8007e0a:	6223      	str	r3, [r4, #32]
 8007e0c:	4b04      	ldr	r3, [pc, #16]	@ (8007e20 <__sinit+0x2c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1f5      	bne.n	8007e00 <__sinit+0xc>
 8007e14:	f7ff ffc4 	bl	8007da0 <global_stdio_init.part.0>
 8007e18:	e7f2      	b.n	8007e00 <__sinit+0xc>
 8007e1a:	bf00      	nop
 8007e1c:	08007d61 	.word	0x08007d61
 8007e20:	20000668 	.word	0x20000668

08007e24 <_fwalk_sglue>:
 8007e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e28:	4607      	mov	r7, r0
 8007e2a:	4688      	mov	r8, r1
 8007e2c:	4614      	mov	r4, r2
 8007e2e:	2600      	movs	r6, #0
 8007e30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e34:	f1b9 0901 	subs.w	r9, r9, #1
 8007e38:	d505      	bpl.n	8007e46 <_fwalk_sglue+0x22>
 8007e3a:	6824      	ldr	r4, [r4, #0]
 8007e3c:	2c00      	cmp	r4, #0
 8007e3e:	d1f7      	bne.n	8007e30 <_fwalk_sglue+0xc>
 8007e40:	4630      	mov	r0, r6
 8007e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e46:	89ab      	ldrh	r3, [r5, #12]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d907      	bls.n	8007e5c <_fwalk_sglue+0x38>
 8007e4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e50:	3301      	adds	r3, #1
 8007e52:	d003      	beq.n	8007e5c <_fwalk_sglue+0x38>
 8007e54:	4629      	mov	r1, r5
 8007e56:	4638      	mov	r0, r7
 8007e58:	47c0      	blx	r8
 8007e5a:	4306      	orrs	r6, r0
 8007e5c:	3568      	adds	r5, #104	@ 0x68
 8007e5e:	e7e9      	b.n	8007e34 <_fwalk_sglue+0x10>

08007e60 <iprintf>:
 8007e60:	b40f      	push	{r0, r1, r2, r3}
 8007e62:	b507      	push	{r0, r1, r2, lr}
 8007e64:	4906      	ldr	r1, [pc, #24]	@ (8007e80 <iprintf+0x20>)
 8007e66:	ab04      	add	r3, sp, #16
 8007e68:	6808      	ldr	r0, [r1, #0]
 8007e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e6e:	6881      	ldr	r1, [r0, #8]
 8007e70:	9301      	str	r3, [sp, #4]
 8007e72:	f002 fe01 	bl	800aa78 <_vfiprintf_r>
 8007e76:	b003      	add	sp, #12
 8007e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e7c:	b004      	add	sp, #16
 8007e7e:	4770      	bx	lr
 8007e80:	20000060 	.word	0x20000060

08007e84 <_puts_r>:
 8007e84:	6a03      	ldr	r3, [r0, #32]
 8007e86:	b570      	push	{r4, r5, r6, lr}
 8007e88:	6884      	ldr	r4, [r0, #8]
 8007e8a:	4605      	mov	r5, r0
 8007e8c:	460e      	mov	r6, r1
 8007e8e:	b90b      	cbnz	r3, 8007e94 <_puts_r+0x10>
 8007e90:	f7ff ffb0 	bl	8007df4 <__sinit>
 8007e94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e96:	07db      	lsls	r3, r3, #31
 8007e98:	d405      	bmi.n	8007ea6 <_puts_r+0x22>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	0598      	lsls	r0, r3, #22
 8007e9e:	d402      	bmi.n	8007ea6 <_puts_r+0x22>
 8007ea0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ea2:	f000 f9d8 	bl	8008256 <__retarget_lock_acquire_recursive>
 8007ea6:	89a3      	ldrh	r3, [r4, #12]
 8007ea8:	0719      	lsls	r1, r3, #28
 8007eaa:	d502      	bpl.n	8007eb2 <_puts_r+0x2e>
 8007eac:	6923      	ldr	r3, [r4, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d135      	bne.n	8007f1e <_puts_r+0x9a>
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	f000 f8e7 	bl	8008088 <__swsetup_r>
 8007eba:	b380      	cbz	r0, 8007f1e <_puts_r+0x9a>
 8007ebc:	f04f 35ff 	mov.w	r5, #4294967295
 8007ec0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ec2:	07da      	lsls	r2, r3, #31
 8007ec4:	d405      	bmi.n	8007ed2 <_puts_r+0x4e>
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	059b      	lsls	r3, r3, #22
 8007eca:	d402      	bmi.n	8007ed2 <_puts_r+0x4e>
 8007ecc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ece:	f000 f9c3 	bl	8008258 <__retarget_lock_release_recursive>
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	bd70      	pop	{r4, r5, r6, pc}
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	da04      	bge.n	8007ee4 <_puts_r+0x60>
 8007eda:	69a2      	ldr	r2, [r4, #24]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	dc17      	bgt.n	8007f10 <_puts_r+0x8c>
 8007ee0:	290a      	cmp	r1, #10
 8007ee2:	d015      	beq.n	8007f10 <_puts_r+0x8c>
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	1c5a      	adds	r2, r3, #1
 8007ee8:	6022      	str	r2, [r4, #0]
 8007eea:	7019      	strb	r1, [r3, #0]
 8007eec:	68a3      	ldr	r3, [r4, #8]
 8007eee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	60a3      	str	r3, [r4, #8]
 8007ef6:	2900      	cmp	r1, #0
 8007ef8:	d1ed      	bne.n	8007ed6 <_puts_r+0x52>
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	da11      	bge.n	8007f22 <_puts_r+0x9e>
 8007efe:	4622      	mov	r2, r4
 8007f00:	210a      	movs	r1, #10
 8007f02:	4628      	mov	r0, r5
 8007f04:	f000 f881 	bl	800800a <__swbuf_r>
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d0d7      	beq.n	8007ebc <_puts_r+0x38>
 8007f0c:	250a      	movs	r5, #10
 8007f0e:	e7d7      	b.n	8007ec0 <_puts_r+0x3c>
 8007f10:	4622      	mov	r2, r4
 8007f12:	4628      	mov	r0, r5
 8007f14:	f000 f879 	bl	800800a <__swbuf_r>
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d1e7      	bne.n	8007eec <_puts_r+0x68>
 8007f1c:	e7ce      	b.n	8007ebc <_puts_r+0x38>
 8007f1e:	3e01      	subs	r6, #1
 8007f20:	e7e4      	b.n	8007eec <_puts_r+0x68>
 8007f22:	6823      	ldr	r3, [r4, #0]
 8007f24:	1c5a      	adds	r2, r3, #1
 8007f26:	6022      	str	r2, [r4, #0]
 8007f28:	220a      	movs	r2, #10
 8007f2a:	701a      	strb	r2, [r3, #0]
 8007f2c:	e7ee      	b.n	8007f0c <_puts_r+0x88>
	...

08007f30 <puts>:
 8007f30:	4b02      	ldr	r3, [pc, #8]	@ (8007f3c <puts+0xc>)
 8007f32:	4601      	mov	r1, r0
 8007f34:	6818      	ldr	r0, [r3, #0]
 8007f36:	f7ff bfa5 	b.w	8007e84 <_puts_r>
 8007f3a:	bf00      	nop
 8007f3c:	20000060 	.word	0x20000060

08007f40 <siprintf>:
 8007f40:	b40e      	push	{r1, r2, r3}
 8007f42:	b510      	push	{r4, lr}
 8007f44:	b09d      	sub	sp, #116	@ 0x74
 8007f46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007f48:	9002      	str	r0, [sp, #8]
 8007f4a:	9006      	str	r0, [sp, #24]
 8007f4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007f50:	480a      	ldr	r0, [pc, #40]	@ (8007f7c <siprintf+0x3c>)
 8007f52:	9107      	str	r1, [sp, #28]
 8007f54:	9104      	str	r1, [sp, #16]
 8007f56:	490a      	ldr	r1, [pc, #40]	@ (8007f80 <siprintf+0x40>)
 8007f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f5c:	9105      	str	r1, [sp, #20]
 8007f5e:	2400      	movs	r4, #0
 8007f60:	a902      	add	r1, sp, #8
 8007f62:	6800      	ldr	r0, [r0, #0]
 8007f64:	9301      	str	r3, [sp, #4]
 8007f66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007f68:	f002 fc60 	bl	800a82c <_svfiprintf_r>
 8007f6c:	9b02      	ldr	r3, [sp, #8]
 8007f6e:	701c      	strb	r4, [r3, #0]
 8007f70:	b01d      	add	sp, #116	@ 0x74
 8007f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f76:	b003      	add	sp, #12
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	20000060 	.word	0x20000060
 8007f80:	ffff0208 	.word	0xffff0208

08007f84 <__sread>:
 8007f84:	b510      	push	{r4, lr}
 8007f86:	460c      	mov	r4, r1
 8007f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f8c:	f000 f914 	bl	80081b8 <_read_r>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	bfab      	itete	ge
 8007f94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f96:	89a3      	ldrhlt	r3, [r4, #12]
 8007f98:	181b      	addge	r3, r3, r0
 8007f9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f9e:	bfac      	ite	ge
 8007fa0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007fa2:	81a3      	strhlt	r3, [r4, #12]
 8007fa4:	bd10      	pop	{r4, pc}

08007fa6 <__swrite>:
 8007fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007faa:	461f      	mov	r7, r3
 8007fac:	898b      	ldrh	r3, [r1, #12]
 8007fae:	05db      	lsls	r3, r3, #23
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	460c      	mov	r4, r1
 8007fb4:	4616      	mov	r6, r2
 8007fb6:	d505      	bpl.n	8007fc4 <__swrite+0x1e>
 8007fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f000 f8e8 	bl	8008194 <_lseek_r>
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	4632      	mov	r2, r6
 8007fd2:	463b      	mov	r3, r7
 8007fd4:	4628      	mov	r0, r5
 8007fd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fda:	f000 b8ff 	b.w	80081dc <_write_r>

08007fde <__sseek>:
 8007fde:	b510      	push	{r4, lr}
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fe6:	f000 f8d5 	bl	8008194 <_lseek_r>
 8007fea:	1c43      	adds	r3, r0, #1
 8007fec:	89a3      	ldrh	r3, [r4, #12]
 8007fee:	bf15      	itete	ne
 8007ff0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ff2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ff6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ffa:	81a3      	strheq	r3, [r4, #12]
 8007ffc:	bf18      	it	ne
 8007ffe:	81a3      	strhne	r3, [r4, #12]
 8008000:	bd10      	pop	{r4, pc}

08008002 <__sclose>:
 8008002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008006:	f000 b8b5 	b.w	8008174 <_close_r>

0800800a <__swbuf_r>:
 800800a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800c:	460e      	mov	r6, r1
 800800e:	4614      	mov	r4, r2
 8008010:	4605      	mov	r5, r0
 8008012:	b118      	cbz	r0, 800801c <__swbuf_r+0x12>
 8008014:	6a03      	ldr	r3, [r0, #32]
 8008016:	b90b      	cbnz	r3, 800801c <__swbuf_r+0x12>
 8008018:	f7ff feec 	bl	8007df4 <__sinit>
 800801c:	69a3      	ldr	r3, [r4, #24]
 800801e:	60a3      	str	r3, [r4, #8]
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	071a      	lsls	r2, r3, #28
 8008024:	d501      	bpl.n	800802a <__swbuf_r+0x20>
 8008026:	6923      	ldr	r3, [r4, #16]
 8008028:	b943      	cbnz	r3, 800803c <__swbuf_r+0x32>
 800802a:	4621      	mov	r1, r4
 800802c:	4628      	mov	r0, r5
 800802e:	f000 f82b 	bl	8008088 <__swsetup_r>
 8008032:	b118      	cbz	r0, 800803c <__swbuf_r+0x32>
 8008034:	f04f 37ff 	mov.w	r7, #4294967295
 8008038:	4638      	mov	r0, r7
 800803a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800803c:	6823      	ldr	r3, [r4, #0]
 800803e:	6922      	ldr	r2, [r4, #16]
 8008040:	1a98      	subs	r0, r3, r2
 8008042:	6963      	ldr	r3, [r4, #20]
 8008044:	b2f6      	uxtb	r6, r6
 8008046:	4283      	cmp	r3, r0
 8008048:	4637      	mov	r7, r6
 800804a:	dc05      	bgt.n	8008058 <__swbuf_r+0x4e>
 800804c:	4621      	mov	r1, r4
 800804e:	4628      	mov	r0, r5
 8008050:	f002 feae 	bl	800adb0 <_fflush_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	d1ed      	bne.n	8008034 <__swbuf_r+0x2a>
 8008058:	68a3      	ldr	r3, [r4, #8]
 800805a:	3b01      	subs	r3, #1
 800805c:	60a3      	str	r3, [r4, #8]
 800805e:	6823      	ldr	r3, [r4, #0]
 8008060:	1c5a      	adds	r2, r3, #1
 8008062:	6022      	str	r2, [r4, #0]
 8008064:	701e      	strb	r6, [r3, #0]
 8008066:	6962      	ldr	r2, [r4, #20]
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	429a      	cmp	r2, r3
 800806c:	d004      	beq.n	8008078 <__swbuf_r+0x6e>
 800806e:	89a3      	ldrh	r3, [r4, #12]
 8008070:	07db      	lsls	r3, r3, #31
 8008072:	d5e1      	bpl.n	8008038 <__swbuf_r+0x2e>
 8008074:	2e0a      	cmp	r6, #10
 8008076:	d1df      	bne.n	8008038 <__swbuf_r+0x2e>
 8008078:	4621      	mov	r1, r4
 800807a:	4628      	mov	r0, r5
 800807c:	f002 fe98 	bl	800adb0 <_fflush_r>
 8008080:	2800      	cmp	r0, #0
 8008082:	d0d9      	beq.n	8008038 <__swbuf_r+0x2e>
 8008084:	e7d6      	b.n	8008034 <__swbuf_r+0x2a>
	...

08008088 <__swsetup_r>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4b29      	ldr	r3, [pc, #164]	@ (8008130 <__swsetup_r+0xa8>)
 800808c:	4605      	mov	r5, r0
 800808e:	6818      	ldr	r0, [r3, #0]
 8008090:	460c      	mov	r4, r1
 8008092:	b118      	cbz	r0, 800809c <__swsetup_r+0x14>
 8008094:	6a03      	ldr	r3, [r0, #32]
 8008096:	b90b      	cbnz	r3, 800809c <__swsetup_r+0x14>
 8008098:	f7ff feac 	bl	8007df4 <__sinit>
 800809c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080a0:	0719      	lsls	r1, r3, #28
 80080a2:	d422      	bmi.n	80080ea <__swsetup_r+0x62>
 80080a4:	06da      	lsls	r2, r3, #27
 80080a6:	d407      	bmi.n	80080b8 <__swsetup_r+0x30>
 80080a8:	2209      	movs	r2, #9
 80080aa:	602a      	str	r2, [r5, #0]
 80080ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080b0:	81a3      	strh	r3, [r4, #12]
 80080b2:	f04f 30ff 	mov.w	r0, #4294967295
 80080b6:	e033      	b.n	8008120 <__swsetup_r+0x98>
 80080b8:	0758      	lsls	r0, r3, #29
 80080ba:	d512      	bpl.n	80080e2 <__swsetup_r+0x5a>
 80080bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080be:	b141      	cbz	r1, 80080d2 <__swsetup_r+0x4a>
 80080c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080c4:	4299      	cmp	r1, r3
 80080c6:	d002      	beq.n	80080ce <__swsetup_r+0x46>
 80080c8:	4628      	mov	r0, r5
 80080ca:	f000 ff25 	bl	8008f18 <_free_r>
 80080ce:	2300      	movs	r3, #0
 80080d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80080d8:	81a3      	strh	r3, [r4, #12]
 80080da:	2300      	movs	r3, #0
 80080dc:	6063      	str	r3, [r4, #4]
 80080de:	6923      	ldr	r3, [r4, #16]
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	f043 0308 	orr.w	r3, r3, #8
 80080e8:	81a3      	strh	r3, [r4, #12]
 80080ea:	6923      	ldr	r3, [r4, #16]
 80080ec:	b94b      	cbnz	r3, 8008102 <__swsetup_r+0x7a>
 80080ee:	89a3      	ldrh	r3, [r4, #12]
 80080f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080f8:	d003      	beq.n	8008102 <__swsetup_r+0x7a>
 80080fa:	4621      	mov	r1, r4
 80080fc:	4628      	mov	r0, r5
 80080fe:	f002 fea5 	bl	800ae4c <__smakebuf_r>
 8008102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008106:	f013 0201 	ands.w	r2, r3, #1
 800810a:	d00a      	beq.n	8008122 <__swsetup_r+0x9a>
 800810c:	2200      	movs	r2, #0
 800810e:	60a2      	str	r2, [r4, #8]
 8008110:	6962      	ldr	r2, [r4, #20]
 8008112:	4252      	negs	r2, r2
 8008114:	61a2      	str	r2, [r4, #24]
 8008116:	6922      	ldr	r2, [r4, #16]
 8008118:	b942      	cbnz	r2, 800812c <__swsetup_r+0xa4>
 800811a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800811e:	d1c5      	bne.n	80080ac <__swsetup_r+0x24>
 8008120:	bd38      	pop	{r3, r4, r5, pc}
 8008122:	0799      	lsls	r1, r3, #30
 8008124:	bf58      	it	pl
 8008126:	6962      	ldrpl	r2, [r4, #20]
 8008128:	60a2      	str	r2, [r4, #8]
 800812a:	e7f4      	b.n	8008116 <__swsetup_r+0x8e>
 800812c:	2000      	movs	r0, #0
 800812e:	e7f7      	b.n	8008120 <__swsetup_r+0x98>
 8008130:	20000060 	.word	0x20000060

08008134 <memset>:
 8008134:	4402      	add	r2, r0
 8008136:	4603      	mov	r3, r0
 8008138:	4293      	cmp	r3, r2
 800813a:	d100      	bne.n	800813e <memset+0xa>
 800813c:	4770      	bx	lr
 800813e:	f803 1b01 	strb.w	r1, [r3], #1
 8008142:	e7f9      	b.n	8008138 <memset+0x4>

08008144 <strncpy>:
 8008144:	b510      	push	{r4, lr}
 8008146:	3901      	subs	r1, #1
 8008148:	4603      	mov	r3, r0
 800814a:	b132      	cbz	r2, 800815a <strncpy+0x16>
 800814c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008150:	f803 4b01 	strb.w	r4, [r3], #1
 8008154:	3a01      	subs	r2, #1
 8008156:	2c00      	cmp	r4, #0
 8008158:	d1f7      	bne.n	800814a <strncpy+0x6>
 800815a:	441a      	add	r2, r3
 800815c:	2100      	movs	r1, #0
 800815e:	4293      	cmp	r3, r2
 8008160:	d100      	bne.n	8008164 <strncpy+0x20>
 8008162:	bd10      	pop	{r4, pc}
 8008164:	f803 1b01 	strb.w	r1, [r3], #1
 8008168:	e7f9      	b.n	800815e <strncpy+0x1a>
	...

0800816c <_localeconv_r>:
 800816c:	4800      	ldr	r0, [pc, #0]	@ (8008170 <_localeconv_r+0x4>)
 800816e:	4770      	bx	lr
 8008170:	200001a0 	.word	0x200001a0

08008174 <_close_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4d06      	ldr	r5, [pc, #24]	@ (8008190 <_close_r+0x1c>)
 8008178:	2300      	movs	r3, #0
 800817a:	4604      	mov	r4, r0
 800817c:	4608      	mov	r0, r1
 800817e:	602b      	str	r3, [r5, #0]
 8008180:	f7fa fa00 	bl	8002584 <_close>
 8008184:	1c43      	adds	r3, r0, #1
 8008186:	d102      	bne.n	800818e <_close_r+0x1a>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	b103      	cbz	r3, 800818e <_close_r+0x1a>
 800818c:	6023      	str	r3, [r4, #0]
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	2000066c 	.word	0x2000066c

08008194 <_lseek_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	4d07      	ldr	r5, [pc, #28]	@ (80081b4 <_lseek_r+0x20>)
 8008198:	4604      	mov	r4, r0
 800819a:	4608      	mov	r0, r1
 800819c:	4611      	mov	r1, r2
 800819e:	2200      	movs	r2, #0
 80081a0:	602a      	str	r2, [r5, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f7fa fa15 	bl	80025d2 <_lseek>
 80081a8:	1c43      	adds	r3, r0, #1
 80081aa:	d102      	bne.n	80081b2 <_lseek_r+0x1e>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	b103      	cbz	r3, 80081b2 <_lseek_r+0x1e>
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	bd38      	pop	{r3, r4, r5, pc}
 80081b4:	2000066c 	.word	0x2000066c

080081b8 <_read_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d07      	ldr	r5, [pc, #28]	@ (80081d8 <_read_r+0x20>)
 80081bc:	4604      	mov	r4, r0
 80081be:	4608      	mov	r0, r1
 80081c0:	4611      	mov	r1, r2
 80081c2:	2200      	movs	r2, #0
 80081c4:	602a      	str	r2, [r5, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	f7fa f9a3 	bl	8002512 <_read>
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	d102      	bne.n	80081d6 <_read_r+0x1e>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	b103      	cbz	r3, 80081d6 <_read_r+0x1e>
 80081d4:	6023      	str	r3, [r4, #0]
 80081d6:	bd38      	pop	{r3, r4, r5, pc}
 80081d8:	2000066c 	.word	0x2000066c

080081dc <_write_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4d07      	ldr	r5, [pc, #28]	@ (80081fc <_write_r+0x20>)
 80081e0:	4604      	mov	r4, r0
 80081e2:	4608      	mov	r0, r1
 80081e4:	4611      	mov	r1, r2
 80081e6:	2200      	movs	r2, #0
 80081e8:	602a      	str	r2, [r5, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	f7fa f9ae 	bl	800254c <_write>
 80081f0:	1c43      	adds	r3, r0, #1
 80081f2:	d102      	bne.n	80081fa <_write_r+0x1e>
 80081f4:	682b      	ldr	r3, [r5, #0]
 80081f6:	b103      	cbz	r3, 80081fa <_write_r+0x1e>
 80081f8:	6023      	str	r3, [r4, #0]
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	2000066c 	.word	0x2000066c

08008200 <__errno>:
 8008200:	4b01      	ldr	r3, [pc, #4]	@ (8008208 <__errno+0x8>)
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	20000060 	.word	0x20000060

0800820c <__libc_init_array>:
 800820c:	b570      	push	{r4, r5, r6, lr}
 800820e:	4d0d      	ldr	r5, [pc, #52]	@ (8008244 <__libc_init_array+0x38>)
 8008210:	4c0d      	ldr	r4, [pc, #52]	@ (8008248 <__libc_init_array+0x3c>)
 8008212:	1b64      	subs	r4, r4, r5
 8008214:	10a4      	asrs	r4, r4, #2
 8008216:	2600      	movs	r6, #0
 8008218:	42a6      	cmp	r6, r4
 800821a:	d109      	bne.n	8008230 <__libc_init_array+0x24>
 800821c:	4d0b      	ldr	r5, [pc, #44]	@ (800824c <__libc_init_array+0x40>)
 800821e:	4c0c      	ldr	r4, [pc, #48]	@ (8008250 <__libc_init_array+0x44>)
 8008220:	f003 fae4 	bl	800b7ec <_init>
 8008224:	1b64      	subs	r4, r4, r5
 8008226:	10a4      	asrs	r4, r4, #2
 8008228:	2600      	movs	r6, #0
 800822a:	42a6      	cmp	r6, r4
 800822c:	d105      	bne.n	800823a <__libc_init_array+0x2e>
 800822e:	bd70      	pop	{r4, r5, r6, pc}
 8008230:	f855 3b04 	ldr.w	r3, [r5], #4
 8008234:	4798      	blx	r3
 8008236:	3601      	adds	r6, #1
 8008238:	e7ee      	b.n	8008218 <__libc_init_array+0xc>
 800823a:	f855 3b04 	ldr.w	r3, [r5], #4
 800823e:	4798      	blx	r3
 8008240:	3601      	adds	r6, #1
 8008242:	e7f2      	b.n	800822a <__libc_init_array+0x1e>
 8008244:	0800bec4 	.word	0x0800bec4
 8008248:	0800bec4 	.word	0x0800bec4
 800824c:	0800bec4 	.word	0x0800bec4
 8008250:	0800bec8 	.word	0x0800bec8

08008254 <__retarget_lock_init_recursive>:
 8008254:	4770      	bx	lr

08008256 <__retarget_lock_acquire_recursive>:
 8008256:	4770      	bx	lr

08008258 <__retarget_lock_release_recursive>:
 8008258:	4770      	bx	lr
	...

0800825c <nanf>:
 800825c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008264 <nanf+0x8>
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	7fc00000 	.word	0x7fc00000

08008268 <quorem>:
 8008268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	6903      	ldr	r3, [r0, #16]
 800826e:	690c      	ldr	r4, [r1, #16]
 8008270:	42a3      	cmp	r3, r4
 8008272:	4607      	mov	r7, r0
 8008274:	db7e      	blt.n	8008374 <quorem+0x10c>
 8008276:	3c01      	subs	r4, #1
 8008278:	f101 0814 	add.w	r8, r1, #20
 800827c:	00a3      	lsls	r3, r4, #2
 800827e:	f100 0514 	add.w	r5, r0, #20
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800828e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008292:	3301      	adds	r3, #1
 8008294:	429a      	cmp	r2, r3
 8008296:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800829a:	fbb2 f6f3 	udiv	r6, r2, r3
 800829e:	d32e      	bcc.n	80082fe <quorem+0x96>
 80082a0:	f04f 0a00 	mov.w	sl, #0
 80082a4:	46c4      	mov	ip, r8
 80082a6:	46ae      	mov	lr, r5
 80082a8:	46d3      	mov	fp, sl
 80082aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082ae:	b298      	uxth	r0, r3
 80082b0:	fb06 a000 	mla	r0, r6, r0, sl
 80082b4:	0c02      	lsrs	r2, r0, #16
 80082b6:	0c1b      	lsrs	r3, r3, #16
 80082b8:	fb06 2303 	mla	r3, r6, r3, r2
 80082bc:	f8de 2000 	ldr.w	r2, [lr]
 80082c0:	b280      	uxth	r0, r0
 80082c2:	b292      	uxth	r2, r2
 80082c4:	1a12      	subs	r2, r2, r0
 80082c6:	445a      	add	r2, fp
 80082c8:	f8de 0000 	ldr.w	r0, [lr]
 80082cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80082d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80082da:	b292      	uxth	r2, r2
 80082dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082e0:	45e1      	cmp	r9, ip
 80082e2:	f84e 2b04 	str.w	r2, [lr], #4
 80082e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80082ea:	d2de      	bcs.n	80082aa <quorem+0x42>
 80082ec:	9b00      	ldr	r3, [sp, #0]
 80082ee:	58eb      	ldr	r3, [r5, r3]
 80082f0:	b92b      	cbnz	r3, 80082fe <quorem+0x96>
 80082f2:	9b01      	ldr	r3, [sp, #4]
 80082f4:	3b04      	subs	r3, #4
 80082f6:	429d      	cmp	r5, r3
 80082f8:	461a      	mov	r2, r3
 80082fa:	d32f      	bcc.n	800835c <quorem+0xf4>
 80082fc:	613c      	str	r4, [r7, #16]
 80082fe:	4638      	mov	r0, r7
 8008300:	f001 f9c6 	bl	8009690 <__mcmp>
 8008304:	2800      	cmp	r0, #0
 8008306:	db25      	blt.n	8008354 <quorem+0xec>
 8008308:	4629      	mov	r1, r5
 800830a:	2000      	movs	r0, #0
 800830c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008310:	f8d1 c000 	ldr.w	ip, [r1]
 8008314:	fa1f fe82 	uxth.w	lr, r2
 8008318:	fa1f f38c 	uxth.w	r3, ip
 800831c:	eba3 030e 	sub.w	r3, r3, lr
 8008320:	4403      	add	r3, r0
 8008322:	0c12      	lsrs	r2, r2, #16
 8008324:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008328:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800832c:	b29b      	uxth	r3, r3
 800832e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008332:	45c1      	cmp	r9, r8
 8008334:	f841 3b04 	str.w	r3, [r1], #4
 8008338:	ea4f 4022 	mov.w	r0, r2, asr #16
 800833c:	d2e6      	bcs.n	800830c <quorem+0xa4>
 800833e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008342:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008346:	b922      	cbnz	r2, 8008352 <quorem+0xea>
 8008348:	3b04      	subs	r3, #4
 800834a:	429d      	cmp	r5, r3
 800834c:	461a      	mov	r2, r3
 800834e:	d30b      	bcc.n	8008368 <quorem+0x100>
 8008350:	613c      	str	r4, [r7, #16]
 8008352:	3601      	adds	r6, #1
 8008354:	4630      	mov	r0, r6
 8008356:	b003      	add	sp, #12
 8008358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835c:	6812      	ldr	r2, [r2, #0]
 800835e:	3b04      	subs	r3, #4
 8008360:	2a00      	cmp	r2, #0
 8008362:	d1cb      	bne.n	80082fc <quorem+0x94>
 8008364:	3c01      	subs	r4, #1
 8008366:	e7c6      	b.n	80082f6 <quorem+0x8e>
 8008368:	6812      	ldr	r2, [r2, #0]
 800836a:	3b04      	subs	r3, #4
 800836c:	2a00      	cmp	r2, #0
 800836e:	d1ef      	bne.n	8008350 <quorem+0xe8>
 8008370:	3c01      	subs	r4, #1
 8008372:	e7ea      	b.n	800834a <quorem+0xe2>
 8008374:	2000      	movs	r0, #0
 8008376:	e7ee      	b.n	8008356 <quorem+0xee>

08008378 <_dtoa_r>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	69c7      	ldr	r7, [r0, #28]
 800837e:	b097      	sub	sp, #92	@ 0x5c
 8008380:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008384:	ec55 4b10 	vmov	r4, r5, d0
 8008388:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800838a:	9107      	str	r1, [sp, #28]
 800838c:	4681      	mov	r9, r0
 800838e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008390:	9311      	str	r3, [sp, #68]	@ 0x44
 8008392:	b97f      	cbnz	r7, 80083b4 <_dtoa_r+0x3c>
 8008394:	2010      	movs	r0, #16
 8008396:	f000 fe09 	bl	8008fac <malloc>
 800839a:	4602      	mov	r2, r0
 800839c:	f8c9 001c 	str.w	r0, [r9, #28]
 80083a0:	b920      	cbnz	r0, 80083ac <_dtoa_r+0x34>
 80083a2:	4ba9      	ldr	r3, [pc, #676]	@ (8008648 <_dtoa_r+0x2d0>)
 80083a4:	21ef      	movs	r1, #239	@ 0xef
 80083a6:	48a9      	ldr	r0, [pc, #676]	@ (800864c <_dtoa_r+0x2d4>)
 80083a8:	f002 fe02 	bl	800afb0 <__assert_func>
 80083ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80083b0:	6007      	str	r7, [r0, #0]
 80083b2:	60c7      	str	r7, [r0, #12]
 80083b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083b8:	6819      	ldr	r1, [r3, #0]
 80083ba:	b159      	cbz	r1, 80083d4 <_dtoa_r+0x5c>
 80083bc:	685a      	ldr	r2, [r3, #4]
 80083be:	604a      	str	r2, [r1, #4]
 80083c0:	2301      	movs	r3, #1
 80083c2:	4093      	lsls	r3, r2
 80083c4:	608b      	str	r3, [r1, #8]
 80083c6:	4648      	mov	r0, r9
 80083c8:	f000 fee6 	bl	8009198 <_Bfree>
 80083cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083d0:	2200      	movs	r2, #0
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	1e2b      	subs	r3, r5, #0
 80083d6:	bfb9      	ittee	lt
 80083d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80083dc:	9305      	strlt	r3, [sp, #20]
 80083de:	2300      	movge	r3, #0
 80083e0:	6033      	strge	r3, [r6, #0]
 80083e2:	9f05      	ldr	r7, [sp, #20]
 80083e4:	4b9a      	ldr	r3, [pc, #616]	@ (8008650 <_dtoa_r+0x2d8>)
 80083e6:	bfbc      	itt	lt
 80083e8:	2201      	movlt	r2, #1
 80083ea:	6032      	strlt	r2, [r6, #0]
 80083ec:	43bb      	bics	r3, r7
 80083ee:	d112      	bne.n	8008416 <_dtoa_r+0x9e>
 80083f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80083f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80083fc:	4323      	orrs	r3, r4
 80083fe:	f000 855a 	beq.w	8008eb6 <_dtoa_r+0xb3e>
 8008402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008404:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008664 <_dtoa_r+0x2ec>
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 855c 	beq.w	8008ec6 <_dtoa_r+0xb4e>
 800840e:	f10a 0303 	add.w	r3, sl, #3
 8008412:	f000 bd56 	b.w	8008ec2 <_dtoa_r+0xb4a>
 8008416:	ed9d 7b04 	vldr	d7, [sp, #16]
 800841a:	2200      	movs	r2, #0
 800841c:	ec51 0b17 	vmov	r0, r1, d7
 8008420:	2300      	movs	r3, #0
 8008422:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008426:	f7f8 fb7f 	bl	8000b28 <__aeabi_dcmpeq>
 800842a:	4680      	mov	r8, r0
 800842c:	b158      	cbz	r0, 8008446 <_dtoa_r+0xce>
 800842e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008430:	2301      	movs	r3, #1
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008436:	b113      	cbz	r3, 800843e <_dtoa_r+0xc6>
 8008438:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800843a:	4b86      	ldr	r3, [pc, #536]	@ (8008654 <_dtoa_r+0x2dc>)
 800843c:	6013      	str	r3, [r2, #0]
 800843e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008668 <_dtoa_r+0x2f0>
 8008442:	f000 bd40 	b.w	8008ec6 <_dtoa_r+0xb4e>
 8008446:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800844a:	aa14      	add	r2, sp, #80	@ 0x50
 800844c:	a915      	add	r1, sp, #84	@ 0x54
 800844e:	4648      	mov	r0, r9
 8008450:	f001 fa3e 	bl	80098d0 <__d2b>
 8008454:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008458:	9002      	str	r0, [sp, #8]
 800845a:	2e00      	cmp	r6, #0
 800845c:	d078      	beq.n	8008550 <_dtoa_r+0x1d8>
 800845e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008460:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800846c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008470:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008474:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008478:	4619      	mov	r1, r3
 800847a:	2200      	movs	r2, #0
 800847c:	4b76      	ldr	r3, [pc, #472]	@ (8008658 <_dtoa_r+0x2e0>)
 800847e:	f7f7 ff33 	bl	80002e8 <__aeabi_dsub>
 8008482:	a36b      	add	r3, pc, #428	@ (adr r3, 8008630 <_dtoa_r+0x2b8>)
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	f7f8 f8e6 	bl	8000658 <__aeabi_dmul>
 800848c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008638 <_dtoa_r+0x2c0>)
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	f7f7 ff2b 	bl	80002ec <__adddf3>
 8008496:	4604      	mov	r4, r0
 8008498:	4630      	mov	r0, r6
 800849a:	460d      	mov	r5, r1
 800849c:	f7f8 f872 	bl	8000584 <__aeabi_i2d>
 80084a0:	a367      	add	r3, pc, #412	@ (adr r3, 8008640 <_dtoa_r+0x2c8>)
 80084a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a6:	f7f8 f8d7 	bl	8000658 <__aeabi_dmul>
 80084aa:	4602      	mov	r2, r0
 80084ac:	460b      	mov	r3, r1
 80084ae:	4620      	mov	r0, r4
 80084b0:	4629      	mov	r1, r5
 80084b2:	f7f7 ff1b 	bl	80002ec <__adddf3>
 80084b6:	4604      	mov	r4, r0
 80084b8:	460d      	mov	r5, r1
 80084ba:	f7f8 fb7d 	bl	8000bb8 <__aeabi_d2iz>
 80084be:	2200      	movs	r2, #0
 80084c0:	4607      	mov	r7, r0
 80084c2:	2300      	movs	r3, #0
 80084c4:	4620      	mov	r0, r4
 80084c6:	4629      	mov	r1, r5
 80084c8:	f7f8 fb38 	bl	8000b3c <__aeabi_dcmplt>
 80084cc:	b140      	cbz	r0, 80084e0 <_dtoa_r+0x168>
 80084ce:	4638      	mov	r0, r7
 80084d0:	f7f8 f858 	bl	8000584 <__aeabi_i2d>
 80084d4:	4622      	mov	r2, r4
 80084d6:	462b      	mov	r3, r5
 80084d8:	f7f8 fb26 	bl	8000b28 <__aeabi_dcmpeq>
 80084dc:	b900      	cbnz	r0, 80084e0 <_dtoa_r+0x168>
 80084de:	3f01      	subs	r7, #1
 80084e0:	2f16      	cmp	r7, #22
 80084e2:	d852      	bhi.n	800858a <_dtoa_r+0x212>
 80084e4:	4b5d      	ldr	r3, [pc, #372]	@ (800865c <_dtoa_r+0x2e4>)
 80084e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084f2:	f7f8 fb23 	bl	8000b3c <__aeabi_dcmplt>
 80084f6:	2800      	cmp	r0, #0
 80084f8:	d049      	beq.n	800858e <_dtoa_r+0x216>
 80084fa:	3f01      	subs	r7, #1
 80084fc:	2300      	movs	r3, #0
 80084fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8008500:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008502:	1b9b      	subs	r3, r3, r6
 8008504:	1e5a      	subs	r2, r3, #1
 8008506:	bf45      	ittet	mi
 8008508:	f1c3 0301 	rsbmi	r3, r3, #1
 800850c:	9300      	strmi	r3, [sp, #0]
 800850e:	2300      	movpl	r3, #0
 8008510:	2300      	movmi	r3, #0
 8008512:	9206      	str	r2, [sp, #24]
 8008514:	bf54      	ite	pl
 8008516:	9300      	strpl	r3, [sp, #0]
 8008518:	9306      	strmi	r3, [sp, #24]
 800851a:	2f00      	cmp	r7, #0
 800851c:	db39      	blt.n	8008592 <_dtoa_r+0x21a>
 800851e:	9b06      	ldr	r3, [sp, #24]
 8008520:	970d      	str	r7, [sp, #52]	@ 0x34
 8008522:	443b      	add	r3, r7
 8008524:	9306      	str	r3, [sp, #24]
 8008526:	2300      	movs	r3, #0
 8008528:	9308      	str	r3, [sp, #32]
 800852a:	9b07      	ldr	r3, [sp, #28]
 800852c:	2b09      	cmp	r3, #9
 800852e:	d863      	bhi.n	80085f8 <_dtoa_r+0x280>
 8008530:	2b05      	cmp	r3, #5
 8008532:	bfc4      	itt	gt
 8008534:	3b04      	subgt	r3, #4
 8008536:	9307      	strgt	r3, [sp, #28]
 8008538:	9b07      	ldr	r3, [sp, #28]
 800853a:	f1a3 0302 	sub.w	r3, r3, #2
 800853e:	bfcc      	ite	gt
 8008540:	2400      	movgt	r4, #0
 8008542:	2401      	movle	r4, #1
 8008544:	2b03      	cmp	r3, #3
 8008546:	d863      	bhi.n	8008610 <_dtoa_r+0x298>
 8008548:	e8df f003 	tbb	[pc, r3]
 800854c:	2b375452 	.word	0x2b375452
 8008550:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008554:	441e      	add	r6, r3
 8008556:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800855a:	2b20      	cmp	r3, #32
 800855c:	bfc1      	itttt	gt
 800855e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008562:	409f      	lslgt	r7, r3
 8008564:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008568:	fa24 f303 	lsrgt.w	r3, r4, r3
 800856c:	bfd6      	itet	le
 800856e:	f1c3 0320 	rsble	r3, r3, #32
 8008572:	ea47 0003 	orrgt.w	r0, r7, r3
 8008576:	fa04 f003 	lslle.w	r0, r4, r3
 800857a:	f7f7 fff3 	bl	8000564 <__aeabi_ui2d>
 800857e:	2201      	movs	r2, #1
 8008580:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008584:	3e01      	subs	r6, #1
 8008586:	9212      	str	r2, [sp, #72]	@ 0x48
 8008588:	e776      	b.n	8008478 <_dtoa_r+0x100>
 800858a:	2301      	movs	r3, #1
 800858c:	e7b7      	b.n	80084fe <_dtoa_r+0x186>
 800858e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008590:	e7b6      	b.n	8008500 <_dtoa_r+0x188>
 8008592:	9b00      	ldr	r3, [sp, #0]
 8008594:	1bdb      	subs	r3, r3, r7
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	427b      	negs	r3, r7
 800859a:	9308      	str	r3, [sp, #32]
 800859c:	2300      	movs	r3, #0
 800859e:	930d      	str	r3, [sp, #52]	@ 0x34
 80085a0:	e7c3      	b.n	800852a <_dtoa_r+0x1b2>
 80085a2:	2301      	movs	r3, #1
 80085a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80085a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085a8:	eb07 0b03 	add.w	fp, r7, r3
 80085ac:	f10b 0301 	add.w	r3, fp, #1
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	9303      	str	r3, [sp, #12]
 80085b4:	bfb8      	it	lt
 80085b6:	2301      	movlt	r3, #1
 80085b8:	e006      	b.n	80085c8 <_dtoa_r+0x250>
 80085ba:	2301      	movs	r3, #1
 80085bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	dd28      	ble.n	8008616 <_dtoa_r+0x29e>
 80085c4:	469b      	mov	fp, r3
 80085c6:	9303      	str	r3, [sp, #12]
 80085c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80085cc:	2100      	movs	r1, #0
 80085ce:	2204      	movs	r2, #4
 80085d0:	f102 0514 	add.w	r5, r2, #20
 80085d4:	429d      	cmp	r5, r3
 80085d6:	d926      	bls.n	8008626 <_dtoa_r+0x2ae>
 80085d8:	6041      	str	r1, [r0, #4]
 80085da:	4648      	mov	r0, r9
 80085dc:	f000 fd9c 	bl	8009118 <_Balloc>
 80085e0:	4682      	mov	sl, r0
 80085e2:	2800      	cmp	r0, #0
 80085e4:	d142      	bne.n	800866c <_dtoa_r+0x2f4>
 80085e6:	4b1e      	ldr	r3, [pc, #120]	@ (8008660 <_dtoa_r+0x2e8>)
 80085e8:	4602      	mov	r2, r0
 80085ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80085ee:	e6da      	b.n	80083a6 <_dtoa_r+0x2e>
 80085f0:	2300      	movs	r3, #0
 80085f2:	e7e3      	b.n	80085bc <_dtoa_r+0x244>
 80085f4:	2300      	movs	r3, #0
 80085f6:	e7d5      	b.n	80085a4 <_dtoa_r+0x22c>
 80085f8:	2401      	movs	r4, #1
 80085fa:	2300      	movs	r3, #0
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8008600:	f04f 3bff 	mov.w	fp, #4294967295
 8008604:	2200      	movs	r2, #0
 8008606:	f8cd b00c 	str.w	fp, [sp, #12]
 800860a:	2312      	movs	r3, #18
 800860c:	920c      	str	r2, [sp, #48]	@ 0x30
 800860e:	e7db      	b.n	80085c8 <_dtoa_r+0x250>
 8008610:	2301      	movs	r3, #1
 8008612:	9309      	str	r3, [sp, #36]	@ 0x24
 8008614:	e7f4      	b.n	8008600 <_dtoa_r+0x288>
 8008616:	f04f 0b01 	mov.w	fp, #1
 800861a:	f8cd b00c 	str.w	fp, [sp, #12]
 800861e:	465b      	mov	r3, fp
 8008620:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008624:	e7d0      	b.n	80085c8 <_dtoa_r+0x250>
 8008626:	3101      	adds	r1, #1
 8008628:	0052      	lsls	r2, r2, #1
 800862a:	e7d1      	b.n	80085d0 <_dtoa_r+0x258>
 800862c:	f3af 8000 	nop.w
 8008630:	636f4361 	.word	0x636f4361
 8008634:	3fd287a7 	.word	0x3fd287a7
 8008638:	8b60c8b3 	.word	0x8b60c8b3
 800863c:	3fc68a28 	.word	0x3fc68a28
 8008640:	509f79fb 	.word	0x509f79fb
 8008644:	3fd34413 	.word	0x3fd34413
 8008648:	0800bad6 	.word	0x0800bad6
 800864c:	0800baed 	.word	0x0800baed
 8008650:	7ff00000 	.word	0x7ff00000
 8008654:	0800baa1 	.word	0x0800baa1
 8008658:	3ff80000 	.word	0x3ff80000
 800865c:	0800bca0 	.word	0x0800bca0
 8008660:	0800bb45 	.word	0x0800bb45
 8008664:	0800bad2 	.word	0x0800bad2
 8008668:	0800baa0 	.word	0x0800baa0
 800866c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008670:	6018      	str	r0, [r3, #0]
 8008672:	9b03      	ldr	r3, [sp, #12]
 8008674:	2b0e      	cmp	r3, #14
 8008676:	f200 80a1 	bhi.w	80087bc <_dtoa_r+0x444>
 800867a:	2c00      	cmp	r4, #0
 800867c:	f000 809e 	beq.w	80087bc <_dtoa_r+0x444>
 8008680:	2f00      	cmp	r7, #0
 8008682:	dd33      	ble.n	80086ec <_dtoa_r+0x374>
 8008684:	4b9c      	ldr	r3, [pc, #624]	@ (80088f8 <_dtoa_r+0x580>)
 8008686:	f007 020f 	and.w	r2, r7, #15
 800868a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800868e:	ed93 7b00 	vldr	d7, [r3]
 8008692:	05f8      	lsls	r0, r7, #23
 8008694:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008698:	ea4f 1427 	mov.w	r4, r7, asr #4
 800869c:	d516      	bpl.n	80086cc <_dtoa_r+0x354>
 800869e:	4b97      	ldr	r3, [pc, #604]	@ (80088fc <_dtoa_r+0x584>)
 80086a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086a8:	f7f8 f900 	bl	80008ac <__aeabi_ddiv>
 80086ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086b0:	f004 040f 	and.w	r4, r4, #15
 80086b4:	2603      	movs	r6, #3
 80086b6:	4d91      	ldr	r5, [pc, #580]	@ (80088fc <_dtoa_r+0x584>)
 80086b8:	b954      	cbnz	r4, 80086d0 <_dtoa_r+0x358>
 80086ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086c2:	f7f8 f8f3 	bl	80008ac <__aeabi_ddiv>
 80086c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086ca:	e028      	b.n	800871e <_dtoa_r+0x3a6>
 80086cc:	2602      	movs	r6, #2
 80086ce:	e7f2      	b.n	80086b6 <_dtoa_r+0x33e>
 80086d0:	07e1      	lsls	r1, r4, #31
 80086d2:	d508      	bpl.n	80086e6 <_dtoa_r+0x36e>
 80086d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086dc:	f7f7 ffbc 	bl	8000658 <__aeabi_dmul>
 80086e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086e4:	3601      	adds	r6, #1
 80086e6:	1064      	asrs	r4, r4, #1
 80086e8:	3508      	adds	r5, #8
 80086ea:	e7e5      	b.n	80086b8 <_dtoa_r+0x340>
 80086ec:	f000 80af 	beq.w	800884e <_dtoa_r+0x4d6>
 80086f0:	427c      	negs	r4, r7
 80086f2:	4b81      	ldr	r3, [pc, #516]	@ (80088f8 <_dtoa_r+0x580>)
 80086f4:	4d81      	ldr	r5, [pc, #516]	@ (80088fc <_dtoa_r+0x584>)
 80086f6:	f004 020f 	and.w	r2, r4, #15
 80086fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008706:	f7f7 ffa7 	bl	8000658 <__aeabi_dmul>
 800870a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800870e:	1124      	asrs	r4, r4, #4
 8008710:	2300      	movs	r3, #0
 8008712:	2602      	movs	r6, #2
 8008714:	2c00      	cmp	r4, #0
 8008716:	f040 808f 	bne.w	8008838 <_dtoa_r+0x4c0>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1d3      	bne.n	80086c6 <_dtoa_r+0x34e>
 800871e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008720:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008724:	2b00      	cmp	r3, #0
 8008726:	f000 8094 	beq.w	8008852 <_dtoa_r+0x4da>
 800872a:	4b75      	ldr	r3, [pc, #468]	@ (8008900 <_dtoa_r+0x588>)
 800872c:	2200      	movs	r2, #0
 800872e:	4620      	mov	r0, r4
 8008730:	4629      	mov	r1, r5
 8008732:	f7f8 fa03 	bl	8000b3c <__aeabi_dcmplt>
 8008736:	2800      	cmp	r0, #0
 8008738:	f000 808b 	beq.w	8008852 <_dtoa_r+0x4da>
 800873c:	9b03      	ldr	r3, [sp, #12]
 800873e:	2b00      	cmp	r3, #0
 8008740:	f000 8087 	beq.w	8008852 <_dtoa_r+0x4da>
 8008744:	f1bb 0f00 	cmp.w	fp, #0
 8008748:	dd34      	ble.n	80087b4 <_dtoa_r+0x43c>
 800874a:	4620      	mov	r0, r4
 800874c:	4b6d      	ldr	r3, [pc, #436]	@ (8008904 <_dtoa_r+0x58c>)
 800874e:	2200      	movs	r2, #0
 8008750:	4629      	mov	r1, r5
 8008752:	f7f7 ff81 	bl	8000658 <__aeabi_dmul>
 8008756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800875a:	f107 38ff 	add.w	r8, r7, #4294967295
 800875e:	3601      	adds	r6, #1
 8008760:	465c      	mov	r4, fp
 8008762:	4630      	mov	r0, r6
 8008764:	f7f7 ff0e 	bl	8000584 <__aeabi_i2d>
 8008768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800876c:	f7f7 ff74 	bl	8000658 <__aeabi_dmul>
 8008770:	4b65      	ldr	r3, [pc, #404]	@ (8008908 <_dtoa_r+0x590>)
 8008772:	2200      	movs	r2, #0
 8008774:	f7f7 fdba 	bl	80002ec <__adddf3>
 8008778:	4605      	mov	r5, r0
 800877a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800877e:	2c00      	cmp	r4, #0
 8008780:	d16a      	bne.n	8008858 <_dtoa_r+0x4e0>
 8008782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008786:	4b61      	ldr	r3, [pc, #388]	@ (800890c <_dtoa_r+0x594>)
 8008788:	2200      	movs	r2, #0
 800878a:	f7f7 fdad 	bl	80002e8 <__aeabi_dsub>
 800878e:	4602      	mov	r2, r0
 8008790:	460b      	mov	r3, r1
 8008792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008796:	462a      	mov	r2, r5
 8008798:	4633      	mov	r3, r6
 800879a:	f7f8 f9ed 	bl	8000b78 <__aeabi_dcmpgt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f040 8298 	bne.w	8008cd4 <_dtoa_r+0x95c>
 80087a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087a8:	462a      	mov	r2, r5
 80087aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80087ae:	f7f8 f9c5 	bl	8000b3c <__aeabi_dcmplt>
 80087b2:	bb38      	cbnz	r0, 8008804 <_dtoa_r+0x48c>
 80087b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80087b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80087bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f2c0 8157 	blt.w	8008a72 <_dtoa_r+0x6fa>
 80087c4:	2f0e      	cmp	r7, #14
 80087c6:	f300 8154 	bgt.w	8008a72 <_dtoa_r+0x6fa>
 80087ca:	4b4b      	ldr	r3, [pc, #300]	@ (80088f8 <_dtoa_r+0x580>)
 80087cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80087d0:	ed93 7b00 	vldr	d7, [r3]
 80087d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	ed8d 7b00 	vstr	d7, [sp]
 80087dc:	f280 80e5 	bge.w	80089aa <_dtoa_r+0x632>
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f300 80e1 	bgt.w	80089aa <_dtoa_r+0x632>
 80087e8:	d10c      	bne.n	8008804 <_dtoa_r+0x48c>
 80087ea:	4b48      	ldr	r3, [pc, #288]	@ (800890c <_dtoa_r+0x594>)
 80087ec:	2200      	movs	r2, #0
 80087ee:	ec51 0b17 	vmov	r0, r1, d7
 80087f2:	f7f7 ff31 	bl	8000658 <__aeabi_dmul>
 80087f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087fa:	f7f8 f9b3 	bl	8000b64 <__aeabi_dcmpge>
 80087fe:	2800      	cmp	r0, #0
 8008800:	f000 8266 	beq.w	8008cd0 <_dtoa_r+0x958>
 8008804:	2400      	movs	r4, #0
 8008806:	4625      	mov	r5, r4
 8008808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800880a:	4656      	mov	r6, sl
 800880c:	ea6f 0803 	mvn.w	r8, r3
 8008810:	2700      	movs	r7, #0
 8008812:	4621      	mov	r1, r4
 8008814:	4648      	mov	r0, r9
 8008816:	f000 fcbf 	bl	8009198 <_Bfree>
 800881a:	2d00      	cmp	r5, #0
 800881c:	f000 80bd 	beq.w	800899a <_dtoa_r+0x622>
 8008820:	b12f      	cbz	r7, 800882e <_dtoa_r+0x4b6>
 8008822:	42af      	cmp	r7, r5
 8008824:	d003      	beq.n	800882e <_dtoa_r+0x4b6>
 8008826:	4639      	mov	r1, r7
 8008828:	4648      	mov	r0, r9
 800882a:	f000 fcb5 	bl	8009198 <_Bfree>
 800882e:	4629      	mov	r1, r5
 8008830:	4648      	mov	r0, r9
 8008832:	f000 fcb1 	bl	8009198 <_Bfree>
 8008836:	e0b0      	b.n	800899a <_dtoa_r+0x622>
 8008838:	07e2      	lsls	r2, r4, #31
 800883a:	d505      	bpl.n	8008848 <_dtoa_r+0x4d0>
 800883c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008840:	f7f7 ff0a 	bl	8000658 <__aeabi_dmul>
 8008844:	3601      	adds	r6, #1
 8008846:	2301      	movs	r3, #1
 8008848:	1064      	asrs	r4, r4, #1
 800884a:	3508      	adds	r5, #8
 800884c:	e762      	b.n	8008714 <_dtoa_r+0x39c>
 800884e:	2602      	movs	r6, #2
 8008850:	e765      	b.n	800871e <_dtoa_r+0x3a6>
 8008852:	9c03      	ldr	r4, [sp, #12]
 8008854:	46b8      	mov	r8, r7
 8008856:	e784      	b.n	8008762 <_dtoa_r+0x3ea>
 8008858:	4b27      	ldr	r3, [pc, #156]	@ (80088f8 <_dtoa_r+0x580>)
 800885a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800885c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008864:	4454      	add	r4, sl
 8008866:	2900      	cmp	r1, #0
 8008868:	d054      	beq.n	8008914 <_dtoa_r+0x59c>
 800886a:	4929      	ldr	r1, [pc, #164]	@ (8008910 <_dtoa_r+0x598>)
 800886c:	2000      	movs	r0, #0
 800886e:	f7f8 f81d 	bl	80008ac <__aeabi_ddiv>
 8008872:	4633      	mov	r3, r6
 8008874:	462a      	mov	r2, r5
 8008876:	f7f7 fd37 	bl	80002e8 <__aeabi_dsub>
 800887a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800887e:	4656      	mov	r6, sl
 8008880:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008884:	f7f8 f998 	bl	8000bb8 <__aeabi_d2iz>
 8008888:	4605      	mov	r5, r0
 800888a:	f7f7 fe7b 	bl	8000584 <__aeabi_i2d>
 800888e:	4602      	mov	r2, r0
 8008890:	460b      	mov	r3, r1
 8008892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008896:	f7f7 fd27 	bl	80002e8 <__aeabi_dsub>
 800889a:	3530      	adds	r5, #48	@ 0x30
 800889c:	4602      	mov	r2, r0
 800889e:	460b      	mov	r3, r1
 80088a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80088a4:	f806 5b01 	strb.w	r5, [r6], #1
 80088a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80088ac:	f7f8 f946 	bl	8000b3c <__aeabi_dcmplt>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	d172      	bne.n	800899a <_dtoa_r+0x622>
 80088b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088b8:	4911      	ldr	r1, [pc, #68]	@ (8008900 <_dtoa_r+0x588>)
 80088ba:	2000      	movs	r0, #0
 80088bc:	f7f7 fd14 	bl	80002e8 <__aeabi_dsub>
 80088c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80088c4:	f7f8 f93a 	bl	8000b3c <__aeabi_dcmplt>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	f040 80b4 	bne.w	8008a36 <_dtoa_r+0x6be>
 80088ce:	42a6      	cmp	r6, r4
 80088d0:	f43f af70 	beq.w	80087b4 <_dtoa_r+0x43c>
 80088d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80088d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008904 <_dtoa_r+0x58c>)
 80088da:	2200      	movs	r2, #0
 80088dc:	f7f7 febc 	bl	8000658 <__aeabi_dmul>
 80088e0:	4b08      	ldr	r3, [pc, #32]	@ (8008904 <_dtoa_r+0x58c>)
 80088e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80088e6:	2200      	movs	r2, #0
 80088e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088ec:	f7f7 feb4 	bl	8000658 <__aeabi_dmul>
 80088f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088f4:	e7c4      	b.n	8008880 <_dtoa_r+0x508>
 80088f6:	bf00      	nop
 80088f8:	0800bca0 	.word	0x0800bca0
 80088fc:	0800bc78 	.word	0x0800bc78
 8008900:	3ff00000 	.word	0x3ff00000
 8008904:	40240000 	.word	0x40240000
 8008908:	401c0000 	.word	0x401c0000
 800890c:	40140000 	.word	0x40140000
 8008910:	3fe00000 	.word	0x3fe00000
 8008914:	4631      	mov	r1, r6
 8008916:	4628      	mov	r0, r5
 8008918:	f7f7 fe9e 	bl	8000658 <__aeabi_dmul>
 800891c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008920:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008922:	4656      	mov	r6, sl
 8008924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008928:	f7f8 f946 	bl	8000bb8 <__aeabi_d2iz>
 800892c:	4605      	mov	r5, r0
 800892e:	f7f7 fe29 	bl	8000584 <__aeabi_i2d>
 8008932:	4602      	mov	r2, r0
 8008934:	460b      	mov	r3, r1
 8008936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800893a:	f7f7 fcd5 	bl	80002e8 <__aeabi_dsub>
 800893e:	3530      	adds	r5, #48	@ 0x30
 8008940:	f806 5b01 	strb.w	r5, [r6], #1
 8008944:	4602      	mov	r2, r0
 8008946:	460b      	mov	r3, r1
 8008948:	42a6      	cmp	r6, r4
 800894a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800894e:	f04f 0200 	mov.w	r2, #0
 8008952:	d124      	bne.n	800899e <_dtoa_r+0x626>
 8008954:	4baf      	ldr	r3, [pc, #700]	@ (8008c14 <_dtoa_r+0x89c>)
 8008956:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800895a:	f7f7 fcc7 	bl	80002ec <__adddf3>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008966:	f7f8 f907 	bl	8000b78 <__aeabi_dcmpgt>
 800896a:	2800      	cmp	r0, #0
 800896c:	d163      	bne.n	8008a36 <_dtoa_r+0x6be>
 800896e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008972:	49a8      	ldr	r1, [pc, #672]	@ (8008c14 <_dtoa_r+0x89c>)
 8008974:	2000      	movs	r0, #0
 8008976:	f7f7 fcb7 	bl	80002e8 <__aeabi_dsub>
 800897a:	4602      	mov	r2, r0
 800897c:	460b      	mov	r3, r1
 800897e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008982:	f7f8 f8db 	bl	8000b3c <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	f43f af14 	beq.w	80087b4 <_dtoa_r+0x43c>
 800898c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800898e:	1e73      	subs	r3, r6, #1
 8008990:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008992:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008996:	2b30      	cmp	r3, #48	@ 0x30
 8008998:	d0f8      	beq.n	800898c <_dtoa_r+0x614>
 800899a:	4647      	mov	r7, r8
 800899c:	e03b      	b.n	8008a16 <_dtoa_r+0x69e>
 800899e:	4b9e      	ldr	r3, [pc, #632]	@ (8008c18 <_dtoa_r+0x8a0>)
 80089a0:	f7f7 fe5a 	bl	8000658 <__aeabi_dmul>
 80089a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089a8:	e7bc      	b.n	8008924 <_dtoa_r+0x5ac>
 80089aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80089ae:	4656      	mov	r6, sl
 80089b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089b4:	4620      	mov	r0, r4
 80089b6:	4629      	mov	r1, r5
 80089b8:	f7f7 ff78 	bl	80008ac <__aeabi_ddiv>
 80089bc:	f7f8 f8fc 	bl	8000bb8 <__aeabi_d2iz>
 80089c0:	4680      	mov	r8, r0
 80089c2:	f7f7 fddf 	bl	8000584 <__aeabi_i2d>
 80089c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089ca:	f7f7 fe45 	bl	8000658 <__aeabi_dmul>
 80089ce:	4602      	mov	r2, r0
 80089d0:	460b      	mov	r3, r1
 80089d2:	4620      	mov	r0, r4
 80089d4:	4629      	mov	r1, r5
 80089d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80089da:	f7f7 fc85 	bl	80002e8 <__aeabi_dsub>
 80089de:	f806 4b01 	strb.w	r4, [r6], #1
 80089e2:	9d03      	ldr	r5, [sp, #12]
 80089e4:	eba6 040a 	sub.w	r4, r6, sl
 80089e8:	42a5      	cmp	r5, r4
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	d133      	bne.n	8008a58 <_dtoa_r+0x6e0>
 80089f0:	f7f7 fc7c 	bl	80002ec <__adddf3>
 80089f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089f8:	4604      	mov	r4, r0
 80089fa:	460d      	mov	r5, r1
 80089fc:	f7f8 f8bc 	bl	8000b78 <__aeabi_dcmpgt>
 8008a00:	b9c0      	cbnz	r0, 8008a34 <_dtoa_r+0x6bc>
 8008a02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a06:	4620      	mov	r0, r4
 8008a08:	4629      	mov	r1, r5
 8008a0a:	f7f8 f88d 	bl	8000b28 <__aeabi_dcmpeq>
 8008a0e:	b110      	cbz	r0, 8008a16 <_dtoa_r+0x69e>
 8008a10:	f018 0f01 	tst.w	r8, #1
 8008a14:	d10e      	bne.n	8008a34 <_dtoa_r+0x6bc>
 8008a16:	9902      	ldr	r1, [sp, #8]
 8008a18:	4648      	mov	r0, r9
 8008a1a:	f000 fbbd 	bl	8009198 <_Bfree>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	7033      	strb	r3, [r6, #0]
 8008a22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a24:	3701      	adds	r7, #1
 8008a26:	601f      	str	r7, [r3, #0]
 8008a28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f000 824b 	beq.w	8008ec6 <_dtoa_r+0xb4e>
 8008a30:	601e      	str	r6, [r3, #0]
 8008a32:	e248      	b.n	8008ec6 <_dtoa_r+0xb4e>
 8008a34:	46b8      	mov	r8, r7
 8008a36:	4633      	mov	r3, r6
 8008a38:	461e      	mov	r6, r3
 8008a3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a3e:	2a39      	cmp	r2, #57	@ 0x39
 8008a40:	d106      	bne.n	8008a50 <_dtoa_r+0x6d8>
 8008a42:	459a      	cmp	sl, r3
 8008a44:	d1f8      	bne.n	8008a38 <_dtoa_r+0x6c0>
 8008a46:	2230      	movs	r2, #48	@ 0x30
 8008a48:	f108 0801 	add.w	r8, r8, #1
 8008a4c:	f88a 2000 	strb.w	r2, [sl]
 8008a50:	781a      	ldrb	r2, [r3, #0]
 8008a52:	3201      	adds	r2, #1
 8008a54:	701a      	strb	r2, [r3, #0]
 8008a56:	e7a0      	b.n	800899a <_dtoa_r+0x622>
 8008a58:	4b6f      	ldr	r3, [pc, #444]	@ (8008c18 <_dtoa_r+0x8a0>)
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f7f7 fdfc 	bl	8000658 <__aeabi_dmul>
 8008a60:	2200      	movs	r2, #0
 8008a62:	2300      	movs	r3, #0
 8008a64:	4604      	mov	r4, r0
 8008a66:	460d      	mov	r5, r1
 8008a68:	f7f8 f85e 	bl	8000b28 <__aeabi_dcmpeq>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d09f      	beq.n	80089b0 <_dtoa_r+0x638>
 8008a70:	e7d1      	b.n	8008a16 <_dtoa_r+0x69e>
 8008a72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a74:	2a00      	cmp	r2, #0
 8008a76:	f000 80ea 	beq.w	8008c4e <_dtoa_r+0x8d6>
 8008a7a:	9a07      	ldr	r2, [sp, #28]
 8008a7c:	2a01      	cmp	r2, #1
 8008a7e:	f300 80cd 	bgt.w	8008c1c <_dtoa_r+0x8a4>
 8008a82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008a84:	2a00      	cmp	r2, #0
 8008a86:	f000 80c1 	beq.w	8008c0c <_dtoa_r+0x894>
 8008a8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a8e:	9c08      	ldr	r4, [sp, #32]
 8008a90:	9e00      	ldr	r6, [sp, #0]
 8008a92:	9a00      	ldr	r2, [sp, #0]
 8008a94:	441a      	add	r2, r3
 8008a96:	9200      	str	r2, [sp, #0]
 8008a98:	9a06      	ldr	r2, [sp, #24]
 8008a9a:	2101      	movs	r1, #1
 8008a9c:	441a      	add	r2, r3
 8008a9e:	4648      	mov	r0, r9
 8008aa0:	9206      	str	r2, [sp, #24]
 8008aa2:	f000 fc77 	bl	8009394 <__i2b>
 8008aa6:	4605      	mov	r5, r0
 8008aa8:	b166      	cbz	r6, 8008ac4 <_dtoa_r+0x74c>
 8008aaa:	9b06      	ldr	r3, [sp, #24]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	dd09      	ble.n	8008ac4 <_dtoa_r+0x74c>
 8008ab0:	42b3      	cmp	r3, r6
 8008ab2:	9a00      	ldr	r2, [sp, #0]
 8008ab4:	bfa8      	it	ge
 8008ab6:	4633      	movge	r3, r6
 8008ab8:	1ad2      	subs	r2, r2, r3
 8008aba:	9200      	str	r2, [sp, #0]
 8008abc:	9a06      	ldr	r2, [sp, #24]
 8008abe:	1af6      	subs	r6, r6, r3
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	9306      	str	r3, [sp, #24]
 8008ac4:	9b08      	ldr	r3, [sp, #32]
 8008ac6:	b30b      	cbz	r3, 8008b0c <_dtoa_r+0x794>
 8008ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 80c6 	beq.w	8008c5c <_dtoa_r+0x8e4>
 8008ad0:	2c00      	cmp	r4, #0
 8008ad2:	f000 80c0 	beq.w	8008c56 <_dtoa_r+0x8de>
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4622      	mov	r2, r4
 8008ada:	4648      	mov	r0, r9
 8008adc:	f000 fd12 	bl	8009504 <__pow5mult>
 8008ae0:	9a02      	ldr	r2, [sp, #8]
 8008ae2:	4601      	mov	r1, r0
 8008ae4:	4605      	mov	r5, r0
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	f000 fc6a 	bl	80093c0 <__multiply>
 8008aec:	9902      	ldr	r1, [sp, #8]
 8008aee:	4680      	mov	r8, r0
 8008af0:	4648      	mov	r0, r9
 8008af2:	f000 fb51 	bl	8009198 <_Bfree>
 8008af6:	9b08      	ldr	r3, [sp, #32]
 8008af8:	1b1b      	subs	r3, r3, r4
 8008afa:	9308      	str	r3, [sp, #32]
 8008afc:	f000 80b1 	beq.w	8008c62 <_dtoa_r+0x8ea>
 8008b00:	9a08      	ldr	r2, [sp, #32]
 8008b02:	4641      	mov	r1, r8
 8008b04:	4648      	mov	r0, r9
 8008b06:	f000 fcfd 	bl	8009504 <__pow5mult>
 8008b0a:	9002      	str	r0, [sp, #8]
 8008b0c:	2101      	movs	r1, #1
 8008b0e:	4648      	mov	r0, r9
 8008b10:	f000 fc40 	bl	8009394 <__i2b>
 8008b14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b16:	4604      	mov	r4, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 81d8 	beq.w	8008ece <_dtoa_r+0xb56>
 8008b1e:	461a      	mov	r2, r3
 8008b20:	4601      	mov	r1, r0
 8008b22:	4648      	mov	r0, r9
 8008b24:	f000 fcee 	bl	8009504 <__pow5mult>
 8008b28:	9b07      	ldr	r3, [sp, #28]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	4604      	mov	r4, r0
 8008b2e:	f300 809f 	bgt.w	8008c70 <_dtoa_r+0x8f8>
 8008b32:	9b04      	ldr	r3, [sp, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f040 8097 	bne.w	8008c68 <_dtoa_r+0x8f0>
 8008b3a:	9b05      	ldr	r3, [sp, #20]
 8008b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f040 8093 	bne.w	8008c6c <_dtoa_r+0x8f4>
 8008b46:	9b05      	ldr	r3, [sp, #20]
 8008b48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b4c:	0d1b      	lsrs	r3, r3, #20
 8008b4e:	051b      	lsls	r3, r3, #20
 8008b50:	b133      	cbz	r3, 8008b60 <_dtoa_r+0x7e8>
 8008b52:	9b00      	ldr	r3, [sp, #0]
 8008b54:	3301      	adds	r3, #1
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	9b06      	ldr	r3, [sp, #24]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	9306      	str	r3, [sp, #24]
 8008b5e:	2301      	movs	r3, #1
 8008b60:	9308      	str	r3, [sp, #32]
 8008b62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f000 81b8 	beq.w	8008eda <_dtoa_r+0xb62>
 8008b6a:	6923      	ldr	r3, [r4, #16]
 8008b6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b70:	6918      	ldr	r0, [r3, #16]
 8008b72:	f000 fbc3 	bl	80092fc <__hi0bits>
 8008b76:	f1c0 0020 	rsb	r0, r0, #32
 8008b7a:	9b06      	ldr	r3, [sp, #24]
 8008b7c:	4418      	add	r0, r3
 8008b7e:	f010 001f 	ands.w	r0, r0, #31
 8008b82:	f000 8082 	beq.w	8008c8a <_dtoa_r+0x912>
 8008b86:	f1c0 0320 	rsb	r3, r0, #32
 8008b8a:	2b04      	cmp	r3, #4
 8008b8c:	dd73      	ble.n	8008c76 <_dtoa_r+0x8fe>
 8008b8e:	9b00      	ldr	r3, [sp, #0]
 8008b90:	f1c0 001c 	rsb	r0, r0, #28
 8008b94:	4403      	add	r3, r0
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	9b06      	ldr	r3, [sp, #24]
 8008b9a:	4403      	add	r3, r0
 8008b9c:	4406      	add	r6, r0
 8008b9e:	9306      	str	r3, [sp, #24]
 8008ba0:	9b00      	ldr	r3, [sp, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	dd05      	ble.n	8008bb2 <_dtoa_r+0x83a>
 8008ba6:	9902      	ldr	r1, [sp, #8]
 8008ba8:	461a      	mov	r2, r3
 8008baa:	4648      	mov	r0, r9
 8008bac:	f000 fd04 	bl	80095b8 <__lshift>
 8008bb0:	9002      	str	r0, [sp, #8]
 8008bb2:	9b06      	ldr	r3, [sp, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dd05      	ble.n	8008bc4 <_dtoa_r+0x84c>
 8008bb8:	4621      	mov	r1, r4
 8008bba:	461a      	mov	r2, r3
 8008bbc:	4648      	mov	r0, r9
 8008bbe:	f000 fcfb 	bl	80095b8 <__lshift>
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d061      	beq.n	8008c8e <_dtoa_r+0x916>
 8008bca:	9802      	ldr	r0, [sp, #8]
 8008bcc:	4621      	mov	r1, r4
 8008bce:	f000 fd5f 	bl	8009690 <__mcmp>
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	da5b      	bge.n	8008c8e <_dtoa_r+0x916>
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	9902      	ldr	r1, [sp, #8]
 8008bda:	220a      	movs	r2, #10
 8008bdc:	4648      	mov	r0, r9
 8008bde:	f000 fafd 	bl	80091dc <__multadd>
 8008be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be4:	9002      	str	r0, [sp, #8]
 8008be6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	f000 8177 	beq.w	8008ede <_dtoa_r+0xb66>
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	220a      	movs	r2, #10
 8008bf6:	4648      	mov	r0, r9
 8008bf8:	f000 faf0 	bl	80091dc <__multadd>
 8008bfc:	f1bb 0f00 	cmp.w	fp, #0
 8008c00:	4605      	mov	r5, r0
 8008c02:	dc6f      	bgt.n	8008ce4 <_dtoa_r+0x96c>
 8008c04:	9b07      	ldr	r3, [sp, #28]
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	dc49      	bgt.n	8008c9e <_dtoa_r+0x926>
 8008c0a:	e06b      	b.n	8008ce4 <_dtoa_r+0x96c>
 8008c0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008c12:	e73c      	b.n	8008a8e <_dtoa_r+0x716>
 8008c14:	3fe00000 	.word	0x3fe00000
 8008c18:	40240000 	.word	0x40240000
 8008c1c:	9b03      	ldr	r3, [sp, #12]
 8008c1e:	1e5c      	subs	r4, r3, #1
 8008c20:	9b08      	ldr	r3, [sp, #32]
 8008c22:	42a3      	cmp	r3, r4
 8008c24:	db09      	blt.n	8008c3a <_dtoa_r+0x8c2>
 8008c26:	1b1c      	subs	r4, r3, r4
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f6bf af30 	bge.w	8008a90 <_dtoa_r+0x718>
 8008c30:	9b00      	ldr	r3, [sp, #0]
 8008c32:	9a03      	ldr	r2, [sp, #12]
 8008c34:	1a9e      	subs	r6, r3, r2
 8008c36:	2300      	movs	r3, #0
 8008c38:	e72b      	b.n	8008a92 <_dtoa_r+0x71a>
 8008c3a:	9b08      	ldr	r3, [sp, #32]
 8008c3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c3e:	9408      	str	r4, [sp, #32]
 8008c40:	1ae3      	subs	r3, r4, r3
 8008c42:	441a      	add	r2, r3
 8008c44:	9e00      	ldr	r6, [sp, #0]
 8008c46:	9b03      	ldr	r3, [sp, #12]
 8008c48:	920d      	str	r2, [sp, #52]	@ 0x34
 8008c4a:	2400      	movs	r4, #0
 8008c4c:	e721      	b.n	8008a92 <_dtoa_r+0x71a>
 8008c4e:	9c08      	ldr	r4, [sp, #32]
 8008c50:	9e00      	ldr	r6, [sp, #0]
 8008c52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008c54:	e728      	b.n	8008aa8 <_dtoa_r+0x730>
 8008c56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008c5a:	e751      	b.n	8008b00 <_dtoa_r+0x788>
 8008c5c:	9a08      	ldr	r2, [sp, #32]
 8008c5e:	9902      	ldr	r1, [sp, #8]
 8008c60:	e750      	b.n	8008b04 <_dtoa_r+0x78c>
 8008c62:	f8cd 8008 	str.w	r8, [sp, #8]
 8008c66:	e751      	b.n	8008b0c <_dtoa_r+0x794>
 8008c68:	2300      	movs	r3, #0
 8008c6a:	e779      	b.n	8008b60 <_dtoa_r+0x7e8>
 8008c6c:	9b04      	ldr	r3, [sp, #16]
 8008c6e:	e777      	b.n	8008b60 <_dtoa_r+0x7e8>
 8008c70:	2300      	movs	r3, #0
 8008c72:	9308      	str	r3, [sp, #32]
 8008c74:	e779      	b.n	8008b6a <_dtoa_r+0x7f2>
 8008c76:	d093      	beq.n	8008ba0 <_dtoa_r+0x828>
 8008c78:	9a00      	ldr	r2, [sp, #0]
 8008c7a:	331c      	adds	r3, #28
 8008c7c:	441a      	add	r2, r3
 8008c7e:	9200      	str	r2, [sp, #0]
 8008c80:	9a06      	ldr	r2, [sp, #24]
 8008c82:	441a      	add	r2, r3
 8008c84:	441e      	add	r6, r3
 8008c86:	9206      	str	r2, [sp, #24]
 8008c88:	e78a      	b.n	8008ba0 <_dtoa_r+0x828>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	e7f4      	b.n	8008c78 <_dtoa_r+0x900>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	46b8      	mov	r8, r7
 8008c94:	dc20      	bgt.n	8008cd8 <_dtoa_r+0x960>
 8008c96:	469b      	mov	fp, r3
 8008c98:	9b07      	ldr	r3, [sp, #28]
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	dd1e      	ble.n	8008cdc <_dtoa_r+0x964>
 8008c9e:	f1bb 0f00 	cmp.w	fp, #0
 8008ca2:	f47f adb1 	bne.w	8008808 <_dtoa_r+0x490>
 8008ca6:	4621      	mov	r1, r4
 8008ca8:	465b      	mov	r3, fp
 8008caa:	2205      	movs	r2, #5
 8008cac:	4648      	mov	r0, r9
 8008cae:	f000 fa95 	bl	80091dc <__multadd>
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	9802      	ldr	r0, [sp, #8]
 8008cb8:	f000 fcea 	bl	8009690 <__mcmp>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	f77f ada3 	ble.w	8008808 <_dtoa_r+0x490>
 8008cc2:	4656      	mov	r6, sl
 8008cc4:	2331      	movs	r3, #49	@ 0x31
 8008cc6:	f806 3b01 	strb.w	r3, [r6], #1
 8008cca:	f108 0801 	add.w	r8, r8, #1
 8008cce:	e59f      	b.n	8008810 <_dtoa_r+0x498>
 8008cd0:	9c03      	ldr	r4, [sp, #12]
 8008cd2:	46b8      	mov	r8, r7
 8008cd4:	4625      	mov	r5, r4
 8008cd6:	e7f4      	b.n	8008cc2 <_dtoa_r+0x94a>
 8008cd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	f000 8101 	beq.w	8008ee6 <_dtoa_r+0xb6e>
 8008ce4:	2e00      	cmp	r6, #0
 8008ce6:	dd05      	ble.n	8008cf4 <_dtoa_r+0x97c>
 8008ce8:	4629      	mov	r1, r5
 8008cea:	4632      	mov	r2, r6
 8008cec:	4648      	mov	r0, r9
 8008cee:	f000 fc63 	bl	80095b8 <__lshift>
 8008cf2:	4605      	mov	r5, r0
 8008cf4:	9b08      	ldr	r3, [sp, #32]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d05c      	beq.n	8008db4 <_dtoa_r+0xa3c>
 8008cfa:	6869      	ldr	r1, [r5, #4]
 8008cfc:	4648      	mov	r0, r9
 8008cfe:	f000 fa0b 	bl	8009118 <_Balloc>
 8008d02:	4606      	mov	r6, r0
 8008d04:	b928      	cbnz	r0, 8008d12 <_dtoa_r+0x99a>
 8008d06:	4b82      	ldr	r3, [pc, #520]	@ (8008f10 <_dtoa_r+0xb98>)
 8008d08:	4602      	mov	r2, r0
 8008d0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d0e:	f7ff bb4a 	b.w	80083a6 <_dtoa_r+0x2e>
 8008d12:	692a      	ldr	r2, [r5, #16]
 8008d14:	3202      	adds	r2, #2
 8008d16:	0092      	lsls	r2, r2, #2
 8008d18:	f105 010c 	add.w	r1, r5, #12
 8008d1c:	300c      	adds	r0, #12
 8008d1e:	f002 f92f 	bl	800af80 <memcpy>
 8008d22:	2201      	movs	r2, #1
 8008d24:	4631      	mov	r1, r6
 8008d26:	4648      	mov	r0, r9
 8008d28:	f000 fc46 	bl	80095b8 <__lshift>
 8008d2c:	f10a 0301 	add.w	r3, sl, #1
 8008d30:	9300      	str	r3, [sp, #0]
 8008d32:	eb0a 030b 	add.w	r3, sl, fp
 8008d36:	9308      	str	r3, [sp, #32]
 8008d38:	9b04      	ldr	r3, [sp, #16]
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	462f      	mov	r7, r5
 8008d40:	9306      	str	r3, [sp, #24]
 8008d42:	4605      	mov	r5, r0
 8008d44:	9b00      	ldr	r3, [sp, #0]
 8008d46:	9802      	ldr	r0, [sp, #8]
 8008d48:	4621      	mov	r1, r4
 8008d4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d4e:	f7ff fa8b 	bl	8008268 <quorem>
 8008d52:	4603      	mov	r3, r0
 8008d54:	3330      	adds	r3, #48	@ 0x30
 8008d56:	9003      	str	r0, [sp, #12]
 8008d58:	4639      	mov	r1, r7
 8008d5a:	9802      	ldr	r0, [sp, #8]
 8008d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d5e:	f000 fc97 	bl	8009690 <__mcmp>
 8008d62:	462a      	mov	r2, r5
 8008d64:	9004      	str	r0, [sp, #16]
 8008d66:	4621      	mov	r1, r4
 8008d68:	4648      	mov	r0, r9
 8008d6a:	f000 fcad 	bl	80096c8 <__mdiff>
 8008d6e:	68c2      	ldr	r2, [r0, #12]
 8008d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d72:	4606      	mov	r6, r0
 8008d74:	bb02      	cbnz	r2, 8008db8 <_dtoa_r+0xa40>
 8008d76:	4601      	mov	r1, r0
 8008d78:	9802      	ldr	r0, [sp, #8]
 8008d7a:	f000 fc89 	bl	8009690 <__mcmp>
 8008d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d80:	4602      	mov	r2, r0
 8008d82:	4631      	mov	r1, r6
 8008d84:	4648      	mov	r0, r9
 8008d86:	920c      	str	r2, [sp, #48]	@ 0x30
 8008d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d8a:	f000 fa05 	bl	8009198 <_Bfree>
 8008d8e:	9b07      	ldr	r3, [sp, #28]
 8008d90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008d92:	9e00      	ldr	r6, [sp, #0]
 8008d94:	ea42 0103 	orr.w	r1, r2, r3
 8008d98:	9b06      	ldr	r3, [sp, #24]
 8008d9a:	4319      	orrs	r1, r3
 8008d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d9e:	d10d      	bne.n	8008dbc <_dtoa_r+0xa44>
 8008da0:	2b39      	cmp	r3, #57	@ 0x39
 8008da2:	d027      	beq.n	8008df4 <_dtoa_r+0xa7c>
 8008da4:	9a04      	ldr	r2, [sp, #16]
 8008da6:	2a00      	cmp	r2, #0
 8008da8:	dd01      	ble.n	8008dae <_dtoa_r+0xa36>
 8008daa:	9b03      	ldr	r3, [sp, #12]
 8008dac:	3331      	adds	r3, #49	@ 0x31
 8008dae:	f88b 3000 	strb.w	r3, [fp]
 8008db2:	e52e      	b.n	8008812 <_dtoa_r+0x49a>
 8008db4:	4628      	mov	r0, r5
 8008db6:	e7b9      	b.n	8008d2c <_dtoa_r+0x9b4>
 8008db8:	2201      	movs	r2, #1
 8008dba:	e7e2      	b.n	8008d82 <_dtoa_r+0xa0a>
 8008dbc:	9904      	ldr	r1, [sp, #16]
 8008dbe:	2900      	cmp	r1, #0
 8008dc0:	db04      	blt.n	8008dcc <_dtoa_r+0xa54>
 8008dc2:	9807      	ldr	r0, [sp, #28]
 8008dc4:	4301      	orrs	r1, r0
 8008dc6:	9806      	ldr	r0, [sp, #24]
 8008dc8:	4301      	orrs	r1, r0
 8008dca:	d120      	bne.n	8008e0e <_dtoa_r+0xa96>
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	ddee      	ble.n	8008dae <_dtoa_r+0xa36>
 8008dd0:	9902      	ldr	r1, [sp, #8]
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	4648      	mov	r0, r9
 8008dd8:	f000 fbee 	bl	80095b8 <__lshift>
 8008ddc:	4621      	mov	r1, r4
 8008dde:	9002      	str	r0, [sp, #8]
 8008de0:	f000 fc56 	bl	8009690 <__mcmp>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	9b00      	ldr	r3, [sp, #0]
 8008de8:	dc02      	bgt.n	8008df0 <_dtoa_r+0xa78>
 8008dea:	d1e0      	bne.n	8008dae <_dtoa_r+0xa36>
 8008dec:	07da      	lsls	r2, r3, #31
 8008dee:	d5de      	bpl.n	8008dae <_dtoa_r+0xa36>
 8008df0:	2b39      	cmp	r3, #57	@ 0x39
 8008df2:	d1da      	bne.n	8008daa <_dtoa_r+0xa32>
 8008df4:	2339      	movs	r3, #57	@ 0x39
 8008df6:	f88b 3000 	strb.w	r3, [fp]
 8008dfa:	4633      	mov	r3, r6
 8008dfc:	461e      	mov	r6, r3
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e04:	2a39      	cmp	r2, #57	@ 0x39
 8008e06:	d04e      	beq.n	8008ea6 <_dtoa_r+0xb2e>
 8008e08:	3201      	adds	r2, #1
 8008e0a:	701a      	strb	r2, [r3, #0]
 8008e0c:	e501      	b.n	8008812 <_dtoa_r+0x49a>
 8008e0e:	2a00      	cmp	r2, #0
 8008e10:	dd03      	ble.n	8008e1a <_dtoa_r+0xaa2>
 8008e12:	2b39      	cmp	r3, #57	@ 0x39
 8008e14:	d0ee      	beq.n	8008df4 <_dtoa_r+0xa7c>
 8008e16:	3301      	adds	r3, #1
 8008e18:	e7c9      	b.n	8008dae <_dtoa_r+0xa36>
 8008e1a:	9a00      	ldr	r2, [sp, #0]
 8008e1c:	9908      	ldr	r1, [sp, #32]
 8008e1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e22:	428a      	cmp	r2, r1
 8008e24:	d028      	beq.n	8008e78 <_dtoa_r+0xb00>
 8008e26:	9902      	ldr	r1, [sp, #8]
 8008e28:	2300      	movs	r3, #0
 8008e2a:	220a      	movs	r2, #10
 8008e2c:	4648      	mov	r0, r9
 8008e2e:	f000 f9d5 	bl	80091dc <__multadd>
 8008e32:	42af      	cmp	r7, r5
 8008e34:	9002      	str	r0, [sp, #8]
 8008e36:	f04f 0300 	mov.w	r3, #0
 8008e3a:	f04f 020a 	mov.w	r2, #10
 8008e3e:	4639      	mov	r1, r7
 8008e40:	4648      	mov	r0, r9
 8008e42:	d107      	bne.n	8008e54 <_dtoa_r+0xadc>
 8008e44:	f000 f9ca 	bl	80091dc <__multadd>
 8008e48:	4607      	mov	r7, r0
 8008e4a:	4605      	mov	r5, r0
 8008e4c:	9b00      	ldr	r3, [sp, #0]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	e777      	b.n	8008d44 <_dtoa_r+0x9cc>
 8008e54:	f000 f9c2 	bl	80091dc <__multadd>
 8008e58:	4629      	mov	r1, r5
 8008e5a:	4607      	mov	r7, r0
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	220a      	movs	r2, #10
 8008e60:	4648      	mov	r0, r9
 8008e62:	f000 f9bb 	bl	80091dc <__multadd>
 8008e66:	4605      	mov	r5, r0
 8008e68:	e7f0      	b.n	8008e4c <_dtoa_r+0xad4>
 8008e6a:	f1bb 0f00 	cmp.w	fp, #0
 8008e6e:	bfcc      	ite	gt
 8008e70:	465e      	movgt	r6, fp
 8008e72:	2601      	movle	r6, #1
 8008e74:	4456      	add	r6, sl
 8008e76:	2700      	movs	r7, #0
 8008e78:	9902      	ldr	r1, [sp, #8]
 8008e7a:	9300      	str	r3, [sp, #0]
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	4648      	mov	r0, r9
 8008e80:	f000 fb9a 	bl	80095b8 <__lshift>
 8008e84:	4621      	mov	r1, r4
 8008e86:	9002      	str	r0, [sp, #8]
 8008e88:	f000 fc02 	bl	8009690 <__mcmp>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	dcb4      	bgt.n	8008dfa <_dtoa_r+0xa82>
 8008e90:	d102      	bne.n	8008e98 <_dtoa_r+0xb20>
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	07db      	lsls	r3, r3, #31
 8008e96:	d4b0      	bmi.n	8008dfa <_dtoa_r+0xa82>
 8008e98:	4633      	mov	r3, r6
 8008e9a:	461e      	mov	r6, r3
 8008e9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ea0:	2a30      	cmp	r2, #48	@ 0x30
 8008ea2:	d0fa      	beq.n	8008e9a <_dtoa_r+0xb22>
 8008ea4:	e4b5      	b.n	8008812 <_dtoa_r+0x49a>
 8008ea6:	459a      	cmp	sl, r3
 8008ea8:	d1a8      	bne.n	8008dfc <_dtoa_r+0xa84>
 8008eaa:	2331      	movs	r3, #49	@ 0x31
 8008eac:	f108 0801 	add.w	r8, r8, #1
 8008eb0:	f88a 3000 	strb.w	r3, [sl]
 8008eb4:	e4ad      	b.n	8008812 <_dtoa_r+0x49a>
 8008eb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008eb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008f14 <_dtoa_r+0xb9c>
 8008ebc:	b11b      	cbz	r3, 8008ec6 <_dtoa_r+0xb4e>
 8008ebe:	f10a 0308 	add.w	r3, sl, #8
 8008ec2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	b017      	add	sp, #92	@ 0x5c
 8008eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ece:	9b07      	ldr	r3, [sp, #28]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	f77f ae2e 	ble.w	8008b32 <_dtoa_r+0x7ba>
 8008ed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ed8:	9308      	str	r3, [sp, #32]
 8008eda:	2001      	movs	r0, #1
 8008edc:	e64d      	b.n	8008b7a <_dtoa_r+0x802>
 8008ede:	f1bb 0f00 	cmp.w	fp, #0
 8008ee2:	f77f aed9 	ble.w	8008c98 <_dtoa_r+0x920>
 8008ee6:	4656      	mov	r6, sl
 8008ee8:	9802      	ldr	r0, [sp, #8]
 8008eea:	4621      	mov	r1, r4
 8008eec:	f7ff f9bc 	bl	8008268 <quorem>
 8008ef0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008ef4:	f806 3b01 	strb.w	r3, [r6], #1
 8008ef8:	eba6 020a 	sub.w	r2, r6, sl
 8008efc:	4593      	cmp	fp, r2
 8008efe:	ddb4      	ble.n	8008e6a <_dtoa_r+0xaf2>
 8008f00:	9902      	ldr	r1, [sp, #8]
 8008f02:	2300      	movs	r3, #0
 8008f04:	220a      	movs	r2, #10
 8008f06:	4648      	mov	r0, r9
 8008f08:	f000 f968 	bl	80091dc <__multadd>
 8008f0c:	9002      	str	r0, [sp, #8]
 8008f0e:	e7eb      	b.n	8008ee8 <_dtoa_r+0xb70>
 8008f10:	0800bb45 	.word	0x0800bb45
 8008f14:	0800bac9 	.word	0x0800bac9

08008f18 <_free_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	2900      	cmp	r1, #0
 8008f1e:	d041      	beq.n	8008fa4 <_free_r+0x8c>
 8008f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f24:	1f0c      	subs	r4, r1, #4
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	bfb8      	it	lt
 8008f2a:	18e4      	addlt	r4, r4, r3
 8008f2c:	f000 f8e8 	bl	8009100 <__malloc_lock>
 8008f30:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa8 <_free_r+0x90>)
 8008f32:	6813      	ldr	r3, [r2, #0]
 8008f34:	b933      	cbnz	r3, 8008f44 <_free_r+0x2c>
 8008f36:	6063      	str	r3, [r4, #4]
 8008f38:	6014      	str	r4, [r2, #0]
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f40:	f000 b8e4 	b.w	800910c <__malloc_unlock>
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	d908      	bls.n	8008f5a <_free_r+0x42>
 8008f48:	6820      	ldr	r0, [r4, #0]
 8008f4a:	1821      	adds	r1, r4, r0
 8008f4c:	428b      	cmp	r3, r1
 8008f4e:	bf01      	itttt	eq
 8008f50:	6819      	ldreq	r1, [r3, #0]
 8008f52:	685b      	ldreq	r3, [r3, #4]
 8008f54:	1809      	addeq	r1, r1, r0
 8008f56:	6021      	streq	r1, [r4, #0]
 8008f58:	e7ed      	b.n	8008f36 <_free_r+0x1e>
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	b10b      	cbz	r3, 8008f64 <_free_r+0x4c>
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	d9fa      	bls.n	8008f5a <_free_r+0x42>
 8008f64:	6811      	ldr	r1, [r2, #0]
 8008f66:	1850      	adds	r0, r2, r1
 8008f68:	42a0      	cmp	r0, r4
 8008f6a:	d10b      	bne.n	8008f84 <_free_r+0x6c>
 8008f6c:	6820      	ldr	r0, [r4, #0]
 8008f6e:	4401      	add	r1, r0
 8008f70:	1850      	adds	r0, r2, r1
 8008f72:	4283      	cmp	r3, r0
 8008f74:	6011      	str	r1, [r2, #0]
 8008f76:	d1e0      	bne.n	8008f3a <_free_r+0x22>
 8008f78:	6818      	ldr	r0, [r3, #0]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	6053      	str	r3, [r2, #4]
 8008f7e:	4408      	add	r0, r1
 8008f80:	6010      	str	r0, [r2, #0]
 8008f82:	e7da      	b.n	8008f3a <_free_r+0x22>
 8008f84:	d902      	bls.n	8008f8c <_free_r+0x74>
 8008f86:	230c      	movs	r3, #12
 8008f88:	602b      	str	r3, [r5, #0]
 8008f8a:	e7d6      	b.n	8008f3a <_free_r+0x22>
 8008f8c:	6820      	ldr	r0, [r4, #0]
 8008f8e:	1821      	adds	r1, r4, r0
 8008f90:	428b      	cmp	r3, r1
 8008f92:	bf04      	itt	eq
 8008f94:	6819      	ldreq	r1, [r3, #0]
 8008f96:	685b      	ldreq	r3, [r3, #4]
 8008f98:	6063      	str	r3, [r4, #4]
 8008f9a:	bf04      	itt	eq
 8008f9c:	1809      	addeq	r1, r1, r0
 8008f9e:	6021      	streq	r1, [r4, #0]
 8008fa0:	6054      	str	r4, [r2, #4]
 8008fa2:	e7ca      	b.n	8008f3a <_free_r+0x22>
 8008fa4:	bd38      	pop	{r3, r4, r5, pc}
 8008fa6:	bf00      	nop
 8008fa8:	20000678 	.word	0x20000678

08008fac <malloc>:
 8008fac:	4b02      	ldr	r3, [pc, #8]	@ (8008fb8 <malloc+0xc>)
 8008fae:	4601      	mov	r1, r0
 8008fb0:	6818      	ldr	r0, [r3, #0]
 8008fb2:	f000 b825 	b.w	8009000 <_malloc_r>
 8008fb6:	bf00      	nop
 8008fb8:	20000060 	.word	0x20000060

08008fbc <sbrk_aligned>:
 8008fbc:	b570      	push	{r4, r5, r6, lr}
 8008fbe:	4e0f      	ldr	r6, [pc, #60]	@ (8008ffc <sbrk_aligned+0x40>)
 8008fc0:	460c      	mov	r4, r1
 8008fc2:	6831      	ldr	r1, [r6, #0]
 8008fc4:	4605      	mov	r5, r0
 8008fc6:	b911      	cbnz	r1, 8008fce <sbrk_aligned+0x12>
 8008fc8:	f001 ffca 	bl	800af60 <_sbrk_r>
 8008fcc:	6030      	str	r0, [r6, #0]
 8008fce:	4621      	mov	r1, r4
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	f001 ffc5 	bl	800af60 <_sbrk_r>
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d103      	bne.n	8008fe2 <sbrk_aligned+0x26>
 8008fda:	f04f 34ff 	mov.w	r4, #4294967295
 8008fde:	4620      	mov	r0, r4
 8008fe0:	bd70      	pop	{r4, r5, r6, pc}
 8008fe2:	1cc4      	adds	r4, r0, #3
 8008fe4:	f024 0403 	bic.w	r4, r4, #3
 8008fe8:	42a0      	cmp	r0, r4
 8008fea:	d0f8      	beq.n	8008fde <sbrk_aligned+0x22>
 8008fec:	1a21      	subs	r1, r4, r0
 8008fee:	4628      	mov	r0, r5
 8008ff0:	f001 ffb6 	bl	800af60 <_sbrk_r>
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	d1f2      	bne.n	8008fde <sbrk_aligned+0x22>
 8008ff8:	e7ef      	b.n	8008fda <sbrk_aligned+0x1e>
 8008ffa:	bf00      	nop
 8008ffc:	20000674 	.word	0x20000674

08009000 <_malloc_r>:
 8009000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009004:	1ccd      	adds	r5, r1, #3
 8009006:	f025 0503 	bic.w	r5, r5, #3
 800900a:	3508      	adds	r5, #8
 800900c:	2d0c      	cmp	r5, #12
 800900e:	bf38      	it	cc
 8009010:	250c      	movcc	r5, #12
 8009012:	2d00      	cmp	r5, #0
 8009014:	4606      	mov	r6, r0
 8009016:	db01      	blt.n	800901c <_malloc_r+0x1c>
 8009018:	42a9      	cmp	r1, r5
 800901a:	d904      	bls.n	8009026 <_malloc_r+0x26>
 800901c:	230c      	movs	r3, #12
 800901e:	6033      	str	r3, [r6, #0]
 8009020:	2000      	movs	r0, #0
 8009022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009026:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090fc <_malloc_r+0xfc>
 800902a:	f000 f869 	bl	8009100 <__malloc_lock>
 800902e:	f8d8 3000 	ldr.w	r3, [r8]
 8009032:	461c      	mov	r4, r3
 8009034:	bb44      	cbnz	r4, 8009088 <_malloc_r+0x88>
 8009036:	4629      	mov	r1, r5
 8009038:	4630      	mov	r0, r6
 800903a:	f7ff ffbf 	bl	8008fbc <sbrk_aligned>
 800903e:	1c43      	adds	r3, r0, #1
 8009040:	4604      	mov	r4, r0
 8009042:	d158      	bne.n	80090f6 <_malloc_r+0xf6>
 8009044:	f8d8 4000 	ldr.w	r4, [r8]
 8009048:	4627      	mov	r7, r4
 800904a:	2f00      	cmp	r7, #0
 800904c:	d143      	bne.n	80090d6 <_malloc_r+0xd6>
 800904e:	2c00      	cmp	r4, #0
 8009050:	d04b      	beq.n	80090ea <_malloc_r+0xea>
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	4639      	mov	r1, r7
 8009056:	4630      	mov	r0, r6
 8009058:	eb04 0903 	add.w	r9, r4, r3
 800905c:	f001 ff80 	bl	800af60 <_sbrk_r>
 8009060:	4581      	cmp	r9, r0
 8009062:	d142      	bne.n	80090ea <_malloc_r+0xea>
 8009064:	6821      	ldr	r1, [r4, #0]
 8009066:	1a6d      	subs	r5, r5, r1
 8009068:	4629      	mov	r1, r5
 800906a:	4630      	mov	r0, r6
 800906c:	f7ff ffa6 	bl	8008fbc <sbrk_aligned>
 8009070:	3001      	adds	r0, #1
 8009072:	d03a      	beq.n	80090ea <_malloc_r+0xea>
 8009074:	6823      	ldr	r3, [r4, #0]
 8009076:	442b      	add	r3, r5
 8009078:	6023      	str	r3, [r4, #0]
 800907a:	f8d8 3000 	ldr.w	r3, [r8]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	bb62      	cbnz	r2, 80090dc <_malloc_r+0xdc>
 8009082:	f8c8 7000 	str.w	r7, [r8]
 8009086:	e00f      	b.n	80090a8 <_malloc_r+0xa8>
 8009088:	6822      	ldr	r2, [r4, #0]
 800908a:	1b52      	subs	r2, r2, r5
 800908c:	d420      	bmi.n	80090d0 <_malloc_r+0xd0>
 800908e:	2a0b      	cmp	r2, #11
 8009090:	d917      	bls.n	80090c2 <_malloc_r+0xc2>
 8009092:	1961      	adds	r1, r4, r5
 8009094:	42a3      	cmp	r3, r4
 8009096:	6025      	str	r5, [r4, #0]
 8009098:	bf18      	it	ne
 800909a:	6059      	strne	r1, [r3, #4]
 800909c:	6863      	ldr	r3, [r4, #4]
 800909e:	bf08      	it	eq
 80090a0:	f8c8 1000 	streq.w	r1, [r8]
 80090a4:	5162      	str	r2, [r4, r5]
 80090a6:	604b      	str	r3, [r1, #4]
 80090a8:	4630      	mov	r0, r6
 80090aa:	f000 f82f 	bl	800910c <__malloc_unlock>
 80090ae:	f104 000b 	add.w	r0, r4, #11
 80090b2:	1d23      	adds	r3, r4, #4
 80090b4:	f020 0007 	bic.w	r0, r0, #7
 80090b8:	1ac2      	subs	r2, r0, r3
 80090ba:	bf1c      	itt	ne
 80090bc:	1a1b      	subne	r3, r3, r0
 80090be:	50a3      	strne	r3, [r4, r2]
 80090c0:	e7af      	b.n	8009022 <_malloc_r+0x22>
 80090c2:	6862      	ldr	r2, [r4, #4]
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	bf0c      	ite	eq
 80090c8:	f8c8 2000 	streq.w	r2, [r8]
 80090cc:	605a      	strne	r2, [r3, #4]
 80090ce:	e7eb      	b.n	80090a8 <_malloc_r+0xa8>
 80090d0:	4623      	mov	r3, r4
 80090d2:	6864      	ldr	r4, [r4, #4]
 80090d4:	e7ae      	b.n	8009034 <_malloc_r+0x34>
 80090d6:	463c      	mov	r4, r7
 80090d8:	687f      	ldr	r7, [r7, #4]
 80090da:	e7b6      	b.n	800904a <_malloc_r+0x4a>
 80090dc:	461a      	mov	r2, r3
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	d1fb      	bne.n	80090dc <_malloc_r+0xdc>
 80090e4:	2300      	movs	r3, #0
 80090e6:	6053      	str	r3, [r2, #4]
 80090e8:	e7de      	b.n	80090a8 <_malloc_r+0xa8>
 80090ea:	230c      	movs	r3, #12
 80090ec:	6033      	str	r3, [r6, #0]
 80090ee:	4630      	mov	r0, r6
 80090f0:	f000 f80c 	bl	800910c <__malloc_unlock>
 80090f4:	e794      	b.n	8009020 <_malloc_r+0x20>
 80090f6:	6005      	str	r5, [r0, #0]
 80090f8:	e7d6      	b.n	80090a8 <_malloc_r+0xa8>
 80090fa:	bf00      	nop
 80090fc:	20000678 	.word	0x20000678

08009100 <__malloc_lock>:
 8009100:	4801      	ldr	r0, [pc, #4]	@ (8009108 <__malloc_lock+0x8>)
 8009102:	f7ff b8a8 	b.w	8008256 <__retarget_lock_acquire_recursive>
 8009106:	bf00      	nop
 8009108:	20000670 	.word	0x20000670

0800910c <__malloc_unlock>:
 800910c:	4801      	ldr	r0, [pc, #4]	@ (8009114 <__malloc_unlock+0x8>)
 800910e:	f7ff b8a3 	b.w	8008258 <__retarget_lock_release_recursive>
 8009112:	bf00      	nop
 8009114:	20000670 	.word	0x20000670

08009118 <_Balloc>:
 8009118:	b570      	push	{r4, r5, r6, lr}
 800911a:	69c6      	ldr	r6, [r0, #28]
 800911c:	4604      	mov	r4, r0
 800911e:	460d      	mov	r5, r1
 8009120:	b976      	cbnz	r6, 8009140 <_Balloc+0x28>
 8009122:	2010      	movs	r0, #16
 8009124:	f7ff ff42 	bl	8008fac <malloc>
 8009128:	4602      	mov	r2, r0
 800912a:	61e0      	str	r0, [r4, #28]
 800912c:	b920      	cbnz	r0, 8009138 <_Balloc+0x20>
 800912e:	4b18      	ldr	r3, [pc, #96]	@ (8009190 <_Balloc+0x78>)
 8009130:	4818      	ldr	r0, [pc, #96]	@ (8009194 <_Balloc+0x7c>)
 8009132:	216b      	movs	r1, #107	@ 0x6b
 8009134:	f001 ff3c 	bl	800afb0 <__assert_func>
 8009138:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800913c:	6006      	str	r6, [r0, #0]
 800913e:	60c6      	str	r6, [r0, #12]
 8009140:	69e6      	ldr	r6, [r4, #28]
 8009142:	68f3      	ldr	r3, [r6, #12]
 8009144:	b183      	cbz	r3, 8009168 <_Balloc+0x50>
 8009146:	69e3      	ldr	r3, [r4, #28]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800914e:	b9b8      	cbnz	r0, 8009180 <_Balloc+0x68>
 8009150:	2101      	movs	r1, #1
 8009152:	fa01 f605 	lsl.w	r6, r1, r5
 8009156:	1d72      	adds	r2, r6, #5
 8009158:	0092      	lsls	r2, r2, #2
 800915a:	4620      	mov	r0, r4
 800915c:	f001 ff46 	bl	800afec <_calloc_r>
 8009160:	b160      	cbz	r0, 800917c <_Balloc+0x64>
 8009162:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009166:	e00e      	b.n	8009186 <_Balloc+0x6e>
 8009168:	2221      	movs	r2, #33	@ 0x21
 800916a:	2104      	movs	r1, #4
 800916c:	4620      	mov	r0, r4
 800916e:	f001 ff3d 	bl	800afec <_calloc_r>
 8009172:	69e3      	ldr	r3, [r4, #28]
 8009174:	60f0      	str	r0, [r6, #12]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1e4      	bne.n	8009146 <_Balloc+0x2e>
 800917c:	2000      	movs	r0, #0
 800917e:	bd70      	pop	{r4, r5, r6, pc}
 8009180:	6802      	ldr	r2, [r0, #0]
 8009182:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009186:	2300      	movs	r3, #0
 8009188:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800918c:	e7f7      	b.n	800917e <_Balloc+0x66>
 800918e:	bf00      	nop
 8009190:	0800bad6 	.word	0x0800bad6
 8009194:	0800bb56 	.word	0x0800bb56

08009198 <_Bfree>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	69c6      	ldr	r6, [r0, #28]
 800919c:	4605      	mov	r5, r0
 800919e:	460c      	mov	r4, r1
 80091a0:	b976      	cbnz	r6, 80091c0 <_Bfree+0x28>
 80091a2:	2010      	movs	r0, #16
 80091a4:	f7ff ff02 	bl	8008fac <malloc>
 80091a8:	4602      	mov	r2, r0
 80091aa:	61e8      	str	r0, [r5, #28]
 80091ac:	b920      	cbnz	r0, 80091b8 <_Bfree+0x20>
 80091ae:	4b09      	ldr	r3, [pc, #36]	@ (80091d4 <_Bfree+0x3c>)
 80091b0:	4809      	ldr	r0, [pc, #36]	@ (80091d8 <_Bfree+0x40>)
 80091b2:	218f      	movs	r1, #143	@ 0x8f
 80091b4:	f001 fefc 	bl	800afb0 <__assert_func>
 80091b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091bc:	6006      	str	r6, [r0, #0]
 80091be:	60c6      	str	r6, [r0, #12]
 80091c0:	b13c      	cbz	r4, 80091d2 <_Bfree+0x3a>
 80091c2:	69eb      	ldr	r3, [r5, #28]
 80091c4:	6862      	ldr	r2, [r4, #4]
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091cc:	6021      	str	r1, [r4, #0]
 80091ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091d2:	bd70      	pop	{r4, r5, r6, pc}
 80091d4:	0800bad6 	.word	0x0800bad6
 80091d8:	0800bb56 	.word	0x0800bb56

080091dc <__multadd>:
 80091dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e0:	690d      	ldr	r5, [r1, #16]
 80091e2:	4607      	mov	r7, r0
 80091e4:	460c      	mov	r4, r1
 80091e6:	461e      	mov	r6, r3
 80091e8:	f101 0c14 	add.w	ip, r1, #20
 80091ec:	2000      	movs	r0, #0
 80091ee:	f8dc 3000 	ldr.w	r3, [ip]
 80091f2:	b299      	uxth	r1, r3
 80091f4:	fb02 6101 	mla	r1, r2, r1, r6
 80091f8:	0c1e      	lsrs	r6, r3, #16
 80091fa:	0c0b      	lsrs	r3, r1, #16
 80091fc:	fb02 3306 	mla	r3, r2, r6, r3
 8009200:	b289      	uxth	r1, r1
 8009202:	3001      	adds	r0, #1
 8009204:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009208:	4285      	cmp	r5, r0
 800920a:	f84c 1b04 	str.w	r1, [ip], #4
 800920e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009212:	dcec      	bgt.n	80091ee <__multadd+0x12>
 8009214:	b30e      	cbz	r6, 800925a <__multadd+0x7e>
 8009216:	68a3      	ldr	r3, [r4, #8]
 8009218:	42ab      	cmp	r3, r5
 800921a:	dc19      	bgt.n	8009250 <__multadd+0x74>
 800921c:	6861      	ldr	r1, [r4, #4]
 800921e:	4638      	mov	r0, r7
 8009220:	3101      	adds	r1, #1
 8009222:	f7ff ff79 	bl	8009118 <_Balloc>
 8009226:	4680      	mov	r8, r0
 8009228:	b928      	cbnz	r0, 8009236 <__multadd+0x5a>
 800922a:	4602      	mov	r2, r0
 800922c:	4b0c      	ldr	r3, [pc, #48]	@ (8009260 <__multadd+0x84>)
 800922e:	480d      	ldr	r0, [pc, #52]	@ (8009264 <__multadd+0x88>)
 8009230:	21ba      	movs	r1, #186	@ 0xba
 8009232:	f001 febd 	bl	800afb0 <__assert_func>
 8009236:	6922      	ldr	r2, [r4, #16]
 8009238:	3202      	adds	r2, #2
 800923a:	f104 010c 	add.w	r1, r4, #12
 800923e:	0092      	lsls	r2, r2, #2
 8009240:	300c      	adds	r0, #12
 8009242:	f001 fe9d 	bl	800af80 <memcpy>
 8009246:	4621      	mov	r1, r4
 8009248:	4638      	mov	r0, r7
 800924a:	f7ff ffa5 	bl	8009198 <_Bfree>
 800924e:	4644      	mov	r4, r8
 8009250:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009254:	3501      	adds	r5, #1
 8009256:	615e      	str	r6, [r3, #20]
 8009258:	6125      	str	r5, [r4, #16]
 800925a:	4620      	mov	r0, r4
 800925c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009260:	0800bb45 	.word	0x0800bb45
 8009264:	0800bb56 	.word	0x0800bb56

08009268 <__s2b>:
 8009268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800926c:	460c      	mov	r4, r1
 800926e:	4615      	mov	r5, r2
 8009270:	461f      	mov	r7, r3
 8009272:	2209      	movs	r2, #9
 8009274:	3308      	adds	r3, #8
 8009276:	4606      	mov	r6, r0
 8009278:	fb93 f3f2 	sdiv	r3, r3, r2
 800927c:	2100      	movs	r1, #0
 800927e:	2201      	movs	r2, #1
 8009280:	429a      	cmp	r2, r3
 8009282:	db09      	blt.n	8009298 <__s2b+0x30>
 8009284:	4630      	mov	r0, r6
 8009286:	f7ff ff47 	bl	8009118 <_Balloc>
 800928a:	b940      	cbnz	r0, 800929e <__s2b+0x36>
 800928c:	4602      	mov	r2, r0
 800928e:	4b19      	ldr	r3, [pc, #100]	@ (80092f4 <__s2b+0x8c>)
 8009290:	4819      	ldr	r0, [pc, #100]	@ (80092f8 <__s2b+0x90>)
 8009292:	21d3      	movs	r1, #211	@ 0xd3
 8009294:	f001 fe8c 	bl	800afb0 <__assert_func>
 8009298:	0052      	lsls	r2, r2, #1
 800929a:	3101      	adds	r1, #1
 800929c:	e7f0      	b.n	8009280 <__s2b+0x18>
 800929e:	9b08      	ldr	r3, [sp, #32]
 80092a0:	6143      	str	r3, [r0, #20]
 80092a2:	2d09      	cmp	r5, #9
 80092a4:	f04f 0301 	mov.w	r3, #1
 80092a8:	6103      	str	r3, [r0, #16]
 80092aa:	dd16      	ble.n	80092da <__s2b+0x72>
 80092ac:	f104 0909 	add.w	r9, r4, #9
 80092b0:	46c8      	mov	r8, r9
 80092b2:	442c      	add	r4, r5
 80092b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80092b8:	4601      	mov	r1, r0
 80092ba:	3b30      	subs	r3, #48	@ 0x30
 80092bc:	220a      	movs	r2, #10
 80092be:	4630      	mov	r0, r6
 80092c0:	f7ff ff8c 	bl	80091dc <__multadd>
 80092c4:	45a0      	cmp	r8, r4
 80092c6:	d1f5      	bne.n	80092b4 <__s2b+0x4c>
 80092c8:	f1a5 0408 	sub.w	r4, r5, #8
 80092cc:	444c      	add	r4, r9
 80092ce:	1b2d      	subs	r5, r5, r4
 80092d0:	1963      	adds	r3, r4, r5
 80092d2:	42bb      	cmp	r3, r7
 80092d4:	db04      	blt.n	80092e0 <__s2b+0x78>
 80092d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092da:	340a      	adds	r4, #10
 80092dc:	2509      	movs	r5, #9
 80092de:	e7f6      	b.n	80092ce <__s2b+0x66>
 80092e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092e4:	4601      	mov	r1, r0
 80092e6:	3b30      	subs	r3, #48	@ 0x30
 80092e8:	220a      	movs	r2, #10
 80092ea:	4630      	mov	r0, r6
 80092ec:	f7ff ff76 	bl	80091dc <__multadd>
 80092f0:	e7ee      	b.n	80092d0 <__s2b+0x68>
 80092f2:	bf00      	nop
 80092f4:	0800bb45 	.word	0x0800bb45
 80092f8:	0800bb56 	.word	0x0800bb56

080092fc <__hi0bits>:
 80092fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009300:	4603      	mov	r3, r0
 8009302:	bf36      	itet	cc
 8009304:	0403      	lslcc	r3, r0, #16
 8009306:	2000      	movcs	r0, #0
 8009308:	2010      	movcc	r0, #16
 800930a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800930e:	bf3c      	itt	cc
 8009310:	021b      	lslcc	r3, r3, #8
 8009312:	3008      	addcc	r0, #8
 8009314:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009318:	bf3c      	itt	cc
 800931a:	011b      	lslcc	r3, r3, #4
 800931c:	3004      	addcc	r0, #4
 800931e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009322:	bf3c      	itt	cc
 8009324:	009b      	lslcc	r3, r3, #2
 8009326:	3002      	addcc	r0, #2
 8009328:	2b00      	cmp	r3, #0
 800932a:	db05      	blt.n	8009338 <__hi0bits+0x3c>
 800932c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009330:	f100 0001 	add.w	r0, r0, #1
 8009334:	bf08      	it	eq
 8009336:	2020      	moveq	r0, #32
 8009338:	4770      	bx	lr

0800933a <__lo0bits>:
 800933a:	6803      	ldr	r3, [r0, #0]
 800933c:	4602      	mov	r2, r0
 800933e:	f013 0007 	ands.w	r0, r3, #7
 8009342:	d00b      	beq.n	800935c <__lo0bits+0x22>
 8009344:	07d9      	lsls	r1, r3, #31
 8009346:	d421      	bmi.n	800938c <__lo0bits+0x52>
 8009348:	0798      	lsls	r0, r3, #30
 800934a:	bf49      	itett	mi
 800934c:	085b      	lsrmi	r3, r3, #1
 800934e:	089b      	lsrpl	r3, r3, #2
 8009350:	2001      	movmi	r0, #1
 8009352:	6013      	strmi	r3, [r2, #0]
 8009354:	bf5c      	itt	pl
 8009356:	6013      	strpl	r3, [r2, #0]
 8009358:	2002      	movpl	r0, #2
 800935a:	4770      	bx	lr
 800935c:	b299      	uxth	r1, r3
 800935e:	b909      	cbnz	r1, 8009364 <__lo0bits+0x2a>
 8009360:	0c1b      	lsrs	r3, r3, #16
 8009362:	2010      	movs	r0, #16
 8009364:	b2d9      	uxtb	r1, r3
 8009366:	b909      	cbnz	r1, 800936c <__lo0bits+0x32>
 8009368:	3008      	adds	r0, #8
 800936a:	0a1b      	lsrs	r3, r3, #8
 800936c:	0719      	lsls	r1, r3, #28
 800936e:	bf04      	itt	eq
 8009370:	091b      	lsreq	r3, r3, #4
 8009372:	3004      	addeq	r0, #4
 8009374:	0799      	lsls	r1, r3, #30
 8009376:	bf04      	itt	eq
 8009378:	089b      	lsreq	r3, r3, #2
 800937a:	3002      	addeq	r0, #2
 800937c:	07d9      	lsls	r1, r3, #31
 800937e:	d403      	bmi.n	8009388 <__lo0bits+0x4e>
 8009380:	085b      	lsrs	r3, r3, #1
 8009382:	f100 0001 	add.w	r0, r0, #1
 8009386:	d003      	beq.n	8009390 <__lo0bits+0x56>
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	4770      	bx	lr
 800938c:	2000      	movs	r0, #0
 800938e:	4770      	bx	lr
 8009390:	2020      	movs	r0, #32
 8009392:	4770      	bx	lr

08009394 <__i2b>:
 8009394:	b510      	push	{r4, lr}
 8009396:	460c      	mov	r4, r1
 8009398:	2101      	movs	r1, #1
 800939a:	f7ff febd 	bl	8009118 <_Balloc>
 800939e:	4602      	mov	r2, r0
 80093a0:	b928      	cbnz	r0, 80093ae <__i2b+0x1a>
 80093a2:	4b05      	ldr	r3, [pc, #20]	@ (80093b8 <__i2b+0x24>)
 80093a4:	4805      	ldr	r0, [pc, #20]	@ (80093bc <__i2b+0x28>)
 80093a6:	f240 1145 	movw	r1, #325	@ 0x145
 80093aa:	f001 fe01 	bl	800afb0 <__assert_func>
 80093ae:	2301      	movs	r3, #1
 80093b0:	6144      	str	r4, [r0, #20]
 80093b2:	6103      	str	r3, [r0, #16]
 80093b4:	bd10      	pop	{r4, pc}
 80093b6:	bf00      	nop
 80093b8:	0800bb45 	.word	0x0800bb45
 80093bc:	0800bb56 	.word	0x0800bb56

080093c0 <__multiply>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	4617      	mov	r7, r2
 80093c6:	690a      	ldr	r2, [r1, #16]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	bfa8      	it	ge
 80093ce:	463b      	movge	r3, r7
 80093d0:	4689      	mov	r9, r1
 80093d2:	bfa4      	itt	ge
 80093d4:	460f      	movge	r7, r1
 80093d6:	4699      	movge	r9, r3
 80093d8:	693d      	ldr	r5, [r7, #16]
 80093da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	6879      	ldr	r1, [r7, #4]
 80093e2:	eb05 060a 	add.w	r6, r5, sl
 80093e6:	42b3      	cmp	r3, r6
 80093e8:	b085      	sub	sp, #20
 80093ea:	bfb8      	it	lt
 80093ec:	3101      	addlt	r1, #1
 80093ee:	f7ff fe93 	bl	8009118 <_Balloc>
 80093f2:	b930      	cbnz	r0, 8009402 <__multiply+0x42>
 80093f4:	4602      	mov	r2, r0
 80093f6:	4b41      	ldr	r3, [pc, #260]	@ (80094fc <__multiply+0x13c>)
 80093f8:	4841      	ldr	r0, [pc, #260]	@ (8009500 <__multiply+0x140>)
 80093fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80093fe:	f001 fdd7 	bl	800afb0 <__assert_func>
 8009402:	f100 0414 	add.w	r4, r0, #20
 8009406:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800940a:	4623      	mov	r3, r4
 800940c:	2200      	movs	r2, #0
 800940e:	4573      	cmp	r3, lr
 8009410:	d320      	bcc.n	8009454 <__multiply+0x94>
 8009412:	f107 0814 	add.w	r8, r7, #20
 8009416:	f109 0114 	add.w	r1, r9, #20
 800941a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800941e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009422:	9302      	str	r3, [sp, #8]
 8009424:	1beb      	subs	r3, r5, r7
 8009426:	3b15      	subs	r3, #21
 8009428:	f023 0303 	bic.w	r3, r3, #3
 800942c:	3304      	adds	r3, #4
 800942e:	3715      	adds	r7, #21
 8009430:	42bd      	cmp	r5, r7
 8009432:	bf38      	it	cc
 8009434:	2304      	movcc	r3, #4
 8009436:	9301      	str	r3, [sp, #4]
 8009438:	9b02      	ldr	r3, [sp, #8]
 800943a:	9103      	str	r1, [sp, #12]
 800943c:	428b      	cmp	r3, r1
 800943e:	d80c      	bhi.n	800945a <__multiply+0x9a>
 8009440:	2e00      	cmp	r6, #0
 8009442:	dd03      	ble.n	800944c <__multiply+0x8c>
 8009444:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009448:	2b00      	cmp	r3, #0
 800944a:	d055      	beq.n	80094f8 <__multiply+0x138>
 800944c:	6106      	str	r6, [r0, #16]
 800944e:	b005      	add	sp, #20
 8009450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009454:	f843 2b04 	str.w	r2, [r3], #4
 8009458:	e7d9      	b.n	800940e <__multiply+0x4e>
 800945a:	f8b1 a000 	ldrh.w	sl, [r1]
 800945e:	f1ba 0f00 	cmp.w	sl, #0
 8009462:	d01f      	beq.n	80094a4 <__multiply+0xe4>
 8009464:	46c4      	mov	ip, r8
 8009466:	46a1      	mov	r9, r4
 8009468:	2700      	movs	r7, #0
 800946a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800946e:	f8d9 3000 	ldr.w	r3, [r9]
 8009472:	fa1f fb82 	uxth.w	fp, r2
 8009476:	b29b      	uxth	r3, r3
 8009478:	fb0a 330b 	mla	r3, sl, fp, r3
 800947c:	443b      	add	r3, r7
 800947e:	f8d9 7000 	ldr.w	r7, [r9]
 8009482:	0c12      	lsrs	r2, r2, #16
 8009484:	0c3f      	lsrs	r7, r7, #16
 8009486:	fb0a 7202 	mla	r2, sl, r2, r7
 800948a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800948e:	b29b      	uxth	r3, r3
 8009490:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009494:	4565      	cmp	r5, ip
 8009496:	f849 3b04 	str.w	r3, [r9], #4
 800949a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800949e:	d8e4      	bhi.n	800946a <__multiply+0xaa>
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	50e7      	str	r7, [r4, r3]
 80094a4:	9b03      	ldr	r3, [sp, #12]
 80094a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80094aa:	3104      	adds	r1, #4
 80094ac:	f1b9 0f00 	cmp.w	r9, #0
 80094b0:	d020      	beq.n	80094f4 <__multiply+0x134>
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	4647      	mov	r7, r8
 80094b6:	46a4      	mov	ip, r4
 80094b8:	f04f 0a00 	mov.w	sl, #0
 80094bc:	f8b7 b000 	ldrh.w	fp, [r7]
 80094c0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80094c4:	fb09 220b 	mla	r2, r9, fp, r2
 80094c8:	4452      	add	r2, sl
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094d0:	f84c 3b04 	str.w	r3, [ip], #4
 80094d4:	f857 3b04 	ldr.w	r3, [r7], #4
 80094d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094dc:	f8bc 3000 	ldrh.w	r3, [ip]
 80094e0:	fb09 330a 	mla	r3, r9, sl, r3
 80094e4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80094e8:	42bd      	cmp	r5, r7
 80094ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094ee:	d8e5      	bhi.n	80094bc <__multiply+0xfc>
 80094f0:	9a01      	ldr	r2, [sp, #4]
 80094f2:	50a3      	str	r3, [r4, r2]
 80094f4:	3404      	adds	r4, #4
 80094f6:	e79f      	b.n	8009438 <__multiply+0x78>
 80094f8:	3e01      	subs	r6, #1
 80094fa:	e7a1      	b.n	8009440 <__multiply+0x80>
 80094fc:	0800bb45 	.word	0x0800bb45
 8009500:	0800bb56 	.word	0x0800bb56

08009504 <__pow5mult>:
 8009504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009508:	4615      	mov	r5, r2
 800950a:	f012 0203 	ands.w	r2, r2, #3
 800950e:	4607      	mov	r7, r0
 8009510:	460e      	mov	r6, r1
 8009512:	d007      	beq.n	8009524 <__pow5mult+0x20>
 8009514:	4c25      	ldr	r4, [pc, #148]	@ (80095ac <__pow5mult+0xa8>)
 8009516:	3a01      	subs	r2, #1
 8009518:	2300      	movs	r3, #0
 800951a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800951e:	f7ff fe5d 	bl	80091dc <__multadd>
 8009522:	4606      	mov	r6, r0
 8009524:	10ad      	asrs	r5, r5, #2
 8009526:	d03d      	beq.n	80095a4 <__pow5mult+0xa0>
 8009528:	69fc      	ldr	r4, [r7, #28]
 800952a:	b97c      	cbnz	r4, 800954c <__pow5mult+0x48>
 800952c:	2010      	movs	r0, #16
 800952e:	f7ff fd3d 	bl	8008fac <malloc>
 8009532:	4602      	mov	r2, r0
 8009534:	61f8      	str	r0, [r7, #28]
 8009536:	b928      	cbnz	r0, 8009544 <__pow5mult+0x40>
 8009538:	4b1d      	ldr	r3, [pc, #116]	@ (80095b0 <__pow5mult+0xac>)
 800953a:	481e      	ldr	r0, [pc, #120]	@ (80095b4 <__pow5mult+0xb0>)
 800953c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009540:	f001 fd36 	bl	800afb0 <__assert_func>
 8009544:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009548:	6004      	str	r4, [r0, #0]
 800954a:	60c4      	str	r4, [r0, #12]
 800954c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009550:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009554:	b94c      	cbnz	r4, 800956a <__pow5mult+0x66>
 8009556:	f240 2171 	movw	r1, #625	@ 0x271
 800955a:	4638      	mov	r0, r7
 800955c:	f7ff ff1a 	bl	8009394 <__i2b>
 8009560:	2300      	movs	r3, #0
 8009562:	f8c8 0008 	str.w	r0, [r8, #8]
 8009566:	4604      	mov	r4, r0
 8009568:	6003      	str	r3, [r0, #0]
 800956a:	f04f 0900 	mov.w	r9, #0
 800956e:	07eb      	lsls	r3, r5, #31
 8009570:	d50a      	bpl.n	8009588 <__pow5mult+0x84>
 8009572:	4631      	mov	r1, r6
 8009574:	4622      	mov	r2, r4
 8009576:	4638      	mov	r0, r7
 8009578:	f7ff ff22 	bl	80093c0 <__multiply>
 800957c:	4631      	mov	r1, r6
 800957e:	4680      	mov	r8, r0
 8009580:	4638      	mov	r0, r7
 8009582:	f7ff fe09 	bl	8009198 <_Bfree>
 8009586:	4646      	mov	r6, r8
 8009588:	106d      	asrs	r5, r5, #1
 800958a:	d00b      	beq.n	80095a4 <__pow5mult+0xa0>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	b938      	cbnz	r0, 80095a0 <__pow5mult+0x9c>
 8009590:	4622      	mov	r2, r4
 8009592:	4621      	mov	r1, r4
 8009594:	4638      	mov	r0, r7
 8009596:	f7ff ff13 	bl	80093c0 <__multiply>
 800959a:	6020      	str	r0, [r4, #0]
 800959c:	f8c0 9000 	str.w	r9, [r0]
 80095a0:	4604      	mov	r4, r0
 80095a2:	e7e4      	b.n	800956e <__pow5mult+0x6a>
 80095a4:	4630      	mov	r0, r6
 80095a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095aa:	bf00      	nop
 80095ac:	0800bc68 	.word	0x0800bc68
 80095b0:	0800bad6 	.word	0x0800bad6
 80095b4:	0800bb56 	.word	0x0800bb56

080095b8 <__lshift>:
 80095b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095bc:	460c      	mov	r4, r1
 80095be:	6849      	ldr	r1, [r1, #4]
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095c6:	68a3      	ldr	r3, [r4, #8]
 80095c8:	4607      	mov	r7, r0
 80095ca:	4691      	mov	r9, r2
 80095cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095d0:	f108 0601 	add.w	r6, r8, #1
 80095d4:	42b3      	cmp	r3, r6
 80095d6:	db0b      	blt.n	80095f0 <__lshift+0x38>
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff fd9d 	bl	8009118 <_Balloc>
 80095de:	4605      	mov	r5, r0
 80095e0:	b948      	cbnz	r0, 80095f6 <__lshift+0x3e>
 80095e2:	4602      	mov	r2, r0
 80095e4:	4b28      	ldr	r3, [pc, #160]	@ (8009688 <__lshift+0xd0>)
 80095e6:	4829      	ldr	r0, [pc, #164]	@ (800968c <__lshift+0xd4>)
 80095e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80095ec:	f001 fce0 	bl	800afb0 <__assert_func>
 80095f0:	3101      	adds	r1, #1
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	e7ee      	b.n	80095d4 <__lshift+0x1c>
 80095f6:	2300      	movs	r3, #0
 80095f8:	f100 0114 	add.w	r1, r0, #20
 80095fc:	f100 0210 	add.w	r2, r0, #16
 8009600:	4618      	mov	r0, r3
 8009602:	4553      	cmp	r3, sl
 8009604:	db33      	blt.n	800966e <__lshift+0xb6>
 8009606:	6920      	ldr	r0, [r4, #16]
 8009608:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800960c:	f104 0314 	add.w	r3, r4, #20
 8009610:	f019 091f 	ands.w	r9, r9, #31
 8009614:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009618:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800961c:	d02b      	beq.n	8009676 <__lshift+0xbe>
 800961e:	f1c9 0e20 	rsb	lr, r9, #32
 8009622:	468a      	mov	sl, r1
 8009624:	2200      	movs	r2, #0
 8009626:	6818      	ldr	r0, [r3, #0]
 8009628:	fa00 f009 	lsl.w	r0, r0, r9
 800962c:	4310      	orrs	r0, r2
 800962e:	f84a 0b04 	str.w	r0, [sl], #4
 8009632:	f853 2b04 	ldr.w	r2, [r3], #4
 8009636:	459c      	cmp	ip, r3
 8009638:	fa22 f20e 	lsr.w	r2, r2, lr
 800963c:	d8f3      	bhi.n	8009626 <__lshift+0x6e>
 800963e:	ebac 0304 	sub.w	r3, ip, r4
 8009642:	3b15      	subs	r3, #21
 8009644:	f023 0303 	bic.w	r3, r3, #3
 8009648:	3304      	adds	r3, #4
 800964a:	f104 0015 	add.w	r0, r4, #21
 800964e:	4560      	cmp	r0, ip
 8009650:	bf88      	it	hi
 8009652:	2304      	movhi	r3, #4
 8009654:	50ca      	str	r2, [r1, r3]
 8009656:	b10a      	cbz	r2, 800965c <__lshift+0xa4>
 8009658:	f108 0602 	add.w	r6, r8, #2
 800965c:	3e01      	subs	r6, #1
 800965e:	4638      	mov	r0, r7
 8009660:	612e      	str	r6, [r5, #16]
 8009662:	4621      	mov	r1, r4
 8009664:	f7ff fd98 	bl	8009198 <_Bfree>
 8009668:	4628      	mov	r0, r5
 800966a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009672:	3301      	adds	r3, #1
 8009674:	e7c5      	b.n	8009602 <__lshift+0x4a>
 8009676:	3904      	subs	r1, #4
 8009678:	f853 2b04 	ldr.w	r2, [r3], #4
 800967c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009680:	459c      	cmp	ip, r3
 8009682:	d8f9      	bhi.n	8009678 <__lshift+0xc0>
 8009684:	e7ea      	b.n	800965c <__lshift+0xa4>
 8009686:	bf00      	nop
 8009688:	0800bb45 	.word	0x0800bb45
 800968c:	0800bb56 	.word	0x0800bb56

08009690 <__mcmp>:
 8009690:	690a      	ldr	r2, [r1, #16]
 8009692:	4603      	mov	r3, r0
 8009694:	6900      	ldr	r0, [r0, #16]
 8009696:	1a80      	subs	r0, r0, r2
 8009698:	b530      	push	{r4, r5, lr}
 800969a:	d10e      	bne.n	80096ba <__mcmp+0x2a>
 800969c:	3314      	adds	r3, #20
 800969e:	3114      	adds	r1, #20
 80096a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096b0:	4295      	cmp	r5, r2
 80096b2:	d003      	beq.n	80096bc <__mcmp+0x2c>
 80096b4:	d205      	bcs.n	80096c2 <__mcmp+0x32>
 80096b6:	f04f 30ff 	mov.w	r0, #4294967295
 80096ba:	bd30      	pop	{r4, r5, pc}
 80096bc:	42a3      	cmp	r3, r4
 80096be:	d3f3      	bcc.n	80096a8 <__mcmp+0x18>
 80096c0:	e7fb      	b.n	80096ba <__mcmp+0x2a>
 80096c2:	2001      	movs	r0, #1
 80096c4:	e7f9      	b.n	80096ba <__mcmp+0x2a>
	...

080096c8 <__mdiff>:
 80096c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	4689      	mov	r9, r1
 80096ce:	4606      	mov	r6, r0
 80096d0:	4611      	mov	r1, r2
 80096d2:	4648      	mov	r0, r9
 80096d4:	4614      	mov	r4, r2
 80096d6:	f7ff ffdb 	bl	8009690 <__mcmp>
 80096da:	1e05      	subs	r5, r0, #0
 80096dc:	d112      	bne.n	8009704 <__mdiff+0x3c>
 80096de:	4629      	mov	r1, r5
 80096e0:	4630      	mov	r0, r6
 80096e2:	f7ff fd19 	bl	8009118 <_Balloc>
 80096e6:	4602      	mov	r2, r0
 80096e8:	b928      	cbnz	r0, 80096f6 <__mdiff+0x2e>
 80096ea:	4b3f      	ldr	r3, [pc, #252]	@ (80097e8 <__mdiff+0x120>)
 80096ec:	f240 2137 	movw	r1, #567	@ 0x237
 80096f0:	483e      	ldr	r0, [pc, #248]	@ (80097ec <__mdiff+0x124>)
 80096f2:	f001 fc5d 	bl	800afb0 <__assert_func>
 80096f6:	2301      	movs	r3, #1
 80096f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096fc:	4610      	mov	r0, r2
 80096fe:	b003      	add	sp, #12
 8009700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009704:	bfbc      	itt	lt
 8009706:	464b      	movlt	r3, r9
 8009708:	46a1      	movlt	r9, r4
 800970a:	4630      	mov	r0, r6
 800970c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009710:	bfba      	itte	lt
 8009712:	461c      	movlt	r4, r3
 8009714:	2501      	movlt	r5, #1
 8009716:	2500      	movge	r5, #0
 8009718:	f7ff fcfe 	bl	8009118 <_Balloc>
 800971c:	4602      	mov	r2, r0
 800971e:	b918      	cbnz	r0, 8009728 <__mdiff+0x60>
 8009720:	4b31      	ldr	r3, [pc, #196]	@ (80097e8 <__mdiff+0x120>)
 8009722:	f240 2145 	movw	r1, #581	@ 0x245
 8009726:	e7e3      	b.n	80096f0 <__mdiff+0x28>
 8009728:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800972c:	6926      	ldr	r6, [r4, #16]
 800972e:	60c5      	str	r5, [r0, #12]
 8009730:	f109 0310 	add.w	r3, r9, #16
 8009734:	f109 0514 	add.w	r5, r9, #20
 8009738:	f104 0e14 	add.w	lr, r4, #20
 800973c:	f100 0b14 	add.w	fp, r0, #20
 8009740:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009744:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009748:	9301      	str	r3, [sp, #4]
 800974a:	46d9      	mov	r9, fp
 800974c:	f04f 0c00 	mov.w	ip, #0
 8009750:	9b01      	ldr	r3, [sp, #4]
 8009752:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009756:	f853 af04 	ldr.w	sl, [r3, #4]!
 800975a:	9301      	str	r3, [sp, #4]
 800975c:	fa1f f38a 	uxth.w	r3, sl
 8009760:	4619      	mov	r1, r3
 8009762:	b283      	uxth	r3, r0
 8009764:	1acb      	subs	r3, r1, r3
 8009766:	0c00      	lsrs	r0, r0, #16
 8009768:	4463      	add	r3, ip
 800976a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800976e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009772:	b29b      	uxth	r3, r3
 8009774:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009778:	4576      	cmp	r6, lr
 800977a:	f849 3b04 	str.w	r3, [r9], #4
 800977e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009782:	d8e5      	bhi.n	8009750 <__mdiff+0x88>
 8009784:	1b33      	subs	r3, r6, r4
 8009786:	3b15      	subs	r3, #21
 8009788:	f023 0303 	bic.w	r3, r3, #3
 800978c:	3415      	adds	r4, #21
 800978e:	3304      	adds	r3, #4
 8009790:	42a6      	cmp	r6, r4
 8009792:	bf38      	it	cc
 8009794:	2304      	movcc	r3, #4
 8009796:	441d      	add	r5, r3
 8009798:	445b      	add	r3, fp
 800979a:	461e      	mov	r6, r3
 800979c:	462c      	mov	r4, r5
 800979e:	4544      	cmp	r4, r8
 80097a0:	d30e      	bcc.n	80097c0 <__mdiff+0xf8>
 80097a2:	f108 0103 	add.w	r1, r8, #3
 80097a6:	1b49      	subs	r1, r1, r5
 80097a8:	f021 0103 	bic.w	r1, r1, #3
 80097ac:	3d03      	subs	r5, #3
 80097ae:	45a8      	cmp	r8, r5
 80097b0:	bf38      	it	cc
 80097b2:	2100      	movcc	r1, #0
 80097b4:	440b      	add	r3, r1
 80097b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097ba:	b191      	cbz	r1, 80097e2 <__mdiff+0x11a>
 80097bc:	6117      	str	r7, [r2, #16]
 80097be:	e79d      	b.n	80096fc <__mdiff+0x34>
 80097c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80097c4:	46e6      	mov	lr, ip
 80097c6:	0c08      	lsrs	r0, r1, #16
 80097c8:	fa1c fc81 	uxtah	ip, ip, r1
 80097cc:	4471      	add	r1, lr
 80097ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80097d2:	b289      	uxth	r1, r1
 80097d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80097d8:	f846 1b04 	str.w	r1, [r6], #4
 80097dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097e0:	e7dd      	b.n	800979e <__mdiff+0xd6>
 80097e2:	3f01      	subs	r7, #1
 80097e4:	e7e7      	b.n	80097b6 <__mdiff+0xee>
 80097e6:	bf00      	nop
 80097e8:	0800bb45 	.word	0x0800bb45
 80097ec:	0800bb56 	.word	0x0800bb56

080097f0 <__ulp>:
 80097f0:	b082      	sub	sp, #8
 80097f2:	ed8d 0b00 	vstr	d0, [sp]
 80097f6:	9a01      	ldr	r2, [sp, #4]
 80097f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009838 <__ulp+0x48>)
 80097fa:	4013      	ands	r3, r2
 80097fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009800:	2b00      	cmp	r3, #0
 8009802:	dc08      	bgt.n	8009816 <__ulp+0x26>
 8009804:	425b      	negs	r3, r3
 8009806:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800980a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800980e:	da04      	bge.n	800981a <__ulp+0x2a>
 8009810:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009814:	4113      	asrs	r3, r2
 8009816:	2200      	movs	r2, #0
 8009818:	e008      	b.n	800982c <__ulp+0x3c>
 800981a:	f1a2 0314 	sub.w	r3, r2, #20
 800981e:	2b1e      	cmp	r3, #30
 8009820:	bfda      	itte	le
 8009822:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009826:	40da      	lsrle	r2, r3
 8009828:	2201      	movgt	r2, #1
 800982a:	2300      	movs	r3, #0
 800982c:	4619      	mov	r1, r3
 800982e:	4610      	mov	r0, r2
 8009830:	ec41 0b10 	vmov	d0, r0, r1
 8009834:	b002      	add	sp, #8
 8009836:	4770      	bx	lr
 8009838:	7ff00000 	.word	0x7ff00000

0800983c <__b2d>:
 800983c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009840:	6906      	ldr	r6, [r0, #16]
 8009842:	f100 0814 	add.w	r8, r0, #20
 8009846:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800984a:	1f37      	subs	r7, r6, #4
 800984c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009850:	4610      	mov	r0, r2
 8009852:	f7ff fd53 	bl	80092fc <__hi0bits>
 8009856:	f1c0 0320 	rsb	r3, r0, #32
 800985a:	280a      	cmp	r0, #10
 800985c:	600b      	str	r3, [r1, #0]
 800985e:	491b      	ldr	r1, [pc, #108]	@ (80098cc <__b2d+0x90>)
 8009860:	dc15      	bgt.n	800988e <__b2d+0x52>
 8009862:	f1c0 0c0b 	rsb	ip, r0, #11
 8009866:	fa22 f30c 	lsr.w	r3, r2, ip
 800986a:	45b8      	cmp	r8, r7
 800986c:	ea43 0501 	orr.w	r5, r3, r1
 8009870:	bf34      	ite	cc
 8009872:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009876:	2300      	movcs	r3, #0
 8009878:	3015      	adds	r0, #21
 800987a:	fa02 f000 	lsl.w	r0, r2, r0
 800987e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009882:	4303      	orrs	r3, r0
 8009884:	461c      	mov	r4, r3
 8009886:	ec45 4b10 	vmov	d0, r4, r5
 800988a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800988e:	45b8      	cmp	r8, r7
 8009890:	bf3a      	itte	cc
 8009892:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009896:	f1a6 0708 	subcc.w	r7, r6, #8
 800989a:	2300      	movcs	r3, #0
 800989c:	380b      	subs	r0, #11
 800989e:	d012      	beq.n	80098c6 <__b2d+0x8a>
 80098a0:	f1c0 0120 	rsb	r1, r0, #32
 80098a4:	fa23 f401 	lsr.w	r4, r3, r1
 80098a8:	4082      	lsls	r2, r0
 80098aa:	4322      	orrs	r2, r4
 80098ac:	4547      	cmp	r7, r8
 80098ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80098b2:	bf8c      	ite	hi
 80098b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80098b8:	2200      	movls	r2, #0
 80098ba:	4083      	lsls	r3, r0
 80098bc:	40ca      	lsrs	r2, r1
 80098be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80098c2:	4313      	orrs	r3, r2
 80098c4:	e7de      	b.n	8009884 <__b2d+0x48>
 80098c6:	ea42 0501 	orr.w	r5, r2, r1
 80098ca:	e7db      	b.n	8009884 <__b2d+0x48>
 80098cc:	3ff00000 	.word	0x3ff00000

080098d0 <__d2b>:
 80098d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098d4:	460f      	mov	r7, r1
 80098d6:	2101      	movs	r1, #1
 80098d8:	ec59 8b10 	vmov	r8, r9, d0
 80098dc:	4616      	mov	r6, r2
 80098de:	f7ff fc1b 	bl	8009118 <_Balloc>
 80098e2:	4604      	mov	r4, r0
 80098e4:	b930      	cbnz	r0, 80098f4 <__d2b+0x24>
 80098e6:	4602      	mov	r2, r0
 80098e8:	4b23      	ldr	r3, [pc, #140]	@ (8009978 <__d2b+0xa8>)
 80098ea:	4824      	ldr	r0, [pc, #144]	@ (800997c <__d2b+0xac>)
 80098ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80098f0:	f001 fb5e 	bl	800afb0 <__assert_func>
 80098f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80098f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098fc:	b10d      	cbz	r5, 8009902 <__d2b+0x32>
 80098fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009902:	9301      	str	r3, [sp, #4]
 8009904:	f1b8 0300 	subs.w	r3, r8, #0
 8009908:	d023      	beq.n	8009952 <__d2b+0x82>
 800990a:	4668      	mov	r0, sp
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	f7ff fd14 	bl	800933a <__lo0bits>
 8009912:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009916:	b1d0      	cbz	r0, 800994e <__d2b+0x7e>
 8009918:	f1c0 0320 	rsb	r3, r0, #32
 800991c:	fa02 f303 	lsl.w	r3, r2, r3
 8009920:	430b      	orrs	r3, r1
 8009922:	40c2      	lsrs	r2, r0
 8009924:	6163      	str	r3, [r4, #20]
 8009926:	9201      	str	r2, [sp, #4]
 8009928:	9b01      	ldr	r3, [sp, #4]
 800992a:	61a3      	str	r3, [r4, #24]
 800992c:	2b00      	cmp	r3, #0
 800992e:	bf0c      	ite	eq
 8009930:	2201      	moveq	r2, #1
 8009932:	2202      	movne	r2, #2
 8009934:	6122      	str	r2, [r4, #16]
 8009936:	b1a5      	cbz	r5, 8009962 <__d2b+0x92>
 8009938:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800993c:	4405      	add	r5, r0
 800993e:	603d      	str	r5, [r7, #0]
 8009940:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009944:	6030      	str	r0, [r6, #0]
 8009946:	4620      	mov	r0, r4
 8009948:	b003      	add	sp, #12
 800994a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800994e:	6161      	str	r1, [r4, #20]
 8009950:	e7ea      	b.n	8009928 <__d2b+0x58>
 8009952:	a801      	add	r0, sp, #4
 8009954:	f7ff fcf1 	bl	800933a <__lo0bits>
 8009958:	9b01      	ldr	r3, [sp, #4]
 800995a:	6163      	str	r3, [r4, #20]
 800995c:	3020      	adds	r0, #32
 800995e:	2201      	movs	r2, #1
 8009960:	e7e8      	b.n	8009934 <__d2b+0x64>
 8009962:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009966:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800996a:	6038      	str	r0, [r7, #0]
 800996c:	6918      	ldr	r0, [r3, #16]
 800996e:	f7ff fcc5 	bl	80092fc <__hi0bits>
 8009972:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009976:	e7e5      	b.n	8009944 <__d2b+0x74>
 8009978:	0800bb45 	.word	0x0800bb45
 800997c:	0800bb56 	.word	0x0800bb56

08009980 <__ratio>:
 8009980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009984:	b085      	sub	sp, #20
 8009986:	e9cd 1000 	strd	r1, r0, [sp]
 800998a:	a902      	add	r1, sp, #8
 800998c:	f7ff ff56 	bl	800983c <__b2d>
 8009990:	9800      	ldr	r0, [sp, #0]
 8009992:	a903      	add	r1, sp, #12
 8009994:	ec55 4b10 	vmov	r4, r5, d0
 8009998:	f7ff ff50 	bl	800983c <__b2d>
 800999c:	9b01      	ldr	r3, [sp, #4]
 800999e:	6919      	ldr	r1, [r3, #16]
 80099a0:	9b00      	ldr	r3, [sp, #0]
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	1ac9      	subs	r1, r1, r3
 80099a6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80099aa:	1a9b      	subs	r3, r3, r2
 80099ac:	ec5b ab10 	vmov	sl, fp, d0
 80099b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	bfce      	itee	gt
 80099b8:	462a      	movgt	r2, r5
 80099ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80099be:	465a      	movle	r2, fp
 80099c0:	462f      	mov	r7, r5
 80099c2:	46d9      	mov	r9, fp
 80099c4:	bfcc      	ite	gt
 80099c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80099ca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80099ce:	464b      	mov	r3, r9
 80099d0:	4652      	mov	r2, sl
 80099d2:	4620      	mov	r0, r4
 80099d4:	4639      	mov	r1, r7
 80099d6:	f7f6 ff69 	bl	80008ac <__aeabi_ddiv>
 80099da:	ec41 0b10 	vmov	d0, r0, r1
 80099de:	b005      	add	sp, #20
 80099e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099e4 <__copybits>:
 80099e4:	3901      	subs	r1, #1
 80099e6:	b570      	push	{r4, r5, r6, lr}
 80099e8:	1149      	asrs	r1, r1, #5
 80099ea:	6914      	ldr	r4, [r2, #16]
 80099ec:	3101      	adds	r1, #1
 80099ee:	f102 0314 	add.w	r3, r2, #20
 80099f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80099f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099fa:	1f05      	subs	r5, r0, #4
 80099fc:	42a3      	cmp	r3, r4
 80099fe:	d30c      	bcc.n	8009a1a <__copybits+0x36>
 8009a00:	1aa3      	subs	r3, r4, r2
 8009a02:	3b11      	subs	r3, #17
 8009a04:	f023 0303 	bic.w	r3, r3, #3
 8009a08:	3211      	adds	r2, #17
 8009a0a:	42a2      	cmp	r2, r4
 8009a0c:	bf88      	it	hi
 8009a0e:	2300      	movhi	r3, #0
 8009a10:	4418      	add	r0, r3
 8009a12:	2300      	movs	r3, #0
 8009a14:	4288      	cmp	r0, r1
 8009a16:	d305      	bcc.n	8009a24 <__copybits+0x40>
 8009a18:	bd70      	pop	{r4, r5, r6, pc}
 8009a1a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009a1e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009a22:	e7eb      	b.n	80099fc <__copybits+0x18>
 8009a24:	f840 3b04 	str.w	r3, [r0], #4
 8009a28:	e7f4      	b.n	8009a14 <__copybits+0x30>

08009a2a <__any_on>:
 8009a2a:	f100 0214 	add.w	r2, r0, #20
 8009a2e:	6900      	ldr	r0, [r0, #16]
 8009a30:	114b      	asrs	r3, r1, #5
 8009a32:	4298      	cmp	r0, r3
 8009a34:	b510      	push	{r4, lr}
 8009a36:	db11      	blt.n	8009a5c <__any_on+0x32>
 8009a38:	dd0a      	ble.n	8009a50 <__any_on+0x26>
 8009a3a:	f011 011f 	ands.w	r1, r1, #31
 8009a3e:	d007      	beq.n	8009a50 <__any_on+0x26>
 8009a40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009a44:	fa24 f001 	lsr.w	r0, r4, r1
 8009a48:	fa00 f101 	lsl.w	r1, r0, r1
 8009a4c:	428c      	cmp	r4, r1
 8009a4e:	d10b      	bne.n	8009a68 <__any_on+0x3e>
 8009a50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d803      	bhi.n	8009a60 <__any_on+0x36>
 8009a58:	2000      	movs	r0, #0
 8009a5a:	bd10      	pop	{r4, pc}
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	e7f7      	b.n	8009a50 <__any_on+0x26>
 8009a60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a64:	2900      	cmp	r1, #0
 8009a66:	d0f5      	beq.n	8009a54 <__any_on+0x2a>
 8009a68:	2001      	movs	r0, #1
 8009a6a:	e7f6      	b.n	8009a5a <__any_on+0x30>

08009a6c <sulp>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	4604      	mov	r4, r0
 8009a70:	460d      	mov	r5, r1
 8009a72:	ec45 4b10 	vmov	d0, r4, r5
 8009a76:	4616      	mov	r6, r2
 8009a78:	f7ff feba 	bl	80097f0 <__ulp>
 8009a7c:	ec51 0b10 	vmov	r0, r1, d0
 8009a80:	b17e      	cbz	r6, 8009aa2 <sulp+0x36>
 8009a82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009a86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	dd09      	ble.n	8009aa2 <sulp+0x36>
 8009a8e:	051b      	lsls	r3, r3, #20
 8009a90:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009a94:	2400      	movs	r4, #0
 8009a96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	462b      	mov	r3, r5
 8009a9e:	f7f6 fddb 	bl	8000658 <__aeabi_dmul>
 8009aa2:	ec41 0b10 	vmov	d0, r0, r1
 8009aa6:	bd70      	pop	{r4, r5, r6, pc}

08009aa8 <_strtod_l>:
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	b09f      	sub	sp, #124	@ 0x7c
 8009aae:	460c      	mov	r4, r1
 8009ab0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	921a      	str	r2, [sp, #104]	@ 0x68
 8009ab6:	9005      	str	r0, [sp, #20]
 8009ab8:	f04f 0a00 	mov.w	sl, #0
 8009abc:	f04f 0b00 	mov.w	fp, #0
 8009ac0:	460a      	mov	r2, r1
 8009ac2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ac4:	7811      	ldrb	r1, [r2, #0]
 8009ac6:	292b      	cmp	r1, #43	@ 0x2b
 8009ac8:	d04a      	beq.n	8009b60 <_strtod_l+0xb8>
 8009aca:	d838      	bhi.n	8009b3e <_strtod_l+0x96>
 8009acc:	290d      	cmp	r1, #13
 8009ace:	d832      	bhi.n	8009b36 <_strtod_l+0x8e>
 8009ad0:	2908      	cmp	r1, #8
 8009ad2:	d832      	bhi.n	8009b3a <_strtod_l+0x92>
 8009ad4:	2900      	cmp	r1, #0
 8009ad6:	d03b      	beq.n	8009b50 <_strtod_l+0xa8>
 8009ad8:	2200      	movs	r2, #0
 8009ada:	920e      	str	r2, [sp, #56]	@ 0x38
 8009adc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009ade:	782a      	ldrb	r2, [r5, #0]
 8009ae0:	2a30      	cmp	r2, #48	@ 0x30
 8009ae2:	f040 80b2 	bne.w	8009c4a <_strtod_l+0x1a2>
 8009ae6:	786a      	ldrb	r2, [r5, #1]
 8009ae8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009aec:	2a58      	cmp	r2, #88	@ 0x58
 8009aee:	d16e      	bne.n	8009bce <_strtod_l+0x126>
 8009af0:	9302      	str	r3, [sp, #8]
 8009af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009af4:	9301      	str	r3, [sp, #4]
 8009af6:	ab1a      	add	r3, sp, #104	@ 0x68
 8009af8:	9300      	str	r3, [sp, #0]
 8009afa:	4a8f      	ldr	r2, [pc, #572]	@ (8009d38 <_strtod_l+0x290>)
 8009afc:	9805      	ldr	r0, [sp, #20]
 8009afe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009b00:	a919      	add	r1, sp, #100	@ 0x64
 8009b02:	f001 faef 	bl	800b0e4 <__gethex>
 8009b06:	f010 060f 	ands.w	r6, r0, #15
 8009b0a:	4604      	mov	r4, r0
 8009b0c:	d005      	beq.n	8009b1a <_strtod_l+0x72>
 8009b0e:	2e06      	cmp	r6, #6
 8009b10:	d128      	bne.n	8009b64 <_strtod_l+0xbc>
 8009b12:	3501      	adds	r5, #1
 8009b14:	2300      	movs	r3, #0
 8009b16:	9519      	str	r5, [sp, #100]	@ 0x64
 8009b18:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f040 858e 	bne.w	800a63e <_strtod_l+0xb96>
 8009b22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b24:	b1cb      	cbz	r3, 8009b5a <_strtod_l+0xb2>
 8009b26:	4652      	mov	r2, sl
 8009b28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009b2c:	ec43 2b10 	vmov	d0, r2, r3
 8009b30:	b01f      	add	sp, #124	@ 0x7c
 8009b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b36:	2920      	cmp	r1, #32
 8009b38:	d1ce      	bne.n	8009ad8 <_strtod_l+0x30>
 8009b3a:	3201      	adds	r2, #1
 8009b3c:	e7c1      	b.n	8009ac2 <_strtod_l+0x1a>
 8009b3e:	292d      	cmp	r1, #45	@ 0x2d
 8009b40:	d1ca      	bne.n	8009ad8 <_strtod_l+0x30>
 8009b42:	2101      	movs	r1, #1
 8009b44:	910e      	str	r1, [sp, #56]	@ 0x38
 8009b46:	1c51      	adds	r1, r2, #1
 8009b48:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b4a:	7852      	ldrb	r2, [r2, #1]
 8009b4c:	2a00      	cmp	r2, #0
 8009b4e:	d1c5      	bne.n	8009adc <_strtod_l+0x34>
 8009b50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b52:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f040 8570 	bne.w	800a63a <_strtod_l+0xb92>
 8009b5a:	4652      	mov	r2, sl
 8009b5c:	465b      	mov	r3, fp
 8009b5e:	e7e5      	b.n	8009b2c <_strtod_l+0x84>
 8009b60:	2100      	movs	r1, #0
 8009b62:	e7ef      	b.n	8009b44 <_strtod_l+0x9c>
 8009b64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b66:	b13a      	cbz	r2, 8009b78 <_strtod_l+0xd0>
 8009b68:	2135      	movs	r1, #53	@ 0x35
 8009b6a:	a81c      	add	r0, sp, #112	@ 0x70
 8009b6c:	f7ff ff3a 	bl	80099e4 <__copybits>
 8009b70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b72:	9805      	ldr	r0, [sp, #20]
 8009b74:	f7ff fb10 	bl	8009198 <_Bfree>
 8009b78:	3e01      	subs	r6, #1
 8009b7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009b7c:	2e04      	cmp	r6, #4
 8009b7e:	d806      	bhi.n	8009b8e <_strtod_l+0xe6>
 8009b80:	e8df f006 	tbb	[pc, r6]
 8009b84:	201d0314 	.word	0x201d0314
 8009b88:	14          	.byte	0x14
 8009b89:	00          	.byte	0x00
 8009b8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009b8e:	05e1      	lsls	r1, r4, #23
 8009b90:	bf48      	it	mi
 8009b92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009b96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b9a:	0d1b      	lsrs	r3, r3, #20
 8009b9c:	051b      	lsls	r3, r3, #20
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1bb      	bne.n	8009b1a <_strtod_l+0x72>
 8009ba2:	f7fe fb2d 	bl	8008200 <__errno>
 8009ba6:	2322      	movs	r3, #34	@ 0x22
 8009ba8:	6003      	str	r3, [r0, #0]
 8009baa:	e7b6      	b.n	8009b1a <_strtod_l+0x72>
 8009bac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009bb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009bb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009bb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009bbc:	e7e7      	b.n	8009b8e <_strtod_l+0xe6>
 8009bbe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009d40 <_strtod_l+0x298>
 8009bc2:	e7e4      	b.n	8009b8e <_strtod_l+0xe6>
 8009bc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009bc8:	f04f 3aff 	mov.w	sl, #4294967295
 8009bcc:	e7df      	b.n	8009b8e <_strtod_l+0xe6>
 8009bce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bd0:	1c5a      	adds	r2, r3, #1
 8009bd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bd4:	785b      	ldrb	r3, [r3, #1]
 8009bd6:	2b30      	cmp	r3, #48	@ 0x30
 8009bd8:	d0f9      	beq.n	8009bce <_strtod_l+0x126>
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d09d      	beq.n	8009b1a <_strtod_l+0x72>
 8009bde:	2301      	movs	r3, #1
 8009be0:	2700      	movs	r7, #0
 8009be2:	9308      	str	r3, [sp, #32]
 8009be4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009be6:	930c      	str	r3, [sp, #48]	@ 0x30
 8009be8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009bea:	46b9      	mov	r9, r7
 8009bec:	220a      	movs	r2, #10
 8009bee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009bf0:	7805      	ldrb	r5, [r0, #0]
 8009bf2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009bf6:	b2d9      	uxtb	r1, r3
 8009bf8:	2909      	cmp	r1, #9
 8009bfa:	d928      	bls.n	8009c4e <_strtod_l+0x1a6>
 8009bfc:	494f      	ldr	r1, [pc, #316]	@ (8009d3c <_strtod_l+0x294>)
 8009bfe:	2201      	movs	r2, #1
 8009c00:	f001 f97a 	bl	800aef8 <strncmp>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d032      	beq.n	8009c6e <_strtod_l+0x1c6>
 8009c08:	2000      	movs	r0, #0
 8009c0a:	462a      	mov	r2, r5
 8009c0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c0e:	464d      	mov	r5, r9
 8009c10:	4603      	mov	r3, r0
 8009c12:	2a65      	cmp	r2, #101	@ 0x65
 8009c14:	d001      	beq.n	8009c1a <_strtod_l+0x172>
 8009c16:	2a45      	cmp	r2, #69	@ 0x45
 8009c18:	d114      	bne.n	8009c44 <_strtod_l+0x19c>
 8009c1a:	b91d      	cbnz	r5, 8009c24 <_strtod_l+0x17c>
 8009c1c:	9a08      	ldr	r2, [sp, #32]
 8009c1e:	4302      	orrs	r2, r0
 8009c20:	d096      	beq.n	8009b50 <_strtod_l+0xa8>
 8009c22:	2500      	movs	r5, #0
 8009c24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009c26:	1c62      	adds	r2, r4, #1
 8009c28:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c2a:	7862      	ldrb	r2, [r4, #1]
 8009c2c:	2a2b      	cmp	r2, #43	@ 0x2b
 8009c2e:	d07a      	beq.n	8009d26 <_strtod_l+0x27e>
 8009c30:	2a2d      	cmp	r2, #45	@ 0x2d
 8009c32:	d07e      	beq.n	8009d32 <_strtod_l+0x28a>
 8009c34:	f04f 0c00 	mov.w	ip, #0
 8009c38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009c3c:	2909      	cmp	r1, #9
 8009c3e:	f240 8085 	bls.w	8009d4c <_strtod_l+0x2a4>
 8009c42:	9419      	str	r4, [sp, #100]	@ 0x64
 8009c44:	f04f 0800 	mov.w	r8, #0
 8009c48:	e0a5      	b.n	8009d96 <_strtod_l+0x2ee>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	e7c8      	b.n	8009be0 <_strtod_l+0x138>
 8009c4e:	f1b9 0f08 	cmp.w	r9, #8
 8009c52:	bfd8      	it	le
 8009c54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009c56:	f100 0001 	add.w	r0, r0, #1
 8009c5a:	bfda      	itte	le
 8009c5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009c60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009c62:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009c66:	f109 0901 	add.w	r9, r9, #1
 8009c6a:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c6c:	e7bf      	b.n	8009bee <_strtod_l+0x146>
 8009c6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c74:	785a      	ldrb	r2, [r3, #1]
 8009c76:	f1b9 0f00 	cmp.w	r9, #0
 8009c7a:	d03b      	beq.n	8009cf4 <_strtod_l+0x24c>
 8009c7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c7e:	464d      	mov	r5, r9
 8009c80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009c84:	2b09      	cmp	r3, #9
 8009c86:	d912      	bls.n	8009cae <_strtod_l+0x206>
 8009c88:	2301      	movs	r3, #1
 8009c8a:	e7c2      	b.n	8009c12 <_strtod_l+0x16a>
 8009c8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c8e:	1c5a      	adds	r2, r3, #1
 8009c90:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c92:	785a      	ldrb	r2, [r3, #1]
 8009c94:	3001      	adds	r0, #1
 8009c96:	2a30      	cmp	r2, #48	@ 0x30
 8009c98:	d0f8      	beq.n	8009c8c <_strtod_l+0x1e4>
 8009c9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009c9e:	2b08      	cmp	r3, #8
 8009ca0:	f200 84d2 	bhi.w	800a648 <_strtod_l+0xba0>
 8009ca4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ca6:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ca8:	2000      	movs	r0, #0
 8009caa:	930c      	str	r3, [sp, #48]	@ 0x30
 8009cac:	4605      	mov	r5, r0
 8009cae:	3a30      	subs	r2, #48	@ 0x30
 8009cb0:	f100 0301 	add.w	r3, r0, #1
 8009cb4:	d018      	beq.n	8009ce8 <_strtod_l+0x240>
 8009cb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cb8:	4419      	add	r1, r3
 8009cba:	910a      	str	r1, [sp, #40]	@ 0x28
 8009cbc:	462e      	mov	r6, r5
 8009cbe:	f04f 0e0a 	mov.w	lr, #10
 8009cc2:	1c71      	adds	r1, r6, #1
 8009cc4:	eba1 0c05 	sub.w	ip, r1, r5
 8009cc8:	4563      	cmp	r3, ip
 8009cca:	dc15      	bgt.n	8009cf8 <_strtod_l+0x250>
 8009ccc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009cd0:	182b      	adds	r3, r5, r0
 8009cd2:	2b08      	cmp	r3, #8
 8009cd4:	f105 0501 	add.w	r5, r5, #1
 8009cd8:	4405      	add	r5, r0
 8009cda:	dc1a      	bgt.n	8009d12 <_strtod_l+0x26a>
 8009cdc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009cde:	230a      	movs	r3, #10
 8009ce0:	fb03 2301 	mla	r3, r3, r1, r2
 8009ce4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009cea:	1c51      	adds	r1, r2, #1
 8009cec:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cee:	7852      	ldrb	r2, [r2, #1]
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	e7c5      	b.n	8009c80 <_strtod_l+0x1d8>
 8009cf4:	4648      	mov	r0, r9
 8009cf6:	e7ce      	b.n	8009c96 <_strtod_l+0x1ee>
 8009cf8:	2e08      	cmp	r6, #8
 8009cfa:	dc05      	bgt.n	8009d08 <_strtod_l+0x260>
 8009cfc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009cfe:	fb0e f606 	mul.w	r6, lr, r6
 8009d02:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009d04:	460e      	mov	r6, r1
 8009d06:	e7dc      	b.n	8009cc2 <_strtod_l+0x21a>
 8009d08:	2910      	cmp	r1, #16
 8009d0a:	bfd8      	it	le
 8009d0c:	fb0e f707 	mulle.w	r7, lr, r7
 8009d10:	e7f8      	b.n	8009d04 <_strtod_l+0x25c>
 8009d12:	2b0f      	cmp	r3, #15
 8009d14:	bfdc      	itt	le
 8009d16:	230a      	movle	r3, #10
 8009d18:	fb03 2707 	mlale	r7, r3, r7, r2
 8009d1c:	e7e3      	b.n	8009ce6 <_strtod_l+0x23e>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d22:	2301      	movs	r3, #1
 8009d24:	e77a      	b.n	8009c1c <_strtod_l+0x174>
 8009d26:	f04f 0c00 	mov.w	ip, #0
 8009d2a:	1ca2      	adds	r2, r4, #2
 8009d2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d2e:	78a2      	ldrb	r2, [r4, #2]
 8009d30:	e782      	b.n	8009c38 <_strtod_l+0x190>
 8009d32:	f04f 0c01 	mov.w	ip, #1
 8009d36:	e7f8      	b.n	8009d2a <_strtod_l+0x282>
 8009d38:	0800bd7c 	.word	0x0800bd7c
 8009d3c:	0800bbaf 	.word	0x0800bbaf
 8009d40:	7ff00000 	.word	0x7ff00000
 8009d44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d46:	1c51      	adds	r1, r2, #1
 8009d48:	9119      	str	r1, [sp, #100]	@ 0x64
 8009d4a:	7852      	ldrb	r2, [r2, #1]
 8009d4c:	2a30      	cmp	r2, #48	@ 0x30
 8009d4e:	d0f9      	beq.n	8009d44 <_strtod_l+0x29c>
 8009d50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009d54:	2908      	cmp	r1, #8
 8009d56:	f63f af75 	bhi.w	8009c44 <_strtod_l+0x19c>
 8009d5a:	3a30      	subs	r2, #48	@ 0x30
 8009d5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009d62:	f04f 080a 	mov.w	r8, #10
 8009d66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d68:	1c56      	adds	r6, r2, #1
 8009d6a:	9619      	str	r6, [sp, #100]	@ 0x64
 8009d6c:	7852      	ldrb	r2, [r2, #1]
 8009d6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009d72:	f1be 0f09 	cmp.w	lr, #9
 8009d76:	d939      	bls.n	8009dec <_strtod_l+0x344>
 8009d78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009d7a:	1a76      	subs	r6, r6, r1
 8009d7c:	2e08      	cmp	r6, #8
 8009d7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009d82:	dc03      	bgt.n	8009d8c <_strtod_l+0x2e4>
 8009d84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d86:	4588      	cmp	r8, r1
 8009d88:	bfa8      	it	ge
 8009d8a:	4688      	movge	r8, r1
 8009d8c:	f1bc 0f00 	cmp.w	ip, #0
 8009d90:	d001      	beq.n	8009d96 <_strtod_l+0x2ee>
 8009d92:	f1c8 0800 	rsb	r8, r8, #0
 8009d96:	2d00      	cmp	r5, #0
 8009d98:	d14e      	bne.n	8009e38 <_strtod_l+0x390>
 8009d9a:	9908      	ldr	r1, [sp, #32]
 8009d9c:	4308      	orrs	r0, r1
 8009d9e:	f47f aebc 	bne.w	8009b1a <_strtod_l+0x72>
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f47f aed4 	bne.w	8009b50 <_strtod_l+0xa8>
 8009da8:	2a69      	cmp	r2, #105	@ 0x69
 8009daa:	d028      	beq.n	8009dfe <_strtod_l+0x356>
 8009dac:	dc25      	bgt.n	8009dfa <_strtod_l+0x352>
 8009dae:	2a49      	cmp	r2, #73	@ 0x49
 8009db0:	d025      	beq.n	8009dfe <_strtod_l+0x356>
 8009db2:	2a4e      	cmp	r2, #78	@ 0x4e
 8009db4:	f47f aecc 	bne.w	8009b50 <_strtod_l+0xa8>
 8009db8:	499a      	ldr	r1, [pc, #616]	@ (800a024 <_strtod_l+0x57c>)
 8009dba:	a819      	add	r0, sp, #100	@ 0x64
 8009dbc:	f001 fbb4 	bl	800b528 <__match>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	f43f aec5 	beq.w	8009b50 <_strtod_l+0xa8>
 8009dc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	2b28      	cmp	r3, #40	@ 0x28
 8009dcc:	d12e      	bne.n	8009e2c <_strtod_l+0x384>
 8009dce:	4996      	ldr	r1, [pc, #600]	@ (800a028 <_strtod_l+0x580>)
 8009dd0:	aa1c      	add	r2, sp, #112	@ 0x70
 8009dd2:	a819      	add	r0, sp, #100	@ 0x64
 8009dd4:	f001 fbbc 	bl	800b550 <__hexnan>
 8009dd8:	2805      	cmp	r0, #5
 8009dda:	d127      	bne.n	8009e2c <_strtod_l+0x384>
 8009ddc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009dde:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009de2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009de6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009dea:	e696      	b.n	8009b1a <_strtod_l+0x72>
 8009dec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dee:	fb08 2101 	mla	r1, r8, r1, r2
 8009df2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009df6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009df8:	e7b5      	b.n	8009d66 <_strtod_l+0x2be>
 8009dfa:	2a6e      	cmp	r2, #110	@ 0x6e
 8009dfc:	e7da      	b.n	8009db4 <_strtod_l+0x30c>
 8009dfe:	498b      	ldr	r1, [pc, #556]	@ (800a02c <_strtod_l+0x584>)
 8009e00:	a819      	add	r0, sp, #100	@ 0x64
 8009e02:	f001 fb91 	bl	800b528 <__match>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	f43f aea2 	beq.w	8009b50 <_strtod_l+0xa8>
 8009e0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e0e:	4988      	ldr	r1, [pc, #544]	@ (800a030 <_strtod_l+0x588>)
 8009e10:	3b01      	subs	r3, #1
 8009e12:	a819      	add	r0, sp, #100	@ 0x64
 8009e14:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e16:	f001 fb87 	bl	800b528 <__match>
 8009e1a:	b910      	cbnz	r0, 8009e22 <_strtod_l+0x37a>
 8009e1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e1e:	3301      	adds	r3, #1
 8009e20:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e22:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a040 <_strtod_l+0x598>
 8009e26:	f04f 0a00 	mov.w	sl, #0
 8009e2a:	e676      	b.n	8009b1a <_strtod_l+0x72>
 8009e2c:	4881      	ldr	r0, [pc, #516]	@ (800a034 <_strtod_l+0x58c>)
 8009e2e:	f001 f8b7 	bl	800afa0 <nan>
 8009e32:	ec5b ab10 	vmov	sl, fp, d0
 8009e36:	e670      	b.n	8009b1a <_strtod_l+0x72>
 8009e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e3a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009e3c:	eba8 0303 	sub.w	r3, r8, r3
 8009e40:	f1b9 0f00 	cmp.w	r9, #0
 8009e44:	bf08      	it	eq
 8009e46:	46a9      	moveq	r9, r5
 8009e48:	2d10      	cmp	r5, #16
 8009e4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e4c:	462c      	mov	r4, r5
 8009e4e:	bfa8      	it	ge
 8009e50:	2410      	movge	r4, #16
 8009e52:	f7f6 fb87 	bl	8000564 <__aeabi_ui2d>
 8009e56:	2d09      	cmp	r5, #9
 8009e58:	4682      	mov	sl, r0
 8009e5a:	468b      	mov	fp, r1
 8009e5c:	dc13      	bgt.n	8009e86 <_strtod_l+0x3de>
 8009e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	f43f ae5a 	beq.w	8009b1a <_strtod_l+0x72>
 8009e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e68:	dd78      	ble.n	8009f5c <_strtod_l+0x4b4>
 8009e6a:	2b16      	cmp	r3, #22
 8009e6c:	dc5f      	bgt.n	8009f2e <_strtod_l+0x486>
 8009e6e:	4972      	ldr	r1, [pc, #456]	@ (800a038 <_strtod_l+0x590>)
 8009e70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009e74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e78:	4652      	mov	r2, sl
 8009e7a:	465b      	mov	r3, fp
 8009e7c:	f7f6 fbec 	bl	8000658 <__aeabi_dmul>
 8009e80:	4682      	mov	sl, r0
 8009e82:	468b      	mov	fp, r1
 8009e84:	e649      	b.n	8009b1a <_strtod_l+0x72>
 8009e86:	4b6c      	ldr	r3, [pc, #432]	@ (800a038 <_strtod_l+0x590>)
 8009e88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009e90:	f7f6 fbe2 	bl	8000658 <__aeabi_dmul>
 8009e94:	4682      	mov	sl, r0
 8009e96:	4638      	mov	r0, r7
 8009e98:	468b      	mov	fp, r1
 8009e9a:	f7f6 fb63 	bl	8000564 <__aeabi_ui2d>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	4650      	mov	r0, sl
 8009ea4:	4659      	mov	r1, fp
 8009ea6:	f7f6 fa21 	bl	80002ec <__adddf3>
 8009eaa:	2d0f      	cmp	r5, #15
 8009eac:	4682      	mov	sl, r0
 8009eae:	468b      	mov	fp, r1
 8009eb0:	ddd5      	ble.n	8009e5e <_strtod_l+0x3b6>
 8009eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb4:	1b2c      	subs	r4, r5, r4
 8009eb6:	441c      	add	r4, r3
 8009eb8:	2c00      	cmp	r4, #0
 8009eba:	f340 8093 	ble.w	8009fe4 <_strtod_l+0x53c>
 8009ebe:	f014 030f 	ands.w	r3, r4, #15
 8009ec2:	d00a      	beq.n	8009eda <_strtod_l+0x432>
 8009ec4:	495c      	ldr	r1, [pc, #368]	@ (800a038 <_strtod_l+0x590>)
 8009ec6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009eca:	4652      	mov	r2, sl
 8009ecc:	465b      	mov	r3, fp
 8009ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ed2:	f7f6 fbc1 	bl	8000658 <__aeabi_dmul>
 8009ed6:	4682      	mov	sl, r0
 8009ed8:	468b      	mov	fp, r1
 8009eda:	f034 040f 	bics.w	r4, r4, #15
 8009ede:	d073      	beq.n	8009fc8 <_strtod_l+0x520>
 8009ee0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009ee4:	dd49      	ble.n	8009f7a <_strtod_l+0x4d2>
 8009ee6:	2400      	movs	r4, #0
 8009ee8:	46a0      	mov	r8, r4
 8009eea:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009eec:	46a1      	mov	r9, r4
 8009eee:	9a05      	ldr	r2, [sp, #20]
 8009ef0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a040 <_strtod_l+0x598>
 8009ef4:	2322      	movs	r3, #34	@ 0x22
 8009ef6:	6013      	str	r3, [r2, #0]
 8009ef8:	f04f 0a00 	mov.w	sl, #0
 8009efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f43f ae0b 	beq.w	8009b1a <_strtod_l+0x72>
 8009f04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f06:	9805      	ldr	r0, [sp, #20]
 8009f08:	f7ff f946 	bl	8009198 <_Bfree>
 8009f0c:	9805      	ldr	r0, [sp, #20]
 8009f0e:	4649      	mov	r1, r9
 8009f10:	f7ff f942 	bl	8009198 <_Bfree>
 8009f14:	9805      	ldr	r0, [sp, #20]
 8009f16:	4641      	mov	r1, r8
 8009f18:	f7ff f93e 	bl	8009198 <_Bfree>
 8009f1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f1e:	9805      	ldr	r0, [sp, #20]
 8009f20:	f7ff f93a 	bl	8009198 <_Bfree>
 8009f24:	9805      	ldr	r0, [sp, #20]
 8009f26:	4621      	mov	r1, r4
 8009f28:	f7ff f936 	bl	8009198 <_Bfree>
 8009f2c:	e5f5      	b.n	8009b1a <_strtod_l+0x72>
 8009f2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009f34:	4293      	cmp	r3, r2
 8009f36:	dbbc      	blt.n	8009eb2 <_strtod_l+0x40a>
 8009f38:	4c3f      	ldr	r4, [pc, #252]	@ (800a038 <_strtod_l+0x590>)
 8009f3a:	f1c5 050f 	rsb	r5, r5, #15
 8009f3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009f42:	4652      	mov	r2, sl
 8009f44:	465b      	mov	r3, fp
 8009f46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f4a:	f7f6 fb85 	bl	8000658 <__aeabi_dmul>
 8009f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f50:	1b5d      	subs	r5, r3, r5
 8009f52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009f56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009f5a:	e78f      	b.n	8009e7c <_strtod_l+0x3d4>
 8009f5c:	3316      	adds	r3, #22
 8009f5e:	dba8      	blt.n	8009eb2 <_strtod_l+0x40a>
 8009f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f62:	eba3 0808 	sub.w	r8, r3, r8
 8009f66:	4b34      	ldr	r3, [pc, #208]	@ (800a038 <_strtod_l+0x590>)
 8009f68:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009f6c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009f70:	4650      	mov	r0, sl
 8009f72:	4659      	mov	r1, fp
 8009f74:	f7f6 fc9a 	bl	80008ac <__aeabi_ddiv>
 8009f78:	e782      	b.n	8009e80 <_strtod_l+0x3d8>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	4f2f      	ldr	r7, [pc, #188]	@ (800a03c <_strtod_l+0x594>)
 8009f7e:	1124      	asrs	r4, r4, #4
 8009f80:	4650      	mov	r0, sl
 8009f82:	4659      	mov	r1, fp
 8009f84:	461e      	mov	r6, r3
 8009f86:	2c01      	cmp	r4, #1
 8009f88:	dc21      	bgt.n	8009fce <_strtod_l+0x526>
 8009f8a:	b10b      	cbz	r3, 8009f90 <_strtod_l+0x4e8>
 8009f8c:	4682      	mov	sl, r0
 8009f8e:	468b      	mov	fp, r1
 8009f90:	492a      	ldr	r1, [pc, #168]	@ (800a03c <_strtod_l+0x594>)
 8009f92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009f96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009f9a:	4652      	mov	r2, sl
 8009f9c:	465b      	mov	r3, fp
 8009f9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fa2:	f7f6 fb59 	bl	8000658 <__aeabi_dmul>
 8009fa6:	4b26      	ldr	r3, [pc, #152]	@ (800a040 <_strtod_l+0x598>)
 8009fa8:	460a      	mov	r2, r1
 8009faa:	400b      	ands	r3, r1
 8009fac:	4925      	ldr	r1, [pc, #148]	@ (800a044 <_strtod_l+0x59c>)
 8009fae:	428b      	cmp	r3, r1
 8009fb0:	4682      	mov	sl, r0
 8009fb2:	d898      	bhi.n	8009ee6 <_strtod_l+0x43e>
 8009fb4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009fb8:	428b      	cmp	r3, r1
 8009fba:	bf86      	itte	hi
 8009fbc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a048 <_strtod_l+0x5a0>
 8009fc0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009fc4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009fc8:	2300      	movs	r3, #0
 8009fca:	9308      	str	r3, [sp, #32]
 8009fcc:	e076      	b.n	800a0bc <_strtod_l+0x614>
 8009fce:	07e2      	lsls	r2, r4, #31
 8009fd0:	d504      	bpl.n	8009fdc <_strtod_l+0x534>
 8009fd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fd6:	f7f6 fb3f 	bl	8000658 <__aeabi_dmul>
 8009fda:	2301      	movs	r3, #1
 8009fdc:	3601      	adds	r6, #1
 8009fde:	1064      	asrs	r4, r4, #1
 8009fe0:	3708      	adds	r7, #8
 8009fe2:	e7d0      	b.n	8009f86 <_strtod_l+0x4de>
 8009fe4:	d0f0      	beq.n	8009fc8 <_strtod_l+0x520>
 8009fe6:	4264      	negs	r4, r4
 8009fe8:	f014 020f 	ands.w	r2, r4, #15
 8009fec:	d00a      	beq.n	800a004 <_strtod_l+0x55c>
 8009fee:	4b12      	ldr	r3, [pc, #72]	@ (800a038 <_strtod_l+0x590>)
 8009ff0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ff4:	4650      	mov	r0, sl
 8009ff6:	4659      	mov	r1, fp
 8009ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffc:	f7f6 fc56 	bl	80008ac <__aeabi_ddiv>
 800a000:	4682      	mov	sl, r0
 800a002:	468b      	mov	fp, r1
 800a004:	1124      	asrs	r4, r4, #4
 800a006:	d0df      	beq.n	8009fc8 <_strtod_l+0x520>
 800a008:	2c1f      	cmp	r4, #31
 800a00a:	dd1f      	ble.n	800a04c <_strtod_l+0x5a4>
 800a00c:	2400      	movs	r4, #0
 800a00e:	46a0      	mov	r8, r4
 800a010:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a012:	46a1      	mov	r9, r4
 800a014:	9a05      	ldr	r2, [sp, #20]
 800a016:	2322      	movs	r3, #34	@ 0x22
 800a018:	f04f 0a00 	mov.w	sl, #0
 800a01c:	f04f 0b00 	mov.w	fp, #0
 800a020:	6013      	str	r3, [r2, #0]
 800a022:	e76b      	b.n	8009efc <_strtod_l+0x454>
 800a024:	0800ba9d 	.word	0x0800ba9d
 800a028:	0800bd68 	.word	0x0800bd68
 800a02c:	0800ba95 	.word	0x0800ba95
 800a030:	0800bacc 	.word	0x0800bacc
 800a034:	0800bc05 	.word	0x0800bc05
 800a038:	0800bca0 	.word	0x0800bca0
 800a03c:	0800bc78 	.word	0x0800bc78
 800a040:	7ff00000 	.word	0x7ff00000
 800a044:	7ca00000 	.word	0x7ca00000
 800a048:	7fefffff 	.word	0x7fefffff
 800a04c:	f014 0310 	ands.w	r3, r4, #16
 800a050:	bf18      	it	ne
 800a052:	236a      	movne	r3, #106	@ 0x6a
 800a054:	4ea9      	ldr	r6, [pc, #676]	@ (800a2fc <_strtod_l+0x854>)
 800a056:	9308      	str	r3, [sp, #32]
 800a058:	4650      	mov	r0, sl
 800a05a:	4659      	mov	r1, fp
 800a05c:	2300      	movs	r3, #0
 800a05e:	07e7      	lsls	r7, r4, #31
 800a060:	d504      	bpl.n	800a06c <_strtod_l+0x5c4>
 800a062:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a066:	f7f6 faf7 	bl	8000658 <__aeabi_dmul>
 800a06a:	2301      	movs	r3, #1
 800a06c:	1064      	asrs	r4, r4, #1
 800a06e:	f106 0608 	add.w	r6, r6, #8
 800a072:	d1f4      	bne.n	800a05e <_strtod_l+0x5b6>
 800a074:	b10b      	cbz	r3, 800a07a <_strtod_l+0x5d2>
 800a076:	4682      	mov	sl, r0
 800a078:	468b      	mov	fp, r1
 800a07a:	9b08      	ldr	r3, [sp, #32]
 800a07c:	b1b3      	cbz	r3, 800a0ac <_strtod_l+0x604>
 800a07e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a082:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a086:	2b00      	cmp	r3, #0
 800a088:	4659      	mov	r1, fp
 800a08a:	dd0f      	ble.n	800a0ac <_strtod_l+0x604>
 800a08c:	2b1f      	cmp	r3, #31
 800a08e:	dd56      	ble.n	800a13e <_strtod_l+0x696>
 800a090:	2b34      	cmp	r3, #52	@ 0x34
 800a092:	bfde      	ittt	le
 800a094:	f04f 33ff 	movle.w	r3, #4294967295
 800a098:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a09c:	4093      	lslle	r3, r2
 800a09e:	f04f 0a00 	mov.w	sl, #0
 800a0a2:	bfcc      	ite	gt
 800a0a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a0a8:	ea03 0b01 	andle.w	fp, r3, r1
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	4650      	mov	r0, sl
 800a0b2:	4659      	mov	r1, fp
 800a0b4:	f7f6 fd38 	bl	8000b28 <__aeabi_dcmpeq>
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d1a7      	bne.n	800a00c <_strtod_l+0x564>
 800a0bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a0c2:	9805      	ldr	r0, [sp, #20]
 800a0c4:	462b      	mov	r3, r5
 800a0c6:	464a      	mov	r2, r9
 800a0c8:	f7ff f8ce 	bl	8009268 <__s2b>
 800a0cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	f43f af09 	beq.w	8009ee6 <_strtod_l+0x43e>
 800a0d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0d8:	2a00      	cmp	r2, #0
 800a0da:	eba3 0308 	sub.w	r3, r3, r8
 800a0de:	bfa8      	it	ge
 800a0e0:	2300      	movge	r3, #0
 800a0e2:	9312      	str	r3, [sp, #72]	@ 0x48
 800a0e4:	2400      	movs	r4, #0
 800a0e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a0ea:	9316      	str	r3, [sp, #88]	@ 0x58
 800a0ec:	46a0      	mov	r8, r4
 800a0ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0f0:	9805      	ldr	r0, [sp, #20]
 800a0f2:	6859      	ldr	r1, [r3, #4]
 800a0f4:	f7ff f810 	bl	8009118 <_Balloc>
 800a0f8:	4681      	mov	r9, r0
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	f43f aef7 	beq.w	8009eee <_strtod_l+0x446>
 800a100:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a102:	691a      	ldr	r2, [r3, #16]
 800a104:	3202      	adds	r2, #2
 800a106:	f103 010c 	add.w	r1, r3, #12
 800a10a:	0092      	lsls	r2, r2, #2
 800a10c:	300c      	adds	r0, #12
 800a10e:	f000 ff37 	bl	800af80 <memcpy>
 800a112:	ec4b ab10 	vmov	d0, sl, fp
 800a116:	9805      	ldr	r0, [sp, #20]
 800a118:	aa1c      	add	r2, sp, #112	@ 0x70
 800a11a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a11c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a120:	f7ff fbd6 	bl	80098d0 <__d2b>
 800a124:	901a      	str	r0, [sp, #104]	@ 0x68
 800a126:	2800      	cmp	r0, #0
 800a128:	f43f aee1 	beq.w	8009eee <_strtod_l+0x446>
 800a12c:	9805      	ldr	r0, [sp, #20]
 800a12e:	2101      	movs	r1, #1
 800a130:	f7ff f930 	bl	8009394 <__i2b>
 800a134:	4680      	mov	r8, r0
 800a136:	b948      	cbnz	r0, 800a14c <_strtod_l+0x6a4>
 800a138:	f04f 0800 	mov.w	r8, #0
 800a13c:	e6d7      	b.n	8009eee <_strtod_l+0x446>
 800a13e:	f04f 32ff 	mov.w	r2, #4294967295
 800a142:	fa02 f303 	lsl.w	r3, r2, r3
 800a146:	ea03 0a0a 	and.w	sl, r3, sl
 800a14a:	e7af      	b.n	800a0ac <_strtod_l+0x604>
 800a14c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a14e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a150:	2d00      	cmp	r5, #0
 800a152:	bfab      	itete	ge
 800a154:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a156:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a158:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a15a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a15c:	bfac      	ite	ge
 800a15e:	18ef      	addge	r7, r5, r3
 800a160:	1b5e      	sublt	r6, r3, r5
 800a162:	9b08      	ldr	r3, [sp, #32]
 800a164:	1aed      	subs	r5, r5, r3
 800a166:	4415      	add	r5, r2
 800a168:	4b65      	ldr	r3, [pc, #404]	@ (800a300 <_strtod_l+0x858>)
 800a16a:	3d01      	subs	r5, #1
 800a16c:	429d      	cmp	r5, r3
 800a16e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a172:	da50      	bge.n	800a216 <_strtod_l+0x76e>
 800a174:	1b5b      	subs	r3, r3, r5
 800a176:	2b1f      	cmp	r3, #31
 800a178:	eba2 0203 	sub.w	r2, r2, r3
 800a17c:	f04f 0101 	mov.w	r1, #1
 800a180:	dc3d      	bgt.n	800a1fe <_strtod_l+0x756>
 800a182:	fa01 f303 	lsl.w	r3, r1, r3
 800a186:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a188:	2300      	movs	r3, #0
 800a18a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a18c:	18bd      	adds	r5, r7, r2
 800a18e:	9b08      	ldr	r3, [sp, #32]
 800a190:	42af      	cmp	r7, r5
 800a192:	4416      	add	r6, r2
 800a194:	441e      	add	r6, r3
 800a196:	463b      	mov	r3, r7
 800a198:	bfa8      	it	ge
 800a19a:	462b      	movge	r3, r5
 800a19c:	42b3      	cmp	r3, r6
 800a19e:	bfa8      	it	ge
 800a1a0:	4633      	movge	r3, r6
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	bfc2      	ittt	gt
 800a1a6:	1aed      	subgt	r5, r5, r3
 800a1a8:	1af6      	subgt	r6, r6, r3
 800a1aa:	1aff      	subgt	r7, r7, r3
 800a1ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	dd16      	ble.n	800a1e0 <_strtod_l+0x738>
 800a1b2:	4641      	mov	r1, r8
 800a1b4:	9805      	ldr	r0, [sp, #20]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	f7ff f9a4 	bl	8009504 <__pow5mult>
 800a1bc:	4680      	mov	r8, r0
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d0ba      	beq.n	800a138 <_strtod_l+0x690>
 800a1c2:	4601      	mov	r1, r0
 800a1c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a1c6:	9805      	ldr	r0, [sp, #20]
 800a1c8:	f7ff f8fa 	bl	80093c0 <__multiply>
 800a1cc:	900a      	str	r0, [sp, #40]	@ 0x28
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	f43f ae8d 	beq.w	8009eee <_strtod_l+0x446>
 800a1d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1d6:	9805      	ldr	r0, [sp, #20]
 800a1d8:	f7fe ffde 	bl	8009198 <_Bfree>
 800a1dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1de:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e0:	2d00      	cmp	r5, #0
 800a1e2:	dc1d      	bgt.n	800a220 <_strtod_l+0x778>
 800a1e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	dd23      	ble.n	800a232 <_strtod_l+0x78a>
 800a1ea:	4649      	mov	r1, r9
 800a1ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a1ee:	9805      	ldr	r0, [sp, #20]
 800a1f0:	f7ff f988 	bl	8009504 <__pow5mult>
 800a1f4:	4681      	mov	r9, r0
 800a1f6:	b9e0      	cbnz	r0, 800a232 <_strtod_l+0x78a>
 800a1f8:	f04f 0900 	mov.w	r9, #0
 800a1fc:	e677      	b.n	8009eee <_strtod_l+0x446>
 800a1fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a202:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a206:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a20a:	35e2      	adds	r5, #226	@ 0xe2
 800a20c:	fa01 f305 	lsl.w	r3, r1, r5
 800a210:	9310      	str	r3, [sp, #64]	@ 0x40
 800a212:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a214:	e7ba      	b.n	800a18c <_strtod_l+0x6e4>
 800a216:	2300      	movs	r3, #0
 800a218:	9310      	str	r3, [sp, #64]	@ 0x40
 800a21a:	2301      	movs	r3, #1
 800a21c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a21e:	e7b5      	b.n	800a18c <_strtod_l+0x6e4>
 800a220:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a222:	9805      	ldr	r0, [sp, #20]
 800a224:	462a      	mov	r2, r5
 800a226:	f7ff f9c7 	bl	80095b8 <__lshift>
 800a22a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a22c:	2800      	cmp	r0, #0
 800a22e:	d1d9      	bne.n	800a1e4 <_strtod_l+0x73c>
 800a230:	e65d      	b.n	8009eee <_strtod_l+0x446>
 800a232:	2e00      	cmp	r6, #0
 800a234:	dd07      	ble.n	800a246 <_strtod_l+0x79e>
 800a236:	4649      	mov	r1, r9
 800a238:	9805      	ldr	r0, [sp, #20]
 800a23a:	4632      	mov	r2, r6
 800a23c:	f7ff f9bc 	bl	80095b8 <__lshift>
 800a240:	4681      	mov	r9, r0
 800a242:	2800      	cmp	r0, #0
 800a244:	d0d8      	beq.n	800a1f8 <_strtod_l+0x750>
 800a246:	2f00      	cmp	r7, #0
 800a248:	dd08      	ble.n	800a25c <_strtod_l+0x7b4>
 800a24a:	4641      	mov	r1, r8
 800a24c:	9805      	ldr	r0, [sp, #20]
 800a24e:	463a      	mov	r2, r7
 800a250:	f7ff f9b2 	bl	80095b8 <__lshift>
 800a254:	4680      	mov	r8, r0
 800a256:	2800      	cmp	r0, #0
 800a258:	f43f ae49 	beq.w	8009eee <_strtod_l+0x446>
 800a25c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a25e:	9805      	ldr	r0, [sp, #20]
 800a260:	464a      	mov	r2, r9
 800a262:	f7ff fa31 	bl	80096c8 <__mdiff>
 800a266:	4604      	mov	r4, r0
 800a268:	2800      	cmp	r0, #0
 800a26a:	f43f ae40 	beq.w	8009eee <_strtod_l+0x446>
 800a26e:	68c3      	ldr	r3, [r0, #12]
 800a270:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a272:	2300      	movs	r3, #0
 800a274:	60c3      	str	r3, [r0, #12]
 800a276:	4641      	mov	r1, r8
 800a278:	f7ff fa0a 	bl	8009690 <__mcmp>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	da45      	bge.n	800a30c <_strtod_l+0x864>
 800a280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a282:	ea53 030a 	orrs.w	r3, r3, sl
 800a286:	d16b      	bne.n	800a360 <_strtod_l+0x8b8>
 800a288:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d167      	bne.n	800a360 <_strtod_l+0x8b8>
 800a290:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a294:	0d1b      	lsrs	r3, r3, #20
 800a296:	051b      	lsls	r3, r3, #20
 800a298:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a29c:	d960      	bls.n	800a360 <_strtod_l+0x8b8>
 800a29e:	6963      	ldr	r3, [r4, #20]
 800a2a0:	b913      	cbnz	r3, 800a2a8 <_strtod_l+0x800>
 800a2a2:	6923      	ldr	r3, [r4, #16]
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	dd5b      	ble.n	800a360 <_strtod_l+0x8b8>
 800a2a8:	4621      	mov	r1, r4
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	9805      	ldr	r0, [sp, #20]
 800a2ae:	f7ff f983 	bl	80095b8 <__lshift>
 800a2b2:	4641      	mov	r1, r8
 800a2b4:	4604      	mov	r4, r0
 800a2b6:	f7ff f9eb 	bl	8009690 <__mcmp>
 800a2ba:	2800      	cmp	r0, #0
 800a2bc:	dd50      	ble.n	800a360 <_strtod_l+0x8b8>
 800a2be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2c2:	9a08      	ldr	r2, [sp, #32]
 800a2c4:	0d1b      	lsrs	r3, r3, #20
 800a2c6:	051b      	lsls	r3, r3, #20
 800a2c8:	2a00      	cmp	r2, #0
 800a2ca:	d06a      	beq.n	800a3a2 <_strtod_l+0x8fa>
 800a2cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a2d0:	d867      	bhi.n	800a3a2 <_strtod_l+0x8fa>
 800a2d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a2d6:	f67f ae9d 	bls.w	800a014 <_strtod_l+0x56c>
 800a2da:	4b0a      	ldr	r3, [pc, #40]	@ (800a304 <_strtod_l+0x85c>)
 800a2dc:	4650      	mov	r0, sl
 800a2de:	4659      	mov	r1, fp
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f7f6 f9b9 	bl	8000658 <__aeabi_dmul>
 800a2e6:	4b08      	ldr	r3, [pc, #32]	@ (800a308 <_strtod_l+0x860>)
 800a2e8:	400b      	ands	r3, r1
 800a2ea:	4682      	mov	sl, r0
 800a2ec:	468b      	mov	fp, r1
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f47f ae08 	bne.w	8009f04 <_strtod_l+0x45c>
 800a2f4:	9a05      	ldr	r2, [sp, #20]
 800a2f6:	2322      	movs	r3, #34	@ 0x22
 800a2f8:	6013      	str	r3, [r2, #0]
 800a2fa:	e603      	b.n	8009f04 <_strtod_l+0x45c>
 800a2fc:	0800bd90 	.word	0x0800bd90
 800a300:	fffffc02 	.word	0xfffffc02
 800a304:	39500000 	.word	0x39500000
 800a308:	7ff00000 	.word	0x7ff00000
 800a30c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a310:	d165      	bne.n	800a3de <_strtod_l+0x936>
 800a312:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a314:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a318:	b35a      	cbz	r2, 800a372 <_strtod_l+0x8ca>
 800a31a:	4a9f      	ldr	r2, [pc, #636]	@ (800a598 <_strtod_l+0xaf0>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d12b      	bne.n	800a378 <_strtod_l+0x8d0>
 800a320:	9b08      	ldr	r3, [sp, #32]
 800a322:	4651      	mov	r1, sl
 800a324:	b303      	cbz	r3, 800a368 <_strtod_l+0x8c0>
 800a326:	4b9d      	ldr	r3, [pc, #628]	@ (800a59c <_strtod_l+0xaf4>)
 800a328:	465a      	mov	r2, fp
 800a32a:	4013      	ands	r3, r2
 800a32c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a330:	f04f 32ff 	mov.w	r2, #4294967295
 800a334:	d81b      	bhi.n	800a36e <_strtod_l+0x8c6>
 800a336:	0d1b      	lsrs	r3, r3, #20
 800a338:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a33c:	fa02 f303 	lsl.w	r3, r2, r3
 800a340:	4299      	cmp	r1, r3
 800a342:	d119      	bne.n	800a378 <_strtod_l+0x8d0>
 800a344:	4b96      	ldr	r3, [pc, #600]	@ (800a5a0 <_strtod_l+0xaf8>)
 800a346:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a348:	429a      	cmp	r2, r3
 800a34a:	d102      	bne.n	800a352 <_strtod_l+0x8aa>
 800a34c:	3101      	adds	r1, #1
 800a34e:	f43f adce 	beq.w	8009eee <_strtod_l+0x446>
 800a352:	4b92      	ldr	r3, [pc, #584]	@ (800a59c <_strtod_l+0xaf4>)
 800a354:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a356:	401a      	ands	r2, r3
 800a358:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a35c:	f04f 0a00 	mov.w	sl, #0
 800a360:	9b08      	ldr	r3, [sp, #32]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d1b9      	bne.n	800a2da <_strtod_l+0x832>
 800a366:	e5cd      	b.n	8009f04 <_strtod_l+0x45c>
 800a368:	f04f 33ff 	mov.w	r3, #4294967295
 800a36c:	e7e8      	b.n	800a340 <_strtod_l+0x898>
 800a36e:	4613      	mov	r3, r2
 800a370:	e7e6      	b.n	800a340 <_strtod_l+0x898>
 800a372:	ea53 030a 	orrs.w	r3, r3, sl
 800a376:	d0a2      	beq.n	800a2be <_strtod_l+0x816>
 800a378:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a37a:	b1db      	cbz	r3, 800a3b4 <_strtod_l+0x90c>
 800a37c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a37e:	4213      	tst	r3, r2
 800a380:	d0ee      	beq.n	800a360 <_strtod_l+0x8b8>
 800a382:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a384:	9a08      	ldr	r2, [sp, #32]
 800a386:	4650      	mov	r0, sl
 800a388:	4659      	mov	r1, fp
 800a38a:	b1bb      	cbz	r3, 800a3bc <_strtod_l+0x914>
 800a38c:	f7ff fb6e 	bl	8009a6c <sulp>
 800a390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a394:	ec53 2b10 	vmov	r2, r3, d0
 800a398:	f7f5 ffa8 	bl	80002ec <__adddf3>
 800a39c:	4682      	mov	sl, r0
 800a39e:	468b      	mov	fp, r1
 800a3a0:	e7de      	b.n	800a360 <_strtod_l+0x8b8>
 800a3a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a3a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a3aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a3ae:	f04f 3aff 	mov.w	sl, #4294967295
 800a3b2:	e7d5      	b.n	800a360 <_strtod_l+0x8b8>
 800a3b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a3b6:	ea13 0f0a 	tst.w	r3, sl
 800a3ba:	e7e1      	b.n	800a380 <_strtod_l+0x8d8>
 800a3bc:	f7ff fb56 	bl	8009a6c <sulp>
 800a3c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3c4:	ec53 2b10 	vmov	r2, r3, d0
 800a3c8:	f7f5 ff8e 	bl	80002e8 <__aeabi_dsub>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	4682      	mov	sl, r0
 800a3d2:	468b      	mov	fp, r1
 800a3d4:	f7f6 fba8 	bl	8000b28 <__aeabi_dcmpeq>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	d0c1      	beq.n	800a360 <_strtod_l+0x8b8>
 800a3dc:	e61a      	b.n	800a014 <_strtod_l+0x56c>
 800a3de:	4641      	mov	r1, r8
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f7ff facd 	bl	8009980 <__ratio>
 800a3e6:	ec57 6b10 	vmov	r6, r7, d0
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	4639      	mov	r1, r7
 800a3f4:	f7f6 fbac 	bl	8000b50 <__aeabi_dcmple>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d06f      	beq.n	800a4dc <_strtod_l+0xa34>
 800a3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d17a      	bne.n	800a4f8 <_strtod_l+0xa50>
 800a402:	f1ba 0f00 	cmp.w	sl, #0
 800a406:	d158      	bne.n	800a4ba <_strtod_l+0xa12>
 800a408:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a40a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d15a      	bne.n	800a4c8 <_strtod_l+0xa20>
 800a412:	4b64      	ldr	r3, [pc, #400]	@ (800a5a4 <_strtod_l+0xafc>)
 800a414:	2200      	movs	r2, #0
 800a416:	4630      	mov	r0, r6
 800a418:	4639      	mov	r1, r7
 800a41a:	f7f6 fb8f 	bl	8000b3c <__aeabi_dcmplt>
 800a41e:	2800      	cmp	r0, #0
 800a420:	d159      	bne.n	800a4d6 <_strtod_l+0xa2e>
 800a422:	4630      	mov	r0, r6
 800a424:	4639      	mov	r1, r7
 800a426:	4b60      	ldr	r3, [pc, #384]	@ (800a5a8 <_strtod_l+0xb00>)
 800a428:	2200      	movs	r2, #0
 800a42a:	f7f6 f915 	bl	8000658 <__aeabi_dmul>
 800a42e:	4606      	mov	r6, r0
 800a430:	460f      	mov	r7, r1
 800a432:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a436:	9606      	str	r6, [sp, #24]
 800a438:	9307      	str	r3, [sp, #28]
 800a43a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a43e:	4d57      	ldr	r5, [pc, #348]	@ (800a59c <_strtod_l+0xaf4>)
 800a440:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a444:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a446:	401d      	ands	r5, r3
 800a448:	4b58      	ldr	r3, [pc, #352]	@ (800a5ac <_strtod_l+0xb04>)
 800a44a:	429d      	cmp	r5, r3
 800a44c:	f040 80b2 	bne.w	800a5b4 <_strtod_l+0xb0c>
 800a450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a452:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a456:	ec4b ab10 	vmov	d0, sl, fp
 800a45a:	f7ff f9c9 	bl	80097f0 <__ulp>
 800a45e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a462:	ec51 0b10 	vmov	r0, r1, d0
 800a466:	f7f6 f8f7 	bl	8000658 <__aeabi_dmul>
 800a46a:	4652      	mov	r2, sl
 800a46c:	465b      	mov	r3, fp
 800a46e:	f7f5 ff3d 	bl	80002ec <__adddf3>
 800a472:	460b      	mov	r3, r1
 800a474:	4949      	ldr	r1, [pc, #292]	@ (800a59c <_strtod_l+0xaf4>)
 800a476:	4a4e      	ldr	r2, [pc, #312]	@ (800a5b0 <_strtod_l+0xb08>)
 800a478:	4019      	ands	r1, r3
 800a47a:	4291      	cmp	r1, r2
 800a47c:	4682      	mov	sl, r0
 800a47e:	d942      	bls.n	800a506 <_strtod_l+0xa5e>
 800a480:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a482:	4b47      	ldr	r3, [pc, #284]	@ (800a5a0 <_strtod_l+0xaf8>)
 800a484:	429a      	cmp	r2, r3
 800a486:	d103      	bne.n	800a490 <_strtod_l+0x9e8>
 800a488:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a48a:	3301      	adds	r3, #1
 800a48c:	f43f ad2f 	beq.w	8009eee <_strtod_l+0x446>
 800a490:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a5a0 <_strtod_l+0xaf8>
 800a494:	f04f 3aff 	mov.w	sl, #4294967295
 800a498:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a49a:	9805      	ldr	r0, [sp, #20]
 800a49c:	f7fe fe7c 	bl	8009198 <_Bfree>
 800a4a0:	9805      	ldr	r0, [sp, #20]
 800a4a2:	4649      	mov	r1, r9
 800a4a4:	f7fe fe78 	bl	8009198 <_Bfree>
 800a4a8:	9805      	ldr	r0, [sp, #20]
 800a4aa:	4641      	mov	r1, r8
 800a4ac:	f7fe fe74 	bl	8009198 <_Bfree>
 800a4b0:	9805      	ldr	r0, [sp, #20]
 800a4b2:	4621      	mov	r1, r4
 800a4b4:	f7fe fe70 	bl	8009198 <_Bfree>
 800a4b8:	e619      	b.n	800a0ee <_strtod_l+0x646>
 800a4ba:	f1ba 0f01 	cmp.w	sl, #1
 800a4be:	d103      	bne.n	800a4c8 <_strtod_l+0xa20>
 800a4c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	f43f ada6 	beq.w	800a014 <_strtod_l+0x56c>
 800a4c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a578 <_strtod_l+0xad0>
 800a4cc:	4f35      	ldr	r7, [pc, #212]	@ (800a5a4 <_strtod_l+0xafc>)
 800a4ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a4d2:	2600      	movs	r6, #0
 800a4d4:	e7b1      	b.n	800a43a <_strtod_l+0x992>
 800a4d6:	4f34      	ldr	r7, [pc, #208]	@ (800a5a8 <_strtod_l+0xb00>)
 800a4d8:	2600      	movs	r6, #0
 800a4da:	e7aa      	b.n	800a432 <_strtod_l+0x98a>
 800a4dc:	4b32      	ldr	r3, [pc, #200]	@ (800a5a8 <_strtod_l+0xb00>)
 800a4de:	4630      	mov	r0, r6
 800a4e0:	4639      	mov	r1, r7
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f7f6 f8b8 	bl	8000658 <__aeabi_dmul>
 800a4e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	460f      	mov	r7, r1
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d09f      	beq.n	800a432 <_strtod_l+0x98a>
 800a4f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a4f6:	e7a0      	b.n	800a43a <_strtod_l+0x992>
 800a4f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a580 <_strtod_l+0xad8>
 800a4fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a500:	ec57 6b17 	vmov	r6, r7, d7
 800a504:	e799      	b.n	800a43a <_strtod_l+0x992>
 800a506:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a50a:	9b08      	ldr	r3, [sp, #32]
 800a50c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1c1      	bne.n	800a498 <_strtod_l+0x9f0>
 800a514:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a518:	0d1b      	lsrs	r3, r3, #20
 800a51a:	051b      	lsls	r3, r3, #20
 800a51c:	429d      	cmp	r5, r3
 800a51e:	d1bb      	bne.n	800a498 <_strtod_l+0x9f0>
 800a520:	4630      	mov	r0, r6
 800a522:	4639      	mov	r1, r7
 800a524:	f7f6 fbf8 	bl	8000d18 <__aeabi_d2lz>
 800a528:	f7f6 f868 	bl	80005fc <__aeabi_l2d>
 800a52c:	4602      	mov	r2, r0
 800a52e:	460b      	mov	r3, r1
 800a530:	4630      	mov	r0, r6
 800a532:	4639      	mov	r1, r7
 800a534:	f7f5 fed8 	bl	80002e8 <__aeabi_dsub>
 800a538:	460b      	mov	r3, r1
 800a53a:	4602      	mov	r2, r0
 800a53c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a540:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a546:	ea46 060a 	orr.w	r6, r6, sl
 800a54a:	431e      	orrs	r6, r3
 800a54c:	d06f      	beq.n	800a62e <_strtod_l+0xb86>
 800a54e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a588 <_strtod_l+0xae0>)
 800a550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a554:	f7f6 faf2 	bl	8000b3c <__aeabi_dcmplt>
 800a558:	2800      	cmp	r0, #0
 800a55a:	f47f acd3 	bne.w	8009f04 <_strtod_l+0x45c>
 800a55e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a590 <_strtod_l+0xae8>)
 800a560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a564:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a568:	f7f6 fb06 	bl	8000b78 <__aeabi_dcmpgt>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d093      	beq.n	800a498 <_strtod_l+0x9f0>
 800a570:	e4c8      	b.n	8009f04 <_strtod_l+0x45c>
 800a572:	bf00      	nop
 800a574:	f3af 8000 	nop.w
 800a578:	00000000 	.word	0x00000000
 800a57c:	bff00000 	.word	0xbff00000
 800a580:	00000000 	.word	0x00000000
 800a584:	3ff00000 	.word	0x3ff00000
 800a588:	94a03595 	.word	0x94a03595
 800a58c:	3fdfffff 	.word	0x3fdfffff
 800a590:	35afe535 	.word	0x35afe535
 800a594:	3fe00000 	.word	0x3fe00000
 800a598:	000fffff 	.word	0x000fffff
 800a59c:	7ff00000 	.word	0x7ff00000
 800a5a0:	7fefffff 	.word	0x7fefffff
 800a5a4:	3ff00000 	.word	0x3ff00000
 800a5a8:	3fe00000 	.word	0x3fe00000
 800a5ac:	7fe00000 	.word	0x7fe00000
 800a5b0:	7c9fffff 	.word	0x7c9fffff
 800a5b4:	9b08      	ldr	r3, [sp, #32]
 800a5b6:	b323      	cbz	r3, 800a602 <_strtod_l+0xb5a>
 800a5b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a5bc:	d821      	bhi.n	800a602 <_strtod_l+0xb5a>
 800a5be:	a328      	add	r3, pc, #160	@ (adr r3, 800a660 <_strtod_l+0xbb8>)
 800a5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c4:	4630      	mov	r0, r6
 800a5c6:	4639      	mov	r1, r7
 800a5c8:	f7f6 fac2 	bl	8000b50 <__aeabi_dcmple>
 800a5cc:	b1a0      	cbz	r0, 800a5f8 <_strtod_l+0xb50>
 800a5ce:	4639      	mov	r1, r7
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f7f6 fb19 	bl	8000c08 <__aeabi_d2uiz>
 800a5d6:	2801      	cmp	r0, #1
 800a5d8:	bf38      	it	cc
 800a5da:	2001      	movcc	r0, #1
 800a5dc:	f7f5 ffc2 	bl	8000564 <__aeabi_ui2d>
 800a5e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5e2:	4606      	mov	r6, r0
 800a5e4:	460f      	mov	r7, r1
 800a5e6:	b9fb      	cbnz	r3, 800a628 <_strtod_l+0xb80>
 800a5e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a5ec:	9014      	str	r0, [sp, #80]	@ 0x50
 800a5ee:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a5f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a5fe:	1b5b      	subs	r3, r3, r5
 800a600:	9311      	str	r3, [sp, #68]	@ 0x44
 800a602:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a606:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a60a:	f7ff f8f1 	bl	80097f0 <__ulp>
 800a60e:	4650      	mov	r0, sl
 800a610:	ec53 2b10 	vmov	r2, r3, d0
 800a614:	4659      	mov	r1, fp
 800a616:	f7f6 f81f 	bl	8000658 <__aeabi_dmul>
 800a61a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a61e:	f7f5 fe65 	bl	80002ec <__adddf3>
 800a622:	4682      	mov	sl, r0
 800a624:	468b      	mov	fp, r1
 800a626:	e770      	b.n	800a50a <_strtod_l+0xa62>
 800a628:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a62c:	e7e0      	b.n	800a5f0 <_strtod_l+0xb48>
 800a62e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a668 <_strtod_l+0xbc0>)
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f7f6 fa82 	bl	8000b3c <__aeabi_dcmplt>
 800a638:	e798      	b.n	800a56c <_strtod_l+0xac4>
 800a63a:	2300      	movs	r3, #0
 800a63c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a63e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a640:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a642:	6013      	str	r3, [r2, #0]
 800a644:	f7ff ba6d 	b.w	8009b22 <_strtod_l+0x7a>
 800a648:	2a65      	cmp	r2, #101	@ 0x65
 800a64a:	f43f ab68 	beq.w	8009d1e <_strtod_l+0x276>
 800a64e:	2a45      	cmp	r2, #69	@ 0x45
 800a650:	f43f ab65 	beq.w	8009d1e <_strtod_l+0x276>
 800a654:	2301      	movs	r3, #1
 800a656:	f7ff bba0 	b.w	8009d9a <_strtod_l+0x2f2>
 800a65a:	bf00      	nop
 800a65c:	f3af 8000 	nop.w
 800a660:	ffc00000 	.word	0xffc00000
 800a664:	41dfffff 	.word	0x41dfffff
 800a668:	94a03595 	.word	0x94a03595
 800a66c:	3fcfffff 	.word	0x3fcfffff

0800a670 <_strtod_r>:
 800a670:	4b01      	ldr	r3, [pc, #4]	@ (800a678 <_strtod_r+0x8>)
 800a672:	f7ff ba19 	b.w	8009aa8 <_strtod_l>
 800a676:	bf00      	nop
 800a678:	200000b0 	.word	0x200000b0

0800a67c <_strtol_l.isra.0>:
 800a67c:	2b24      	cmp	r3, #36	@ 0x24
 800a67e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a682:	4686      	mov	lr, r0
 800a684:	4690      	mov	r8, r2
 800a686:	d801      	bhi.n	800a68c <_strtol_l.isra.0+0x10>
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d106      	bne.n	800a69a <_strtol_l.isra.0+0x1e>
 800a68c:	f7fd fdb8 	bl	8008200 <__errno>
 800a690:	2316      	movs	r3, #22
 800a692:	6003      	str	r3, [r0, #0]
 800a694:	2000      	movs	r0, #0
 800a696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a69a:	4834      	ldr	r0, [pc, #208]	@ (800a76c <_strtol_l.isra.0+0xf0>)
 800a69c:	460d      	mov	r5, r1
 800a69e:	462a      	mov	r2, r5
 800a6a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6a4:	5d06      	ldrb	r6, [r0, r4]
 800a6a6:	f016 0608 	ands.w	r6, r6, #8
 800a6aa:	d1f8      	bne.n	800a69e <_strtol_l.isra.0+0x22>
 800a6ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800a6ae:	d110      	bne.n	800a6d2 <_strtol_l.isra.0+0x56>
 800a6b0:	782c      	ldrb	r4, [r5, #0]
 800a6b2:	2601      	movs	r6, #1
 800a6b4:	1c95      	adds	r5, r2, #2
 800a6b6:	f033 0210 	bics.w	r2, r3, #16
 800a6ba:	d115      	bne.n	800a6e8 <_strtol_l.isra.0+0x6c>
 800a6bc:	2c30      	cmp	r4, #48	@ 0x30
 800a6be:	d10d      	bne.n	800a6dc <_strtol_l.isra.0+0x60>
 800a6c0:	782a      	ldrb	r2, [r5, #0]
 800a6c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a6c6:	2a58      	cmp	r2, #88	@ 0x58
 800a6c8:	d108      	bne.n	800a6dc <_strtol_l.isra.0+0x60>
 800a6ca:	786c      	ldrb	r4, [r5, #1]
 800a6cc:	3502      	adds	r5, #2
 800a6ce:	2310      	movs	r3, #16
 800a6d0:	e00a      	b.n	800a6e8 <_strtol_l.isra.0+0x6c>
 800a6d2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a6d4:	bf04      	itt	eq
 800a6d6:	782c      	ldrbeq	r4, [r5, #0]
 800a6d8:	1c95      	addeq	r5, r2, #2
 800a6da:	e7ec      	b.n	800a6b6 <_strtol_l.isra.0+0x3a>
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d1f6      	bne.n	800a6ce <_strtol_l.isra.0+0x52>
 800a6e0:	2c30      	cmp	r4, #48	@ 0x30
 800a6e2:	bf14      	ite	ne
 800a6e4:	230a      	movne	r3, #10
 800a6e6:	2308      	moveq	r3, #8
 800a6e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a6ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	fbbc f9f3 	udiv	r9, ip, r3
 800a6f6:	4610      	mov	r0, r2
 800a6f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a6fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a700:	2f09      	cmp	r7, #9
 800a702:	d80f      	bhi.n	800a724 <_strtol_l.isra.0+0xa8>
 800a704:	463c      	mov	r4, r7
 800a706:	42a3      	cmp	r3, r4
 800a708:	dd1b      	ble.n	800a742 <_strtol_l.isra.0+0xc6>
 800a70a:	1c57      	adds	r7, r2, #1
 800a70c:	d007      	beq.n	800a71e <_strtol_l.isra.0+0xa2>
 800a70e:	4581      	cmp	r9, r0
 800a710:	d314      	bcc.n	800a73c <_strtol_l.isra.0+0xc0>
 800a712:	d101      	bne.n	800a718 <_strtol_l.isra.0+0x9c>
 800a714:	45a2      	cmp	sl, r4
 800a716:	db11      	blt.n	800a73c <_strtol_l.isra.0+0xc0>
 800a718:	fb00 4003 	mla	r0, r0, r3, r4
 800a71c:	2201      	movs	r2, #1
 800a71e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a722:	e7eb      	b.n	800a6fc <_strtol_l.isra.0+0x80>
 800a724:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a728:	2f19      	cmp	r7, #25
 800a72a:	d801      	bhi.n	800a730 <_strtol_l.isra.0+0xb4>
 800a72c:	3c37      	subs	r4, #55	@ 0x37
 800a72e:	e7ea      	b.n	800a706 <_strtol_l.isra.0+0x8a>
 800a730:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a734:	2f19      	cmp	r7, #25
 800a736:	d804      	bhi.n	800a742 <_strtol_l.isra.0+0xc6>
 800a738:	3c57      	subs	r4, #87	@ 0x57
 800a73a:	e7e4      	b.n	800a706 <_strtol_l.isra.0+0x8a>
 800a73c:	f04f 32ff 	mov.w	r2, #4294967295
 800a740:	e7ed      	b.n	800a71e <_strtol_l.isra.0+0xa2>
 800a742:	1c53      	adds	r3, r2, #1
 800a744:	d108      	bne.n	800a758 <_strtol_l.isra.0+0xdc>
 800a746:	2322      	movs	r3, #34	@ 0x22
 800a748:	f8ce 3000 	str.w	r3, [lr]
 800a74c:	4660      	mov	r0, ip
 800a74e:	f1b8 0f00 	cmp.w	r8, #0
 800a752:	d0a0      	beq.n	800a696 <_strtol_l.isra.0+0x1a>
 800a754:	1e69      	subs	r1, r5, #1
 800a756:	e006      	b.n	800a766 <_strtol_l.isra.0+0xea>
 800a758:	b106      	cbz	r6, 800a75c <_strtol_l.isra.0+0xe0>
 800a75a:	4240      	negs	r0, r0
 800a75c:	f1b8 0f00 	cmp.w	r8, #0
 800a760:	d099      	beq.n	800a696 <_strtol_l.isra.0+0x1a>
 800a762:	2a00      	cmp	r2, #0
 800a764:	d1f6      	bne.n	800a754 <_strtol_l.isra.0+0xd8>
 800a766:	f8c8 1000 	str.w	r1, [r8]
 800a76a:	e794      	b.n	800a696 <_strtol_l.isra.0+0x1a>
 800a76c:	0800bdb9 	.word	0x0800bdb9

0800a770 <_strtol_r>:
 800a770:	f7ff bf84 	b.w	800a67c <_strtol_l.isra.0>

0800a774 <__ssputs_r>:
 800a774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a778:	688e      	ldr	r6, [r1, #8]
 800a77a:	461f      	mov	r7, r3
 800a77c:	42be      	cmp	r6, r7
 800a77e:	680b      	ldr	r3, [r1, #0]
 800a780:	4682      	mov	sl, r0
 800a782:	460c      	mov	r4, r1
 800a784:	4690      	mov	r8, r2
 800a786:	d82d      	bhi.n	800a7e4 <__ssputs_r+0x70>
 800a788:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a78c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a790:	d026      	beq.n	800a7e0 <__ssputs_r+0x6c>
 800a792:	6965      	ldr	r5, [r4, #20]
 800a794:	6909      	ldr	r1, [r1, #16]
 800a796:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a79a:	eba3 0901 	sub.w	r9, r3, r1
 800a79e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a7a2:	1c7b      	adds	r3, r7, #1
 800a7a4:	444b      	add	r3, r9
 800a7a6:	106d      	asrs	r5, r5, #1
 800a7a8:	429d      	cmp	r5, r3
 800a7aa:	bf38      	it	cc
 800a7ac:	461d      	movcc	r5, r3
 800a7ae:	0553      	lsls	r3, r2, #21
 800a7b0:	d527      	bpl.n	800a802 <__ssputs_r+0x8e>
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	f7fe fc24 	bl	8009000 <_malloc_r>
 800a7b8:	4606      	mov	r6, r0
 800a7ba:	b360      	cbz	r0, 800a816 <__ssputs_r+0xa2>
 800a7bc:	6921      	ldr	r1, [r4, #16]
 800a7be:	464a      	mov	r2, r9
 800a7c0:	f000 fbde 	bl	800af80 <memcpy>
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a7ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ce:	81a3      	strh	r3, [r4, #12]
 800a7d0:	6126      	str	r6, [r4, #16]
 800a7d2:	6165      	str	r5, [r4, #20]
 800a7d4:	444e      	add	r6, r9
 800a7d6:	eba5 0509 	sub.w	r5, r5, r9
 800a7da:	6026      	str	r6, [r4, #0]
 800a7dc:	60a5      	str	r5, [r4, #8]
 800a7de:	463e      	mov	r6, r7
 800a7e0:	42be      	cmp	r6, r7
 800a7e2:	d900      	bls.n	800a7e6 <__ssputs_r+0x72>
 800a7e4:	463e      	mov	r6, r7
 800a7e6:	6820      	ldr	r0, [r4, #0]
 800a7e8:	4632      	mov	r2, r6
 800a7ea:	4641      	mov	r1, r8
 800a7ec:	f000 fb6a 	bl	800aec4 <memmove>
 800a7f0:	68a3      	ldr	r3, [r4, #8]
 800a7f2:	1b9b      	subs	r3, r3, r6
 800a7f4:	60a3      	str	r3, [r4, #8]
 800a7f6:	6823      	ldr	r3, [r4, #0]
 800a7f8:	4433      	add	r3, r6
 800a7fa:	6023      	str	r3, [r4, #0]
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a802:	462a      	mov	r2, r5
 800a804:	f000 ff51 	bl	800b6aa <_realloc_r>
 800a808:	4606      	mov	r6, r0
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d1e0      	bne.n	800a7d0 <__ssputs_r+0x5c>
 800a80e:	6921      	ldr	r1, [r4, #16]
 800a810:	4650      	mov	r0, sl
 800a812:	f7fe fb81 	bl	8008f18 <_free_r>
 800a816:	230c      	movs	r3, #12
 800a818:	f8ca 3000 	str.w	r3, [sl]
 800a81c:	89a3      	ldrh	r3, [r4, #12]
 800a81e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a822:	81a3      	strh	r3, [r4, #12]
 800a824:	f04f 30ff 	mov.w	r0, #4294967295
 800a828:	e7e9      	b.n	800a7fe <__ssputs_r+0x8a>
	...

0800a82c <_svfiprintf_r>:
 800a82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a830:	4698      	mov	r8, r3
 800a832:	898b      	ldrh	r3, [r1, #12]
 800a834:	061b      	lsls	r3, r3, #24
 800a836:	b09d      	sub	sp, #116	@ 0x74
 800a838:	4607      	mov	r7, r0
 800a83a:	460d      	mov	r5, r1
 800a83c:	4614      	mov	r4, r2
 800a83e:	d510      	bpl.n	800a862 <_svfiprintf_r+0x36>
 800a840:	690b      	ldr	r3, [r1, #16]
 800a842:	b973      	cbnz	r3, 800a862 <_svfiprintf_r+0x36>
 800a844:	2140      	movs	r1, #64	@ 0x40
 800a846:	f7fe fbdb 	bl	8009000 <_malloc_r>
 800a84a:	6028      	str	r0, [r5, #0]
 800a84c:	6128      	str	r0, [r5, #16]
 800a84e:	b930      	cbnz	r0, 800a85e <_svfiprintf_r+0x32>
 800a850:	230c      	movs	r3, #12
 800a852:	603b      	str	r3, [r7, #0]
 800a854:	f04f 30ff 	mov.w	r0, #4294967295
 800a858:	b01d      	add	sp, #116	@ 0x74
 800a85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85e:	2340      	movs	r3, #64	@ 0x40
 800a860:	616b      	str	r3, [r5, #20]
 800a862:	2300      	movs	r3, #0
 800a864:	9309      	str	r3, [sp, #36]	@ 0x24
 800a866:	2320      	movs	r3, #32
 800a868:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a86c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a870:	2330      	movs	r3, #48	@ 0x30
 800a872:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aa10 <_svfiprintf_r+0x1e4>
 800a876:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a87a:	f04f 0901 	mov.w	r9, #1
 800a87e:	4623      	mov	r3, r4
 800a880:	469a      	mov	sl, r3
 800a882:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a886:	b10a      	cbz	r2, 800a88c <_svfiprintf_r+0x60>
 800a888:	2a25      	cmp	r2, #37	@ 0x25
 800a88a:	d1f9      	bne.n	800a880 <_svfiprintf_r+0x54>
 800a88c:	ebba 0b04 	subs.w	fp, sl, r4
 800a890:	d00b      	beq.n	800a8aa <_svfiprintf_r+0x7e>
 800a892:	465b      	mov	r3, fp
 800a894:	4622      	mov	r2, r4
 800a896:	4629      	mov	r1, r5
 800a898:	4638      	mov	r0, r7
 800a89a:	f7ff ff6b 	bl	800a774 <__ssputs_r>
 800a89e:	3001      	adds	r0, #1
 800a8a0:	f000 80a7 	beq.w	800a9f2 <_svfiprintf_r+0x1c6>
 800a8a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8a6:	445a      	add	r2, fp
 800a8a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f000 809f 	beq.w	800a9f2 <_svfiprintf_r+0x1c6>
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8be:	f10a 0a01 	add.w	sl, sl, #1
 800a8c2:	9304      	str	r3, [sp, #16]
 800a8c4:	9307      	str	r3, [sp, #28]
 800a8c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8cc:	4654      	mov	r4, sl
 800a8ce:	2205      	movs	r2, #5
 800a8d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d4:	484e      	ldr	r0, [pc, #312]	@ (800aa10 <_svfiprintf_r+0x1e4>)
 800a8d6:	f7f5 fcab 	bl	8000230 <memchr>
 800a8da:	9a04      	ldr	r2, [sp, #16]
 800a8dc:	b9d8      	cbnz	r0, 800a916 <_svfiprintf_r+0xea>
 800a8de:	06d0      	lsls	r0, r2, #27
 800a8e0:	bf44      	itt	mi
 800a8e2:	2320      	movmi	r3, #32
 800a8e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e8:	0711      	lsls	r1, r2, #28
 800a8ea:	bf44      	itt	mi
 800a8ec:	232b      	movmi	r3, #43	@ 0x2b
 800a8ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8f8:	d015      	beq.n	800a926 <_svfiprintf_r+0xfa>
 800a8fa:	9a07      	ldr	r2, [sp, #28]
 800a8fc:	4654      	mov	r4, sl
 800a8fe:	2000      	movs	r0, #0
 800a900:	f04f 0c0a 	mov.w	ip, #10
 800a904:	4621      	mov	r1, r4
 800a906:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a90a:	3b30      	subs	r3, #48	@ 0x30
 800a90c:	2b09      	cmp	r3, #9
 800a90e:	d94b      	bls.n	800a9a8 <_svfiprintf_r+0x17c>
 800a910:	b1b0      	cbz	r0, 800a940 <_svfiprintf_r+0x114>
 800a912:	9207      	str	r2, [sp, #28]
 800a914:	e014      	b.n	800a940 <_svfiprintf_r+0x114>
 800a916:	eba0 0308 	sub.w	r3, r0, r8
 800a91a:	fa09 f303 	lsl.w	r3, r9, r3
 800a91e:	4313      	orrs	r3, r2
 800a920:	9304      	str	r3, [sp, #16]
 800a922:	46a2      	mov	sl, r4
 800a924:	e7d2      	b.n	800a8cc <_svfiprintf_r+0xa0>
 800a926:	9b03      	ldr	r3, [sp, #12]
 800a928:	1d19      	adds	r1, r3, #4
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	9103      	str	r1, [sp, #12]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	bfbb      	ittet	lt
 800a932:	425b      	neglt	r3, r3
 800a934:	f042 0202 	orrlt.w	r2, r2, #2
 800a938:	9307      	strge	r3, [sp, #28]
 800a93a:	9307      	strlt	r3, [sp, #28]
 800a93c:	bfb8      	it	lt
 800a93e:	9204      	strlt	r2, [sp, #16]
 800a940:	7823      	ldrb	r3, [r4, #0]
 800a942:	2b2e      	cmp	r3, #46	@ 0x2e
 800a944:	d10a      	bne.n	800a95c <_svfiprintf_r+0x130>
 800a946:	7863      	ldrb	r3, [r4, #1]
 800a948:	2b2a      	cmp	r3, #42	@ 0x2a
 800a94a:	d132      	bne.n	800a9b2 <_svfiprintf_r+0x186>
 800a94c:	9b03      	ldr	r3, [sp, #12]
 800a94e:	1d1a      	adds	r2, r3, #4
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	9203      	str	r2, [sp, #12]
 800a954:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a958:	3402      	adds	r4, #2
 800a95a:	9305      	str	r3, [sp, #20]
 800a95c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aa20 <_svfiprintf_r+0x1f4>
 800a960:	7821      	ldrb	r1, [r4, #0]
 800a962:	2203      	movs	r2, #3
 800a964:	4650      	mov	r0, sl
 800a966:	f7f5 fc63 	bl	8000230 <memchr>
 800a96a:	b138      	cbz	r0, 800a97c <_svfiprintf_r+0x150>
 800a96c:	9b04      	ldr	r3, [sp, #16]
 800a96e:	eba0 000a 	sub.w	r0, r0, sl
 800a972:	2240      	movs	r2, #64	@ 0x40
 800a974:	4082      	lsls	r2, r0
 800a976:	4313      	orrs	r3, r2
 800a978:	3401      	adds	r4, #1
 800a97a:	9304      	str	r3, [sp, #16]
 800a97c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a980:	4824      	ldr	r0, [pc, #144]	@ (800aa14 <_svfiprintf_r+0x1e8>)
 800a982:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a986:	2206      	movs	r2, #6
 800a988:	f7f5 fc52 	bl	8000230 <memchr>
 800a98c:	2800      	cmp	r0, #0
 800a98e:	d036      	beq.n	800a9fe <_svfiprintf_r+0x1d2>
 800a990:	4b21      	ldr	r3, [pc, #132]	@ (800aa18 <_svfiprintf_r+0x1ec>)
 800a992:	bb1b      	cbnz	r3, 800a9dc <_svfiprintf_r+0x1b0>
 800a994:	9b03      	ldr	r3, [sp, #12]
 800a996:	3307      	adds	r3, #7
 800a998:	f023 0307 	bic.w	r3, r3, #7
 800a99c:	3308      	adds	r3, #8
 800a99e:	9303      	str	r3, [sp, #12]
 800a9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a2:	4433      	add	r3, r6
 800a9a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9a6:	e76a      	b.n	800a87e <_svfiprintf_r+0x52>
 800a9a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9ac:	460c      	mov	r4, r1
 800a9ae:	2001      	movs	r0, #1
 800a9b0:	e7a8      	b.n	800a904 <_svfiprintf_r+0xd8>
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	3401      	adds	r4, #1
 800a9b6:	9305      	str	r3, [sp, #20]
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	f04f 0c0a 	mov.w	ip, #10
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9c4:	3a30      	subs	r2, #48	@ 0x30
 800a9c6:	2a09      	cmp	r2, #9
 800a9c8:	d903      	bls.n	800a9d2 <_svfiprintf_r+0x1a6>
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d0c6      	beq.n	800a95c <_svfiprintf_r+0x130>
 800a9ce:	9105      	str	r1, [sp, #20]
 800a9d0:	e7c4      	b.n	800a95c <_svfiprintf_r+0x130>
 800a9d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e7f0      	b.n	800a9be <_svfiprintf_r+0x192>
 800a9dc:	ab03      	add	r3, sp, #12
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	462a      	mov	r2, r5
 800a9e2:	4b0e      	ldr	r3, [pc, #56]	@ (800aa1c <_svfiprintf_r+0x1f0>)
 800a9e4:	a904      	add	r1, sp, #16
 800a9e6:	4638      	mov	r0, r7
 800a9e8:	f7fc fbb4 	bl	8007154 <_printf_float>
 800a9ec:	1c42      	adds	r2, r0, #1
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	d1d6      	bne.n	800a9a0 <_svfiprintf_r+0x174>
 800a9f2:	89ab      	ldrh	r3, [r5, #12]
 800a9f4:	065b      	lsls	r3, r3, #25
 800a9f6:	f53f af2d 	bmi.w	800a854 <_svfiprintf_r+0x28>
 800a9fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9fc:	e72c      	b.n	800a858 <_svfiprintf_r+0x2c>
 800a9fe:	ab03      	add	r3, sp, #12
 800aa00:	9300      	str	r3, [sp, #0]
 800aa02:	462a      	mov	r2, r5
 800aa04:	4b05      	ldr	r3, [pc, #20]	@ (800aa1c <_svfiprintf_r+0x1f0>)
 800aa06:	a904      	add	r1, sp, #16
 800aa08:	4638      	mov	r0, r7
 800aa0a:	f7fc fe3b 	bl	8007684 <_printf_i>
 800aa0e:	e7ed      	b.n	800a9ec <_svfiprintf_r+0x1c0>
 800aa10:	0800bbb1 	.word	0x0800bbb1
 800aa14:	0800bbbb 	.word	0x0800bbbb
 800aa18:	08007155 	.word	0x08007155
 800aa1c:	0800a775 	.word	0x0800a775
 800aa20:	0800bbb7 	.word	0x0800bbb7

0800aa24 <__sfputc_r>:
 800aa24:	6893      	ldr	r3, [r2, #8]
 800aa26:	3b01      	subs	r3, #1
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	b410      	push	{r4}
 800aa2c:	6093      	str	r3, [r2, #8]
 800aa2e:	da08      	bge.n	800aa42 <__sfputc_r+0x1e>
 800aa30:	6994      	ldr	r4, [r2, #24]
 800aa32:	42a3      	cmp	r3, r4
 800aa34:	db01      	blt.n	800aa3a <__sfputc_r+0x16>
 800aa36:	290a      	cmp	r1, #10
 800aa38:	d103      	bne.n	800aa42 <__sfputc_r+0x1e>
 800aa3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa3e:	f7fd bae4 	b.w	800800a <__swbuf_r>
 800aa42:	6813      	ldr	r3, [r2, #0]
 800aa44:	1c58      	adds	r0, r3, #1
 800aa46:	6010      	str	r0, [r2, #0]
 800aa48:	7019      	strb	r1, [r3, #0]
 800aa4a:	4608      	mov	r0, r1
 800aa4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa50:	4770      	bx	lr

0800aa52 <__sfputs_r>:
 800aa52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa54:	4606      	mov	r6, r0
 800aa56:	460f      	mov	r7, r1
 800aa58:	4614      	mov	r4, r2
 800aa5a:	18d5      	adds	r5, r2, r3
 800aa5c:	42ac      	cmp	r4, r5
 800aa5e:	d101      	bne.n	800aa64 <__sfputs_r+0x12>
 800aa60:	2000      	movs	r0, #0
 800aa62:	e007      	b.n	800aa74 <__sfputs_r+0x22>
 800aa64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa68:	463a      	mov	r2, r7
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f7ff ffda 	bl	800aa24 <__sfputc_r>
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	d1f3      	bne.n	800aa5c <__sfputs_r+0xa>
 800aa74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa78 <_vfiprintf_r>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	460d      	mov	r5, r1
 800aa7e:	b09d      	sub	sp, #116	@ 0x74
 800aa80:	4614      	mov	r4, r2
 800aa82:	4698      	mov	r8, r3
 800aa84:	4606      	mov	r6, r0
 800aa86:	b118      	cbz	r0, 800aa90 <_vfiprintf_r+0x18>
 800aa88:	6a03      	ldr	r3, [r0, #32]
 800aa8a:	b90b      	cbnz	r3, 800aa90 <_vfiprintf_r+0x18>
 800aa8c:	f7fd f9b2 	bl	8007df4 <__sinit>
 800aa90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa92:	07d9      	lsls	r1, r3, #31
 800aa94:	d405      	bmi.n	800aaa2 <_vfiprintf_r+0x2a>
 800aa96:	89ab      	ldrh	r3, [r5, #12]
 800aa98:	059a      	lsls	r2, r3, #22
 800aa9a:	d402      	bmi.n	800aaa2 <_vfiprintf_r+0x2a>
 800aa9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa9e:	f7fd fbda 	bl	8008256 <__retarget_lock_acquire_recursive>
 800aaa2:	89ab      	ldrh	r3, [r5, #12]
 800aaa4:	071b      	lsls	r3, r3, #28
 800aaa6:	d501      	bpl.n	800aaac <_vfiprintf_r+0x34>
 800aaa8:	692b      	ldr	r3, [r5, #16]
 800aaaa:	b99b      	cbnz	r3, 800aad4 <_vfiprintf_r+0x5c>
 800aaac:	4629      	mov	r1, r5
 800aaae:	4630      	mov	r0, r6
 800aab0:	f7fd faea 	bl	8008088 <__swsetup_r>
 800aab4:	b170      	cbz	r0, 800aad4 <_vfiprintf_r+0x5c>
 800aab6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aab8:	07dc      	lsls	r4, r3, #31
 800aaba:	d504      	bpl.n	800aac6 <_vfiprintf_r+0x4e>
 800aabc:	f04f 30ff 	mov.w	r0, #4294967295
 800aac0:	b01d      	add	sp, #116	@ 0x74
 800aac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac6:	89ab      	ldrh	r3, [r5, #12]
 800aac8:	0598      	lsls	r0, r3, #22
 800aaca:	d4f7      	bmi.n	800aabc <_vfiprintf_r+0x44>
 800aacc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aace:	f7fd fbc3 	bl	8008258 <__retarget_lock_release_recursive>
 800aad2:	e7f3      	b.n	800aabc <_vfiprintf_r+0x44>
 800aad4:	2300      	movs	r3, #0
 800aad6:	9309      	str	r3, [sp, #36]	@ 0x24
 800aad8:	2320      	movs	r3, #32
 800aada:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aade:	f8cd 800c 	str.w	r8, [sp, #12]
 800aae2:	2330      	movs	r3, #48	@ 0x30
 800aae4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ac94 <_vfiprintf_r+0x21c>
 800aae8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aaec:	f04f 0901 	mov.w	r9, #1
 800aaf0:	4623      	mov	r3, r4
 800aaf2:	469a      	mov	sl, r3
 800aaf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaf8:	b10a      	cbz	r2, 800aafe <_vfiprintf_r+0x86>
 800aafa:	2a25      	cmp	r2, #37	@ 0x25
 800aafc:	d1f9      	bne.n	800aaf2 <_vfiprintf_r+0x7a>
 800aafe:	ebba 0b04 	subs.w	fp, sl, r4
 800ab02:	d00b      	beq.n	800ab1c <_vfiprintf_r+0xa4>
 800ab04:	465b      	mov	r3, fp
 800ab06:	4622      	mov	r2, r4
 800ab08:	4629      	mov	r1, r5
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	f7ff ffa1 	bl	800aa52 <__sfputs_r>
 800ab10:	3001      	adds	r0, #1
 800ab12:	f000 80a7 	beq.w	800ac64 <_vfiprintf_r+0x1ec>
 800ab16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab18:	445a      	add	r2, fp
 800ab1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f000 809f 	beq.w	800ac64 <_vfiprintf_r+0x1ec>
 800ab26:	2300      	movs	r3, #0
 800ab28:	f04f 32ff 	mov.w	r2, #4294967295
 800ab2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab30:	f10a 0a01 	add.w	sl, sl, #1
 800ab34:	9304      	str	r3, [sp, #16]
 800ab36:	9307      	str	r3, [sp, #28]
 800ab38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab3e:	4654      	mov	r4, sl
 800ab40:	2205      	movs	r2, #5
 800ab42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab46:	4853      	ldr	r0, [pc, #332]	@ (800ac94 <_vfiprintf_r+0x21c>)
 800ab48:	f7f5 fb72 	bl	8000230 <memchr>
 800ab4c:	9a04      	ldr	r2, [sp, #16]
 800ab4e:	b9d8      	cbnz	r0, 800ab88 <_vfiprintf_r+0x110>
 800ab50:	06d1      	lsls	r1, r2, #27
 800ab52:	bf44      	itt	mi
 800ab54:	2320      	movmi	r3, #32
 800ab56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab5a:	0713      	lsls	r3, r2, #28
 800ab5c:	bf44      	itt	mi
 800ab5e:	232b      	movmi	r3, #43	@ 0x2b
 800ab60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab64:	f89a 3000 	ldrb.w	r3, [sl]
 800ab68:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab6a:	d015      	beq.n	800ab98 <_vfiprintf_r+0x120>
 800ab6c:	9a07      	ldr	r2, [sp, #28]
 800ab6e:	4654      	mov	r4, sl
 800ab70:	2000      	movs	r0, #0
 800ab72:	f04f 0c0a 	mov.w	ip, #10
 800ab76:	4621      	mov	r1, r4
 800ab78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab7c:	3b30      	subs	r3, #48	@ 0x30
 800ab7e:	2b09      	cmp	r3, #9
 800ab80:	d94b      	bls.n	800ac1a <_vfiprintf_r+0x1a2>
 800ab82:	b1b0      	cbz	r0, 800abb2 <_vfiprintf_r+0x13a>
 800ab84:	9207      	str	r2, [sp, #28]
 800ab86:	e014      	b.n	800abb2 <_vfiprintf_r+0x13a>
 800ab88:	eba0 0308 	sub.w	r3, r0, r8
 800ab8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ab90:	4313      	orrs	r3, r2
 800ab92:	9304      	str	r3, [sp, #16]
 800ab94:	46a2      	mov	sl, r4
 800ab96:	e7d2      	b.n	800ab3e <_vfiprintf_r+0xc6>
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	1d19      	adds	r1, r3, #4
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	9103      	str	r1, [sp, #12]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	bfbb      	ittet	lt
 800aba4:	425b      	neglt	r3, r3
 800aba6:	f042 0202 	orrlt.w	r2, r2, #2
 800abaa:	9307      	strge	r3, [sp, #28]
 800abac:	9307      	strlt	r3, [sp, #28]
 800abae:	bfb8      	it	lt
 800abb0:	9204      	strlt	r2, [sp, #16]
 800abb2:	7823      	ldrb	r3, [r4, #0]
 800abb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800abb6:	d10a      	bne.n	800abce <_vfiprintf_r+0x156>
 800abb8:	7863      	ldrb	r3, [r4, #1]
 800abba:	2b2a      	cmp	r3, #42	@ 0x2a
 800abbc:	d132      	bne.n	800ac24 <_vfiprintf_r+0x1ac>
 800abbe:	9b03      	ldr	r3, [sp, #12]
 800abc0:	1d1a      	adds	r2, r3, #4
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	9203      	str	r2, [sp, #12]
 800abc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abca:	3402      	adds	r4, #2
 800abcc:	9305      	str	r3, [sp, #20]
 800abce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aca4 <_vfiprintf_r+0x22c>
 800abd2:	7821      	ldrb	r1, [r4, #0]
 800abd4:	2203      	movs	r2, #3
 800abd6:	4650      	mov	r0, sl
 800abd8:	f7f5 fb2a 	bl	8000230 <memchr>
 800abdc:	b138      	cbz	r0, 800abee <_vfiprintf_r+0x176>
 800abde:	9b04      	ldr	r3, [sp, #16]
 800abe0:	eba0 000a 	sub.w	r0, r0, sl
 800abe4:	2240      	movs	r2, #64	@ 0x40
 800abe6:	4082      	lsls	r2, r0
 800abe8:	4313      	orrs	r3, r2
 800abea:	3401      	adds	r4, #1
 800abec:	9304      	str	r3, [sp, #16]
 800abee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abf2:	4829      	ldr	r0, [pc, #164]	@ (800ac98 <_vfiprintf_r+0x220>)
 800abf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abf8:	2206      	movs	r2, #6
 800abfa:	f7f5 fb19 	bl	8000230 <memchr>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d03f      	beq.n	800ac82 <_vfiprintf_r+0x20a>
 800ac02:	4b26      	ldr	r3, [pc, #152]	@ (800ac9c <_vfiprintf_r+0x224>)
 800ac04:	bb1b      	cbnz	r3, 800ac4e <_vfiprintf_r+0x1d6>
 800ac06:	9b03      	ldr	r3, [sp, #12]
 800ac08:	3307      	adds	r3, #7
 800ac0a:	f023 0307 	bic.w	r3, r3, #7
 800ac0e:	3308      	adds	r3, #8
 800ac10:	9303      	str	r3, [sp, #12]
 800ac12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac14:	443b      	add	r3, r7
 800ac16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac18:	e76a      	b.n	800aaf0 <_vfiprintf_r+0x78>
 800ac1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac1e:	460c      	mov	r4, r1
 800ac20:	2001      	movs	r0, #1
 800ac22:	e7a8      	b.n	800ab76 <_vfiprintf_r+0xfe>
 800ac24:	2300      	movs	r3, #0
 800ac26:	3401      	adds	r4, #1
 800ac28:	9305      	str	r3, [sp, #20]
 800ac2a:	4619      	mov	r1, r3
 800ac2c:	f04f 0c0a 	mov.w	ip, #10
 800ac30:	4620      	mov	r0, r4
 800ac32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac36:	3a30      	subs	r2, #48	@ 0x30
 800ac38:	2a09      	cmp	r2, #9
 800ac3a:	d903      	bls.n	800ac44 <_vfiprintf_r+0x1cc>
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d0c6      	beq.n	800abce <_vfiprintf_r+0x156>
 800ac40:	9105      	str	r1, [sp, #20]
 800ac42:	e7c4      	b.n	800abce <_vfiprintf_r+0x156>
 800ac44:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac48:	4604      	mov	r4, r0
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e7f0      	b.n	800ac30 <_vfiprintf_r+0x1b8>
 800ac4e:	ab03      	add	r3, sp, #12
 800ac50:	9300      	str	r3, [sp, #0]
 800ac52:	462a      	mov	r2, r5
 800ac54:	4b12      	ldr	r3, [pc, #72]	@ (800aca0 <_vfiprintf_r+0x228>)
 800ac56:	a904      	add	r1, sp, #16
 800ac58:	4630      	mov	r0, r6
 800ac5a:	f7fc fa7b 	bl	8007154 <_printf_float>
 800ac5e:	4607      	mov	r7, r0
 800ac60:	1c78      	adds	r0, r7, #1
 800ac62:	d1d6      	bne.n	800ac12 <_vfiprintf_r+0x19a>
 800ac64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac66:	07d9      	lsls	r1, r3, #31
 800ac68:	d405      	bmi.n	800ac76 <_vfiprintf_r+0x1fe>
 800ac6a:	89ab      	ldrh	r3, [r5, #12]
 800ac6c:	059a      	lsls	r2, r3, #22
 800ac6e:	d402      	bmi.n	800ac76 <_vfiprintf_r+0x1fe>
 800ac70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac72:	f7fd faf1 	bl	8008258 <__retarget_lock_release_recursive>
 800ac76:	89ab      	ldrh	r3, [r5, #12]
 800ac78:	065b      	lsls	r3, r3, #25
 800ac7a:	f53f af1f 	bmi.w	800aabc <_vfiprintf_r+0x44>
 800ac7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac80:	e71e      	b.n	800aac0 <_vfiprintf_r+0x48>
 800ac82:	ab03      	add	r3, sp, #12
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	462a      	mov	r2, r5
 800ac88:	4b05      	ldr	r3, [pc, #20]	@ (800aca0 <_vfiprintf_r+0x228>)
 800ac8a:	a904      	add	r1, sp, #16
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f7fc fcf9 	bl	8007684 <_printf_i>
 800ac92:	e7e4      	b.n	800ac5e <_vfiprintf_r+0x1e6>
 800ac94:	0800bbb1 	.word	0x0800bbb1
 800ac98:	0800bbbb 	.word	0x0800bbbb
 800ac9c:	08007155 	.word	0x08007155
 800aca0:	0800aa53 	.word	0x0800aa53
 800aca4:	0800bbb7 	.word	0x0800bbb7

0800aca8 <__sflush_r>:
 800aca8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb0:	0716      	lsls	r6, r2, #28
 800acb2:	4605      	mov	r5, r0
 800acb4:	460c      	mov	r4, r1
 800acb6:	d454      	bmi.n	800ad62 <__sflush_r+0xba>
 800acb8:	684b      	ldr	r3, [r1, #4]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	dc02      	bgt.n	800acc4 <__sflush_r+0x1c>
 800acbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	dd48      	ble.n	800ad56 <__sflush_r+0xae>
 800acc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acc6:	2e00      	cmp	r6, #0
 800acc8:	d045      	beq.n	800ad56 <__sflush_r+0xae>
 800acca:	2300      	movs	r3, #0
 800accc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800acd0:	682f      	ldr	r7, [r5, #0]
 800acd2:	6a21      	ldr	r1, [r4, #32]
 800acd4:	602b      	str	r3, [r5, #0]
 800acd6:	d030      	beq.n	800ad3a <__sflush_r+0x92>
 800acd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800acda:	89a3      	ldrh	r3, [r4, #12]
 800acdc:	0759      	lsls	r1, r3, #29
 800acde:	d505      	bpl.n	800acec <__sflush_r+0x44>
 800ace0:	6863      	ldr	r3, [r4, #4]
 800ace2:	1ad2      	subs	r2, r2, r3
 800ace4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ace6:	b10b      	cbz	r3, 800acec <__sflush_r+0x44>
 800ace8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800acea:	1ad2      	subs	r2, r2, r3
 800acec:	2300      	movs	r3, #0
 800acee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acf0:	6a21      	ldr	r1, [r4, #32]
 800acf2:	4628      	mov	r0, r5
 800acf4:	47b0      	blx	r6
 800acf6:	1c43      	adds	r3, r0, #1
 800acf8:	89a3      	ldrh	r3, [r4, #12]
 800acfa:	d106      	bne.n	800ad0a <__sflush_r+0x62>
 800acfc:	6829      	ldr	r1, [r5, #0]
 800acfe:	291d      	cmp	r1, #29
 800ad00:	d82b      	bhi.n	800ad5a <__sflush_r+0xb2>
 800ad02:	4a2a      	ldr	r2, [pc, #168]	@ (800adac <__sflush_r+0x104>)
 800ad04:	40ca      	lsrs	r2, r1
 800ad06:	07d6      	lsls	r6, r2, #31
 800ad08:	d527      	bpl.n	800ad5a <__sflush_r+0xb2>
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	6062      	str	r2, [r4, #4]
 800ad0e:	04d9      	lsls	r1, r3, #19
 800ad10:	6922      	ldr	r2, [r4, #16]
 800ad12:	6022      	str	r2, [r4, #0]
 800ad14:	d504      	bpl.n	800ad20 <__sflush_r+0x78>
 800ad16:	1c42      	adds	r2, r0, #1
 800ad18:	d101      	bne.n	800ad1e <__sflush_r+0x76>
 800ad1a:	682b      	ldr	r3, [r5, #0]
 800ad1c:	b903      	cbnz	r3, 800ad20 <__sflush_r+0x78>
 800ad1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad22:	602f      	str	r7, [r5, #0]
 800ad24:	b1b9      	cbz	r1, 800ad56 <__sflush_r+0xae>
 800ad26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad2a:	4299      	cmp	r1, r3
 800ad2c:	d002      	beq.n	800ad34 <__sflush_r+0x8c>
 800ad2e:	4628      	mov	r0, r5
 800ad30:	f7fe f8f2 	bl	8008f18 <_free_r>
 800ad34:	2300      	movs	r3, #0
 800ad36:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad38:	e00d      	b.n	800ad56 <__sflush_r+0xae>
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	47b0      	blx	r6
 800ad40:	4602      	mov	r2, r0
 800ad42:	1c50      	adds	r0, r2, #1
 800ad44:	d1c9      	bne.n	800acda <__sflush_r+0x32>
 800ad46:	682b      	ldr	r3, [r5, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d0c6      	beq.n	800acda <__sflush_r+0x32>
 800ad4c:	2b1d      	cmp	r3, #29
 800ad4e:	d001      	beq.n	800ad54 <__sflush_r+0xac>
 800ad50:	2b16      	cmp	r3, #22
 800ad52:	d11e      	bne.n	800ad92 <__sflush_r+0xea>
 800ad54:	602f      	str	r7, [r5, #0]
 800ad56:	2000      	movs	r0, #0
 800ad58:	e022      	b.n	800ada0 <__sflush_r+0xf8>
 800ad5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad5e:	b21b      	sxth	r3, r3
 800ad60:	e01b      	b.n	800ad9a <__sflush_r+0xf2>
 800ad62:	690f      	ldr	r7, [r1, #16]
 800ad64:	2f00      	cmp	r7, #0
 800ad66:	d0f6      	beq.n	800ad56 <__sflush_r+0xae>
 800ad68:	0793      	lsls	r3, r2, #30
 800ad6a:	680e      	ldr	r6, [r1, #0]
 800ad6c:	bf08      	it	eq
 800ad6e:	694b      	ldreq	r3, [r1, #20]
 800ad70:	600f      	str	r7, [r1, #0]
 800ad72:	bf18      	it	ne
 800ad74:	2300      	movne	r3, #0
 800ad76:	eba6 0807 	sub.w	r8, r6, r7
 800ad7a:	608b      	str	r3, [r1, #8]
 800ad7c:	f1b8 0f00 	cmp.w	r8, #0
 800ad80:	dde9      	ble.n	800ad56 <__sflush_r+0xae>
 800ad82:	6a21      	ldr	r1, [r4, #32]
 800ad84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ad86:	4643      	mov	r3, r8
 800ad88:	463a      	mov	r2, r7
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	47b0      	blx	r6
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	dc08      	bgt.n	800ada4 <__sflush_r+0xfc>
 800ad92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad9a:	81a3      	strh	r3, [r4, #12]
 800ad9c:	f04f 30ff 	mov.w	r0, #4294967295
 800ada0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada4:	4407      	add	r7, r0
 800ada6:	eba8 0800 	sub.w	r8, r8, r0
 800adaa:	e7e7      	b.n	800ad7c <__sflush_r+0xd4>
 800adac:	20400001 	.word	0x20400001

0800adb0 <_fflush_r>:
 800adb0:	b538      	push	{r3, r4, r5, lr}
 800adb2:	690b      	ldr	r3, [r1, #16]
 800adb4:	4605      	mov	r5, r0
 800adb6:	460c      	mov	r4, r1
 800adb8:	b913      	cbnz	r3, 800adc0 <_fflush_r+0x10>
 800adba:	2500      	movs	r5, #0
 800adbc:	4628      	mov	r0, r5
 800adbe:	bd38      	pop	{r3, r4, r5, pc}
 800adc0:	b118      	cbz	r0, 800adca <_fflush_r+0x1a>
 800adc2:	6a03      	ldr	r3, [r0, #32]
 800adc4:	b90b      	cbnz	r3, 800adca <_fflush_r+0x1a>
 800adc6:	f7fd f815 	bl	8007df4 <__sinit>
 800adca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d0f3      	beq.n	800adba <_fflush_r+0xa>
 800add2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800add4:	07d0      	lsls	r0, r2, #31
 800add6:	d404      	bmi.n	800ade2 <_fflush_r+0x32>
 800add8:	0599      	lsls	r1, r3, #22
 800adda:	d402      	bmi.n	800ade2 <_fflush_r+0x32>
 800addc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adde:	f7fd fa3a 	bl	8008256 <__retarget_lock_acquire_recursive>
 800ade2:	4628      	mov	r0, r5
 800ade4:	4621      	mov	r1, r4
 800ade6:	f7ff ff5f 	bl	800aca8 <__sflush_r>
 800adea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adec:	07da      	lsls	r2, r3, #31
 800adee:	4605      	mov	r5, r0
 800adf0:	d4e4      	bmi.n	800adbc <_fflush_r+0xc>
 800adf2:	89a3      	ldrh	r3, [r4, #12]
 800adf4:	059b      	lsls	r3, r3, #22
 800adf6:	d4e1      	bmi.n	800adbc <_fflush_r+0xc>
 800adf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adfa:	f7fd fa2d 	bl	8008258 <__retarget_lock_release_recursive>
 800adfe:	e7dd      	b.n	800adbc <_fflush_r+0xc>

0800ae00 <__swhatbuf_r>:
 800ae00:	b570      	push	{r4, r5, r6, lr}
 800ae02:	460c      	mov	r4, r1
 800ae04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae08:	2900      	cmp	r1, #0
 800ae0a:	b096      	sub	sp, #88	@ 0x58
 800ae0c:	4615      	mov	r5, r2
 800ae0e:	461e      	mov	r6, r3
 800ae10:	da0d      	bge.n	800ae2e <__swhatbuf_r+0x2e>
 800ae12:	89a3      	ldrh	r3, [r4, #12]
 800ae14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ae18:	f04f 0100 	mov.w	r1, #0
 800ae1c:	bf14      	ite	ne
 800ae1e:	2340      	movne	r3, #64	@ 0x40
 800ae20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ae24:	2000      	movs	r0, #0
 800ae26:	6031      	str	r1, [r6, #0]
 800ae28:	602b      	str	r3, [r5, #0]
 800ae2a:	b016      	add	sp, #88	@ 0x58
 800ae2c:	bd70      	pop	{r4, r5, r6, pc}
 800ae2e:	466a      	mov	r2, sp
 800ae30:	f000 f874 	bl	800af1c <_fstat_r>
 800ae34:	2800      	cmp	r0, #0
 800ae36:	dbec      	blt.n	800ae12 <__swhatbuf_r+0x12>
 800ae38:	9901      	ldr	r1, [sp, #4]
 800ae3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae42:	4259      	negs	r1, r3
 800ae44:	4159      	adcs	r1, r3
 800ae46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae4a:	e7eb      	b.n	800ae24 <__swhatbuf_r+0x24>

0800ae4c <__smakebuf_r>:
 800ae4c:	898b      	ldrh	r3, [r1, #12]
 800ae4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae50:	079d      	lsls	r5, r3, #30
 800ae52:	4606      	mov	r6, r0
 800ae54:	460c      	mov	r4, r1
 800ae56:	d507      	bpl.n	800ae68 <__smakebuf_r+0x1c>
 800ae58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ae5c:	6023      	str	r3, [r4, #0]
 800ae5e:	6123      	str	r3, [r4, #16]
 800ae60:	2301      	movs	r3, #1
 800ae62:	6163      	str	r3, [r4, #20]
 800ae64:	b003      	add	sp, #12
 800ae66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae68:	ab01      	add	r3, sp, #4
 800ae6a:	466a      	mov	r2, sp
 800ae6c:	f7ff ffc8 	bl	800ae00 <__swhatbuf_r>
 800ae70:	9f00      	ldr	r7, [sp, #0]
 800ae72:	4605      	mov	r5, r0
 800ae74:	4639      	mov	r1, r7
 800ae76:	4630      	mov	r0, r6
 800ae78:	f7fe f8c2 	bl	8009000 <_malloc_r>
 800ae7c:	b948      	cbnz	r0, 800ae92 <__smakebuf_r+0x46>
 800ae7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae82:	059a      	lsls	r2, r3, #22
 800ae84:	d4ee      	bmi.n	800ae64 <__smakebuf_r+0x18>
 800ae86:	f023 0303 	bic.w	r3, r3, #3
 800ae8a:	f043 0302 	orr.w	r3, r3, #2
 800ae8e:	81a3      	strh	r3, [r4, #12]
 800ae90:	e7e2      	b.n	800ae58 <__smakebuf_r+0xc>
 800ae92:	89a3      	ldrh	r3, [r4, #12]
 800ae94:	6020      	str	r0, [r4, #0]
 800ae96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae9a:	81a3      	strh	r3, [r4, #12]
 800ae9c:	9b01      	ldr	r3, [sp, #4]
 800ae9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aea2:	b15b      	cbz	r3, 800aebc <__smakebuf_r+0x70>
 800aea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aea8:	4630      	mov	r0, r6
 800aeaa:	f000 f849 	bl	800af40 <_isatty_r>
 800aeae:	b128      	cbz	r0, 800aebc <__smakebuf_r+0x70>
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	f023 0303 	bic.w	r3, r3, #3
 800aeb6:	f043 0301 	orr.w	r3, r3, #1
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	89a3      	ldrh	r3, [r4, #12]
 800aebe:	431d      	orrs	r5, r3
 800aec0:	81a5      	strh	r5, [r4, #12]
 800aec2:	e7cf      	b.n	800ae64 <__smakebuf_r+0x18>

0800aec4 <memmove>:
 800aec4:	4288      	cmp	r0, r1
 800aec6:	b510      	push	{r4, lr}
 800aec8:	eb01 0402 	add.w	r4, r1, r2
 800aecc:	d902      	bls.n	800aed4 <memmove+0x10>
 800aece:	4284      	cmp	r4, r0
 800aed0:	4623      	mov	r3, r4
 800aed2:	d807      	bhi.n	800aee4 <memmove+0x20>
 800aed4:	1e43      	subs	r3, r0, #1
 800aed6:	42a1      	cmp	r1, r4
 800aed8:	d008      	beq.n	800aeec <memmove+0x28>
 800aeda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aede:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aee2:	e7f8      	b.n	800aed6 <memmove+0x12>
 800aee4:	4402      	add	r2, r0
 800aee6:	4601      	mov	r1, r0
 800aee8:	428a      	cmp	r2, r1
 800aeea:	d100      	bne.n	800aeee <memmove+0x2a>
 800aeec:	bd10      	pop	{r4, pc}
 800aeee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aef2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aef6:	e7f7      	b.n	800aee8 <memmove+0x24>

0800aef8 <strncmp>:
 800aef8:	b510      	push	{r4, lr}
 800aefa:	b16a      	cbz	r2, 800af18 <strncmp+0x20>
 800aefc:	3901      	subs	r1, #1
 800aefe:	1884      	adds	r4, r0, r2
 800af00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800af08:	429a      	cmp	r2, r3
 800af0a:	d103      	bne.n	800af14 <strncmp+0x1c>
 800af0c:	42a0      	cmp	r0, r4
 800af0e:	d001      	beq.n	800af14 <strncmp+0x1c>
 800af10:	2a00      	cmp	r2, #0
 800af12:	d1f5      	bne.n	800af00 <strncmp+0x8>
 800af14:	1ad0      	subs	r0, r2, r3
 800af16:	bd10      	pop	{r4, pc}
 800af18:	4610      	mov	r0, r2
 800af1a:	e7fc      	b.n	800af16 <strncmp+0x1e>

0800af1c <_fstat_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	4d07      	ldr	r5, [pc, #28]	@ (800af3c <_fstat_r+0x20>)
 800af20:	2300      	movs	r3, #0
 800af22:	4604      	mov	r4, r0
 800af24:	4608      	mov	r0, r1
 800af26:	4611      	mov	r1, r2
 800af28:	602b      	str	r3, [r5, #0]
 800af2a:	f7f7 fb37 	bl	800259c <_fstat>
 800af2e:	1c43      	adds	r3, r0, #1
 800af30:	d102      	bne.n	800af38 <_fstat_r+0x1c>
 800af32:	682b      	ldr	r3, [r5, #0]
 800af34:	b103      	cbz	r3, 800af38 <_fstat_r+0x1c>
 800af36:	6023      	str	r3, [r4, #0]
 800af38:	bd38      	pop	{r3, r4, r5, pc}
 800af3a:	bf00      	nop
 800af3c:	2000066c 	.word	0x2000066c

0800af40 <_isatty_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	4d06      	ldr	r5, [pc, #24]	@ (800af5c <_isatty_r+0x1c>)
 800af44:	2300      	movs	r3, #0
 800af46:	4604      	mov	r4, r0
 800af48:	4608      	mov	r0, r1
 800af4a:	602b      	str	r3, [r5, #0]
 800af4c:	f7f7 fb36 	bl	80025bc <_isatty>
 800af50:	1c43      	adds	r3, r0, #1
 800af52:	d102      	bne.n	800af5a <_isatty_r+0x1a>
 800af54:	682b      	ldr	r3, [r5, #0]
 800af56:	b103      	cbz	r3, 800af5a <_isatty_r+0x1a>
 800af58:	6023      	str	r3, [r4, #0]
 800af5a:	bd38      	pop	{r3, r4, r5, pc}
 800af5c:	2000066c 	.word	0x2000066c

0800af60 <_sbrk_r>:
 800af60:	b538      	push	{r3, r4, r5, lr}
 800af62:	4d06      	ldr	r5, [pc, #24]	@ (800af7c <_sbrk_r+0x1c>)
 800af64:	2300      	movs	r3, #0
 800af66:	4604      	mov	r4, r0
 800af68:	4608      	mov	r0, r1
 800af6a:	602b      	str	r3, [r5, #0]
 800af6c:	f7f7 fb3e 	bl	80025ec <_sbrk>
 800af70:	1c43      	adds	r3, r0, #1
 800af72:	d102      	bne.n	800af7a <_sbrk_r+0x1a>
 800af74:	682b      	ldr	r3, [r5, #0]
 800af76:	b103      	cbz	r3, 800af7a <_sbrk_r+0x1a>
 800af78:	6023      	str	r3, [r4, #0]
 800af7a:	bd38      	pop	{r3, r4, r5, pc}
 800af7c:	2000066c 	.word	0x2000066c

0800af80 <memcpy>:
 800af80:	440a      	add	r2, r1
 800af82:	4291      	cmp	r1, r2
 800af84:	f100 33ff 	add.w	r3, r0, #4294967295
 800af88:	d100      	bne.n	800af8c <memcpy+0xc>
 800af8a:	4770      	bx	lr
 800af8c:	b510      	push	{r4, lr}
 800af8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af96:	4291      	cmp	r1, r2
 800af98:	d1f9      	bne.n	800af8e <memcpy+0xe>
 800af9a:	bd10      	pop	{r4, pc}
 800af9c:	0000      	movs	r0, r0
	...

0800afa0 <nan>:
 800afa0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800afa8 <nan+0x8>
 800afa4:	4770      	bx	lr
 800afa6:	bf00      	nop
 800afa8:	00000000 	.word	0x00000000
 800afac:	7ff80000 	.word	0x7ff80000

0800afb0 <__assert_func>:
 800afb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afb2:	4614      	mov	r4, r2
 800afb4:	461a      	mov	r2, r3
 800afb6:	4b09      	ldr	r3, [pc, #36]	@ (800afdc <__assert_func+0x2c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4605      	mov	r5, r0
 800afbc:	68d8      	ldr	r0, [r3, #12]
 800afbe:	b14c      	cbz	r4, 800afd4 <__assert_func+0x24>
 800afc0:	4b07      	ldr	r3, [pc, #28]	@ (800afe0 <__assert_func+0x30>)
 800afc2:	9100      	str	r1, [sp, #0]
 800afc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afc8:	4906      	ldr	r1, [pc, #24]	@ (800afe4 <__assert_func+0x34>)
 800afca:	462b      	mov	r3, r5
 800afcc:	f000 fba8 	bl	800b720 <fiprintf>
 800afd0:	f000 fbb8 	bl	800b744 <abort>
 800afd4:	4b04      	ldr	r3, [pc, #16]	@ (800afe8 <__assert_func+0x38>)
 800afd6:	461c      	mov	r4, r3
 800afd8:	e7f3      	b.n	800afc2 <__assert_func+0x12>
 800afda:	bf00      	nop
 800afdc:	20000060 	.word	0x20000060
 800afe0:	0800bbca 	.word	0x0800bbca
 800afe4:	0800bbd7 	.word	0x0800bbd7
 800afe8:	0800bc05 	.word	0x0800bc05

0800afec <_calloc_r>:
 800afec:	b570      	push	{r4, r5, r6, lr}
 800afee:	fba1 5402 	umull	r5, r4, r1, r2
 800aff2:	b934      	cbnz	r4, 800b002 <_calloc_r+0x16>
 800aff4:	4629      	mov	r1, r5
 800aff6:	f7fe f803 	bl	8009000 <_malloc_r>
 800affa:	4606      	mov	r6, r0
 800affc:	b928      	cbnz	r0, 800b00a <_calloc_r+0x1e>
 800affe:	4630      	mov	r0, r6
 800b000:	bd70      	pop	{r4, r5, r6, pc}
 800b002:	220c      	movs	r2, #12
 800b004:	6002      	str	r2, [r0, #0]
 800b006:	2600      	movs	r6, #0
 800b008:	e7f9      	b.n	800affe <_calloc_r+0x12>
 800b00a:	462a      	mov	r2, r5
 800b00c:	4621      	mov	r1, r4
 800b00e:	f7fd f891 	bl	8008134 <memset>
 800b012:	e7f4      	b.n	800affe <_calloc_r+0x12>

0800b014 <rshift>:
 800b014:	6903      	ldr	r3, [r0, #16]
 800b016:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b01a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b01e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b022:	f100 0414 	add.w	r4, r0, #20
 800b026:	dd45      	ble.n	800b0b4 <rshift+0xa0>
 800b028:	f011 011f 	ands.w	r1, r1, #31
 800b02c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b030:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b034:	d10c      	bne.n	800b050 <rshift+0x3c>
 800b036:	f100 0710 	add.w	r7, r0, #16
 800b03a:	4629      	mov	r1, r5
 800b03c:	42b1      	cmp	r1, r6
 800b03e:	d334      	bcc.n	800b0aa <rshift+0x96>
 800b040:	1a9b      	subs	r3, r3, r2
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	1eea      	subs	r2, r5, #3
 800b046:	4296      	cmp	r6, r2
 800b048:	bf38      	it	cc
 800b04a:	2300      	movcc	r3, #0
 800b04c:	4423      	add	r3, r4
 800b04e:	e015      	b.n	800b07c <rshift+0x68>
 800b050:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b054:	f1c1 0820 	rsb	r8, r1, #32
 800b058:	40cf      	lsrs	r7, r1
 800b05a:	f105 0e04 	add.w	lr, r5, #4
 800b05e:	46a1      	mov	r9, r4
 800b060:	4576      	cmp	r6, lr
 800b062:	46f4      	mov	ip, lr
 800b064:	d815      	bhi.n	800b092 <rshift+0x7e>
 800b066:	1a9a      	subs	r2, r3, r2
 800b068:	0092      	lsls	r2, r2, #2
 800b06a:	3a04      	subs	r2, #4
 800b06c:	3501      	adds	r5, #1
 800b06e:	42ae      	cmp	r6, r5
 800b070:	bf38      	it	cc
 800b072:	2200      	movcc	r2, #0
 800b074:	18a3      	adds	r3, r4, r2
 800b076:	50a7      	str	r7, [r4, r2]
 800b078:	b107      	cbz	r7, 800b07c <rshift+0x68>
 800b07a:	3304      	adds	r3, #4
 800b07c:	1b1a      	subs	r2, r3, r4
 800b07e:	42a3      	cmp	r3, r4
 800b080:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b084:	bf08      	it	eq
 800b086:	2300      	moveq	r3, #0
 800b088:	6102      	str	r2, [r0, #16]
 800b08a:	bf08      	it	eq
 800b08c:	6143      	streq	r3, [r0, #20]
 800b08e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b092:	f8dc c000 	ldr.w	ip, [ip]
 800b096:	fa0c fc08 	lsl.w	ip, ip, r8
 800b09a:	ea4c 0707 	orr.w	r7, ip, r7
 800b09e:	f849 7b04 	str.w	r7, [r9], #4
 800b0a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b0a6:	40cf      	lsrs	r7, r1
 800b0a8:	e7da      	b.n	800b060 <rshift+0x4c>
 800b0aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800b0ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800b0b2:	e7c3      	b.n	800b03c <rshift+0x28>
 800b0b4:	4623      	mov	r3, r4
 800b0b6:	e7e1      	b.n	800b07c <rshift+0x68>

0800b0b8 <__hexdig_fun>:
 800b0b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b0bc:	2b09      	cmp	r3, #9
 800b0be:	d802      	bhi.n	800b0c6 <__hexdig_fun+0xe>
 800b0c0:	3820      	subs	r0, #32
 800b0c2:	b2c0      	uxtb	r0, r0
 800b0c4:	4770      	bx	lr
 800b0c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b0ca:	2b05      	cmp	r3, #5
 800b0cc:	d801      	bhi.n	800b0d2 <__hexdig_fun+0x1a>
 800b0ce:	3847      	subs	r0, #71	@ 0x47
 800b0d0:	e7f7      	b.n	800b0c2 <__hexdig_fun+0xa>
 800b0d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b0d6:	2b05      	cmp	r3, #5
 800b0d8:	d801      	bhi.n	800b0de <__hexdig_fun+0x26>
 800b0da:	3827      	subs	r0, #39	@ 0x27
 800b0dc:	e7f1      	b.n	800b0c2 <__hexdig_fun+0xa>
 800b0de:	2000      	movs	r0, #0
 800b0e0:	4770      	bx	lr
	...

0800b0e4 <__gethex>:
 800b0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0e8:	b085      	sub	sp, #20
 800b0ea:	468a      	mov	sl, r1
 800b0ec:	9302      	str	r3, [sp, #8]
 800b0ee:	680b      	ldr	r3, [r1, #0]
 800b0f0:	9001      	str	r0, [sp, #4]
 800b0f2:	4690      	mov	r8, r2
 800b0f4:	1c9c      	adds	r4, r3, #2
 800b0f6:	46a1      	mov	r9, r4
 800b0f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b0fc:	2830      	cmp	r0, #48	@ 0x30
 800b0fe:	d0fa      	beq.n	800b0f6 <__gethex+0x12>
 800b100:	eba9 0303 	sub.w	r3, r9, r3
 800b104:	f1a3 0b02 	sub.w	fp, r3, #2
 800b108:	f7ff ffd6 	bl	800b0b8 <__hexdig_fun>
 800b10c:	4605      	mov	r5, r0
 800b10e:	2800      	cmp	r0, #0
 800b110:	d168      	bne.n	800b1e4 <__gethex+0x100>
 800b112:	49a0      	ldr	r1, [pc, #640]	@ (800b394 <__gethex+0x2b0>)
 800b114:	2201      	movs	r2, #1
 800b116:	4648      	mov	r0, r9
 800b118:	f7ff feee 	bl	800aef8 <strncmp>
 800b11c:	4607      	mov	r7, r0
 800b11e:	2800      	cmp	r0, #0
 800b120:	d167      	bne.n	800b1f2 <__gethex+0x10e>
 800b122:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b126:	4626      	mov	r6, r4
 800b128:	f7ff ffc6 	bl	800b0b8 <__hexdig_fun>
 800b12c:	2800      	cmp	r0, #0
 800b12e:	d062      	beq.n	800b1f6 <__gethex+0x112>
 800b130:	4623      	mov	r3, r4
 800b132:	7818      	ldrb	r0, [r3, #0]
 800b134:	2830      	cmp	r0, #48	@ 0x30
 800b136:	4699      	mov	r9, r3
 800b138:	f103 0301 	add.w	r3, r3, #1
 800b13c:	d0f9      	beq.n	800b132 <__gethex+0x4e>
 800b13e:	f7ff ffbb 	bl	800b0b8 <__hexdig_fun>
 800b142:	fab0 f580 	clz	r5, r0
 800b146:	096d      	lsrs	r5, r5, #5
 800b148:	f04f 0b01 	mov.w	fp, #1
 800b14c:	464a      	mov	r2, r9
 800b14e:	4616      	mov	r6, r2
 800b150:	3201      	adds	r2, #1
 800b152:	7830      	ldrb	r0, [r6, #0]
 800b154:	f7ff ffb0 	bl	800b0b8 <__hexdig_fun>
 800b158:	2800      	cmp	r0, #0
 800b15a:	d1f8      	bne.n	800b14e <__gethex+0x6a>
 800b15c:	498d      	ldr	r1, [pc, #564]	@ (800b394 <__gethex+0x2b0>)
 800b15e:	2201      	movs	r2, #1
 800b160:	4630      	mov	r0, r6
 800b162:	f7ff fec9 	bl	800aef8 <strncmp>
 800b166:	2800      	cmp	r0, #0
 800b168:	d13f      	bne.n	800b1ea <__gethex+0x106>
 800b16a:	b944      	cbnz	r4, 800b17e <__gethex+0x9a>
 800b16c:	1c74      	adds	r4, r6, #1
 800b16e:	4622      	mov	r2, r4
 800b170:	4616      	mov	r6, r2
 800b172:	3201      	adds	r2, #1
 800b174:	7830      	ldrb	r0, [r6, #0]
 800b176:	f7ff ff9f 	bl	800b0b8 <__hexdig_fun>
 800b17a:	2800      	cmp	r0, #0
 800b17c:	d1f8      	bne.n	800b170 <__gethex+0x8c>
 800b17e:	1ba4      	subs	r4, r4, r6
 800b180:	00a7      	lsls	r7, r4, #2
 800b182:	7833      	ldrb	r3, [r6, #0]
 800b184:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b188:	2b50      	cmp	r3, #80	@ 0x50
 800b18a:	d13e      	bne.n	800b20a <__gethex+0x126>
 800b18c:	7873      	ldrb	r3, [r6, #1]
 800b18e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b190:	d033      	beq.n	800b1fa <__gethex+0x116>
 800b192:	2b2d      	cmp	r3, #45	@ 0x2d
 800b194:	d034      	beq.n	800b200 <__gethex+0x11c>
 800b196:	1c71      	adds	r1, r6, #1
 800b198:	2400      	movs	r4, #0
 800b19a:	7808      	ldrb	r0, [r1, #0]
 800b19c:	f7ff ff8c 	bl	800b0b8 <__hexdig_fun>
 800b1a0:	1e43      	subs	r3, r0, #1
 800b1a2:	b2db      	uxtb	r3, r3
 800b1a4:	2b18      	cmp	r3, #24
 800b1a6:	d830      	bhi.n	800b20a <__gethex+0x126>
 800b1a8:	f1a0 0210 	sub.w	r2, r0, #16
 800b1ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b1b0:	f7ff ff82 	bl	800b0b8 <__hexdig_fun>
 800b1b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b1b8:	fa5f fc8c 	uxtb.w	ip, ip
 800b1bc:	f1bc 0f18 	cmp.w	ip, #24
 800b1c0:	f04f 030a 	mov.w	r3, #10
 800b1c4:	d91e      	bls.n	800b204 <__gethex+0x120>
 800b1c6:	b104      	cbz	r4, 800b1ca <__gethex+0xe6>
 800b1c8:	4252      	negs	r2, r2
 800b1ca:	4417      	add	r7, r2
 800b1cc:	f8ca 1000 	str.w	r1, [sl]
 800b1d0:	b1ed      	cbz	r5, 800b20e <__gethex+0x12a>
 800b1d2:	f1bb 0f00 	cmp.w	fp, #0
 800b1d6:	bf0c      	ite	eq
 800b1d8:	2506      	moveq	r5, #6
 800b1da:	2500      	movne	r5, #0
 800b1dc:	4628      	mov	r0, r5
 800b1de:	b005      	add	sp, #20
 800b1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e4:	2500      	movs	r5, #0
 800b1e6:	462c      	mov	r4, r5
 800b1e8:	e7b0      	b.n	800b14c <__gethex+0x68>
 800b1ea:	2c00      	cmp	r4, #0
 800b1ec:	d1c7      	bne.n	800b17e <__gethex+0x9a>
 800b1ee:	4627      	mov	r7, r4
 800b1f0:	e7c7      	b.n	800b182 <__gethex+0x9e>
 800b1f2:	464e      	mov	r6, r9
 800b1f4:	462f      	mov	r7, r5
 800b1f6:	2501      	movs	r5, #1
 800b1f8:	e7c3      	b.n	800b182 <__gethex+0x9e>
 800b1fa:	2400      	movs	r4, #0
 800b1fc:	1cb1      	adds	r1, r6, #2
 800b1fe:	e7cc      	b.n	800b19a <__gethex+0xb6>
 800b200:	2401      	movs	r4, #1
 800b202:	e7fb      	b.n	800b1fc <__gethex+0x118>
 800b204:	fb03 0002 	mla	r0, r3, r2, r0
 800b208:	e7ce      	b.n	800b1a8 <__gethex+0xc4>
 800b20a:	4631      	mov	r1, r6
 800b20c:	e7de      	b.n	800b1cc <__gethex+0xe8>
 800b20e:	eba6 0309 	sub.w	r3, r6, r9
 800b212:	3b01      	subs	r3, #1
 800b214:	4629      	mov	r1, r5
 800b216:	2b07      	cmp	r3, #7
 800b218:	dc0a      	bgt.n	800b230 <__gethex+0x14c>
 800b21a:	9801      	ldr	r0, [sp, #4]
 800b21c:	f7fd ff7c 	bl	8009118 <_Balloc>
 800b220:	4604      	mov	r4, r0
 800b222:	b940      	cbnz	r0, 800b236 <__gethex+0x152>
 800b224:	4b5c      	ldr	r3, [pc, #368]	@ (800b398 <__gethex+0x2b4>)
 800b226:	4602      	mov	r2, r0
 800b228:	21e4      	movs	r1, #228	@ 0xe4
 800b22a:	485c      	ldr	r0, [pc, #368]	@ (800b39c <__gethex+0x2b8>)
 800b22c:	f7ff fec0 	bl	800afb0 <__assert_func>
 800b230:	3101      	adds	r1, #1
 800b232:	105b      	asrs	r3, r3, #1
 800b234:	e7ef      	b.n	800b216 <__gethex+0x132>
 800b236:	f100 0a14 	add.w	sl, r0, #20
 800b23a:	2300      	movs	r3, #0
 800b23c:	4655      	mov	r5, sl
 800b23e:	469b      	mov	fp, r3
 800b240:	45b1      	cmp	r9, r6
 800b242:	d337      	bcc.n	800b2b4 <__gethex+0x1d0>
 800b244:	f845 bb04 	str.w	fp, [r5], #4
 800b248:	eba5 050a 	sub.w	r5, r5, sl
 800b24c:	10ad      	asrs	r5, r5, #2
 800b24e:	6125      	str	r5, [r4, #16]
 800b250:	4658      	mov	r0, fp
 800b252:	f7fe f853 	bl	80092fc <__hi0bits>
 800b256:	016d      	lsls	r5, r5, #5
 800b258:	f8d8 6000 	ldr.w	r6, [r8]
 800b25c:	1a2d      	subs	r5, r5, r0
 800b25e:	42b5      	cmp	r5, r6
 800b260:	dd54      	ble.n	800b30c <__gethex+0x228>
 800b262:	1bad      	subs	r5, r5, r6
 800b264:	4629      	mov	r1, r5
 800b266:	4620      	mov	r0, r4
 800b268:	f7fe fbdf 	bl	8009a2a <__any_on>
 800b26c:	4681      	mov	r9, r0
 800b26e:	b178      	cbz	r0, 800b290 <__gethex+0x1ac>
 800b270:	1e6b      	subs	r3, r5, #1
 800b272:	1159      	asrs	r1, r3, #5
 800b274:	f003 021f 	and.w	r2, r3, #31
 800b278:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b27c:	f04f 0901 	mov.w	r9, #1
 800b280:	fa09 f202 	lsl.w	r2, r9, r2
 800b284:	420a      	tst	r2, r1
 800b286:	d003      	beq.n	800b290 <__gethex+0x1ac>
 800b288:	454b      	cmp	r3, r9
 800b28a:	dc36      	bgt.n	800b2fa <__gethex+0x216>
 800b28c:	f04f 0902 	mov.w	r9, #2
 800b290:	4629      	mov	r1, r5
 800b292:	4620      	mov	r0, r4
 800b294:	f7ff febe 	bl	800b014 <rshift>
 800b298:	442f      	add	r7, r5
 800b29a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b29e:	42bb      	cmp	r3, r7
 800b2a0:	da42      	bge.n	800b328 <__gethex+0x244>
 800b2a2:	9801      	ldr	r0, [sp, #4]
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	f7fd ff77 	bl	8009198 <_Bfree>
 800b2aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	6013      	str	r3, [r2, #0]
 800b2b0:	25a3      	movs	r5, #163	@ 0xa3
 800b2b2:	e793      	b.n	800b1dc <__gethex+0xf8>
 800b2b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b2b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b2ba:	d012      	beq.n	800b2e2 <__gethex+0x1fe>
 800b2bc:	2b20      	cmp	r3, #32
 800b2be:	d104      	bne.n	800b2ca <__gethex+0x1e6>
 800b2c0:	f845 bb04 	str.w	fp, [r5], #4
 800b2c4:	f04f 0b00 	mov.w	fp, #0
 800b2c8:	465b      	mov	r3, fp
 800b2ca:	7830      	ldrb	r0, [r6, #0]
 800b2cc:	9303      	str	r3, [sp, #12]
 800b2ce:	f7ff fef3 	bl	800b0b8 <__hexdig_fun>
 800b2d2:	9b03      	ldr	r3, [sp, #12]
 800b2d4:	f000 000f 	and.w	r0, r0, #15
 800b2d8:	4098      	lsls	r0, r3
 800b2da:	ea4b 0b00 	orr.w	fp, fp, r0
 800b2de:	3304      	adds	r3, #4
 800b2e0:	e7ae      	b.n	800b240 <__gethex+0x15c>
 800b2e2:	45b1      	cmp	r9, r6
 800b2e4:	d8ea      	bhi.n	800b2bc <__gethex+0x1d8>
 800b2e6:	492b      	ldr	r1, [pc, #172]	@ (800b394 <__gethex+0x2b0>)
 800b2e8:	9303      	str	r3, [sp, #12]
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	f7ff fe03 	bl	800aef8 <strncmp>
 800b2f2:	9b03      	ldr	r3, [sp, #12]
 800b2f4:	2800      	cmp	r0, #0
 800b2f6:	d1e1      	bne.n	800b2bc <__gethex+0x1d8>
 800b2f8:	e7a2      	b.n	800b240 <__gethex+0x15c>
 800b2fa:	1ea9      	subs	r1, r5, #2
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f7fe fb94 	bl	8009a2a <__any_on>
 800b302:	2800      	cmp	r0, #0
 800b304:	d0c2      	beq.n	800b28c <__gethex+0x1a8>
 800b306:	f04f 0903 	mov.w	r9, #3
 800b30a:	e7c1      	b.n	800b290 <__gethex+0x1ac>
 800b30c:	da09      	bge.n	800b322 <__gethex+0x23e>
 800b30e:	1b75      	subs	r5, r6, r5
 800b310:	4621      	mov	r1, r4
 800b312:	9801      	ldr	r0, [sp, #4]
 800b314:	462a      	mov	r2, r5
 800b316:	f7fe f94f 	bl	80095b8 <__lshift>
 800b31a:	1b7f      	subs	r7, r7, r5
 800b31c:	4604      	mov	r4, r0
 800b31e:	f100 0a14 	add.w	sl, r0, #20
 800b322:	f04f 0900 	mov.w	r9, #0
 800b326:	e7b8      	b.n	800b29a <__gethex+0x1b6>
 800b328:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b32c:	42bd      	cmp	r5, r7
 800b32e:	dd6f      	ble.n	800b410 <__gethex+0x32c>
 800b330:	1bed      	subs	r5, r5, r7
 800b332:	42ae      	cmp	r6, r5
 800b334:	dc34      	bgt.n	800b3a0 <__gethex+0x2bc>
 800b336:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d022      	beq.n	800b384 <__gethex+0x2a0>
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d024      	beq.n	800b38c <__gethex+0x2a8>
 800b342:	2b01      	cmp	r3, #1
 800b344:	d115      	bne.n	800b372 <__gethex+0x28e>
 800b346:	42ae      	cmp	r6, r5
 800b348:	d113      	bne.n	800b372 <__gethex+0x28e>
 800b34a:	2e01      	cmp	r6, #1
 800b34c:	d10b      	bne.n	800b366 <__gethex+0x282>
 800b34e:	9a02      	ldr	r2, [sp, #8]
 800b350:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b354:	6013      	str	r3, [r2, #0]
 800b356:	2301      	movs	r3, #1
 800b358:	6123      	str	r3, [r4, #16]
 800b35a:	f8ca 3000 	str.w	r3, [sl]
 800b35e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b360:	2562      	movs	r5, #98	@ 0x62
 800b362:	601c      	str	r4, [r3, #0]
 800b364:	e73a      	b.n	800b1dc <__gethex+0xf8>
 800b366:	1e71      	subs	r1, r6, #1
 800b368:	4620      	mov	r0, r4
 800b36a:	f7fe fb5e 	bl	8009a2a <__any_on>
 800b36e:	2800      	cmp	r0, #0
 800b370:	d1ed      	bne.n	800b34e <__gethex+0x26a>
 800b372:	9801      	ldr	r0, [sp, #4]
 800b374:	4621      	mov	r1, r4
 800b376:	f7fd ff0f 	bl	8009198 <_Bfree>
 800b37a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b37c:	2300      	movs	r3, #0
 800b37e:	6013      	str	r3, [r2, #0]
 800b380:	2550      	movs	r5, #80	@ 0x50
 800b382:	e72b      	b.n	800b1dc <__gethex+0xf8>
 800b384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b386:	2b00      	cmp	r3, #0
 800b388:	d1f3      	bne.n	800b372 <__gethex+0x28e>
 800b38a:	e7e0      	b.n	800b34e <__gethex+0x26a>
 800b38c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1dd      	bne.n	800b34e <__gethex+0x26a>
 800b392:	e7ee      	b.n	800b372 <__gethex+0x28e>
 800b394:	0800bbaf 	.word	0x0800bbaf
 800b398:	0800bb45 	.word	0x0800bb45
 800b39c:	0800bc06 	.word	0x0800bc06
 800b3a0:	1e6f      	subs	r7, r5, #1
 800b3a2:	f1b9 0f00 	cmp.w	r9, #0
 800b3a6:	d130      	bne.n	800b40a <__gethex+0x326>
 800b3a8:	b127      	cbz	r7, 800b3b4 <__gethex+0x2d0>
 800b3aa:	4639      	mov	r1, r7
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f7fe fb3c 	bl	8009a2a <__any_on>
 800b3b2:	4681      	mov	r9, r0
 800b3b4:	117a      	asrs	r2, r7, #5
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b3bc:	f007 071f 	and.w	r7, r7, #31
 800b3c0:	40bb      	lsls	r3, r7
 800b3c2:	4213      	tst	r3, r2
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	bf18      	it	ne
 800b3ca:	f049 0902 	orrne.w	r9, r9, #2
 800b3ce:	f7ff fe21 	bl	800b014 <rshift>
 800b3d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b3d6:	1b76      	subs	r6, r6, r5
 800b3d8:	2502      	movs	r5, #2
 800b3da:	f1b9 0f00 	cmp.w	r9, #0
 800b3de:	d047      	beq.n	800b470 <__gethex+0x38c>
 800b3e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d015      	beq.n	800b414 <__gethex+0x330>
 800b3e8:	2b03      	cmp	r3, #3
 800b3ea:	d017      	beq.n	800b41c <__gethex+0x338>
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d109      	bne.n	800b404 <__gethex+0x320>
 800b3f0:	f019 0f02 	tst.w	r9, #2
 800b3f4:	d006      	beq.n	800b404 <__gethex+0x320>
 800b3f6:	f8da 3000 	ldr.w	r3, [sl]
 800b3fa:	ea49 0903 	orr.w	r9, r9, r3
 800b3fe:	f019 0f01 	tst.w	r9, #1
 800b402:	d10e      	bne.n	800b422 <__gethex+0x33e>
 800b404:	f045 0510 	orr.w	r5, r5, #16
 800b408:	e032      	b.n	800b470 <__gethex+0x38c>
 800b40a:	f04f 0901 	mov.w	r9, #1
 800b40e:	e7d1      	b.n	800b3b4 <__gethex+0x2d0>
 800b410:	2501      	movs	r5, #1
 800b412:	e7e2      	b.n	800b3da <__gethex+0x2f6>
 800b414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b416:	f1c3 0301 	rsb	r3, r3, #1
 800b41a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b41c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d0f0      	beq.n	800b404 <__gethex+0x320>
 800b422:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b426:	f104 0314 	add.w	r3, r4, #20
 800b42a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b42e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b432:	f04f 0c00 	mov.w	ip, #0
 800b436:	4618      	mov	r0, r3
 800b438:	f853 2b04 	ldr.w	r2, [r3], #4
 800b43c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b440:	d01b      	beq.n	800b47a <__gethex+0x396>
 800b442:	3201      	adds	r2, #1
 800b444:	6002      	str	r2, [r0, #0]
 800b446:	2d02      	cmp	r5, #2
 800b448:	f104 0314 	add.w	r3, r4, #20
 800b44c:	d13c      	bne.n	800b4c8 <__gethex+0x3e4>
 800b44e:	f8d8 2000 	ldr.w	r2, [r8]
 800b452:	3a01      	subs	r2, #1
 800b454:	42b2      	cmp	r2, r6
 800b456:	d109      	bne.n	800b46c <__gethex+0x388>
 800b458:	1171      	asrs	r1, r6, #5
 800b45a:	2201      	movs	r2, #1
 800b45c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b460:	f006 061f 	and.w	r6, r6, #31
 800b464:	fa02 f606 	lsl.w	r6, r2, r6
 800b468:	421e      	tst	r6, r3
 800b46a:	d13a      	bne.n	800b4e2 <__gethex+0x3fe>
 800b46c:	f045 0520 	orr.w	r5, r5, #32
 800b470:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b472:	601c      	str	r4, [r3, #0]
 800b474:	9b02      	ldr	r3, [sp, #8]
 800b476:	601f      	str	r7, [r3, #0]
 800b478:	e6b0      	b.n	800b1dc <__gethex+0xf8>
 800b47a:	4299      	cmp	r1, r3
 800b47c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b480:	d8d9      	bhi.n	800b436 <__gethex+0x352>
 800b482:	68a3      	ldr	r3, [r4, #8]
 800b484:	459b      	cmp	fp, r3
 800b486:	db17      	blt.n	800b4b8 <__gethex+0x3d4>
 800b488:	6861      	ldr	r1, [r4, #4]
 800b48a:	9801      	ldr	r0, [sp, #4]
 800b48c:	3101      	adds	r1, #1
 800b48e:	f7fd fe43 	bl	8009118 <_Balloc>
 800b492:	4681      	mov	r9, r0
 800b494:	b918      	cbnz	r0, 800b49e <__gethex+0x3ba>
 800b496:	4b1a      	ldr	r3, [pc, #104]	@ (800b500 <__gethex+0x41c>)
 800b498:	4602      	mov	r2, r0
 800b49a:	2184      	movs	r1, #132	@ 0x84
 800b49c:	e6c5      	b.n	800b22a <__gethex+0x146>
 800b49e:	6922      	ldr	r2, [r4, #16]
 800b4a0:	3202      	adds	r2, #2
 800b4a2:	f104 010c 	add.w	r1, r4, #12
 800b4a6:	0092      	lsls	r2, r2, #2
 800b4a8:	300c      	adds	r0, #12
 800b4aa:	f7ff fd69 	bl	800af80 <memcpy>
 800b4ae:	4621      	mov	r1, r4
 800b4b0:	9801      	ldr	r0, [sp, #4]
 800b4b2:	f7fd fe71 	bl	8009198 <_Bfree>
 800b4b6:	464c      	mov	r4, r9
 800b4b8:	6923      	ldr	r3, [r4, #16]
 800b4ba:	1c5a      	adds	r2, r3, #1
 800b4bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4c0:	6122      	str	r2, [r4, #16]
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	615a      	str	r2, [r3, #20]
 800b4c6:	e7be      	b.n	800b446 <__gethex+0x362>
 800b4c8:	6922      	ldr	r2, [r4, #16]
 800b4ca:	455a      	cmp	r2, fp
 800b4cc:	dd0b      	ble.n	800b4e6 <__gethex+0x402>
 800b4ce:	2101      	movs	r1, #1
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	f7ff fd9f 	bl	800b014 <rshift>
 800b4d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4da:	3701      	adds	r7, #1
 800b4dc:	42bb      	cmp	r3, r7
 800b4de:	f6ff aee0 	blt.w	800b2a2 <__gethex+0x1be>
 800b4e2:	2501      	movs	r5, #1
 800b4e4:	e7c2      	b.n	800b46c <__gethex+0x388>
 800b4e6:	f016 061f 	ands.w	r6, r6, #31
 800b4ea:	d0fa      	beq.n	800b4e2 <__gethex+0x3fe>
 800b4ec:	4453      	add	r3, sl
 800b4ee:	f1c6 0620 	rsb	r6, r6, #32
 800b4f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b4f6:	f7fd ff01 	bl	80092fc <__hi0bits>
 800b4fa:	42b0      	cmp	r0, r6
 800b4fc:	dbe7      	blt.n	800b4ce <__gethex+0x3ea>
 800b4fe:	e7f0      	b.n	800b4e2 <__gethex+0x3fe>
 800b500:	0800bb45 	.word	0x0800bb45

0800b504 <L_shift>:
 800b504:	f1c2 0208 	rsb	r2, r2, #8
 800b508:	0092      	lsls	r2, r2, #2
 800b50a:	b570      	push	{r4, r5, r6, lr}
 800b50c:	f1c2 0620 	rsb	r6, r2, #32
 800b510:	6843      	ldr	r3, [r0, #4]
 800b512:	6804      	ldr	r4, [r0, #0]
 800b514:	fa03 f506 	lsl.w	r5, r3, r6
 800b518:	432c      	orrs	r4, r5
 800b51a:	40d3      	lsrs	r3, r2
 800b51c:	6004      	str	r4, [r0, #0]
 800b51e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b522:	4288      	cmp	r0, r1
 800b524:	d3f4      	bcc.n	800b510 <L_shift+0xc>
 800b526:	bd70      	pop	{r4, r5, r6, pc}

0800b528 <__match>:
 800b528:	b530      	push	{r4, r5, lr}
 800b52a:	6803      	ldr	r3, [r0, #0]
 800b52c:	3301      	adds	r3, #1
 800b52e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b532:	b914      	cbnz	r4, 800b53a <__match+0x12>
 800b534:	6003      	str	r3, [r0, #0]
 800b536:	2001      	movs	r0, #1
 800b538:	bd30      	pop	{r4, r5, pc}
 800b53a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b53e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b542:	2d19      	cmp	r5, #25
 800b544:	bf98      	it	ls
 800b546:	3220      	addls	r2, #32
 800b548:	42a2      	cmp	r2, r4
 800b54a:	d0f0      	beq.n	800b52e <__match+0x6>
 800b54c:	2000      	movs	r0, #0
 800b54e:	e7f3      	b.n	800b538 <__match+0x10>

0800b550 <__hexnan>:
 800b550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b554:	680b      	ldr	r3, [r1, #0]
 800b556:	6801      	ldr	r1, [r0, #0]
 800b558:	115e      	asrs	r6, r3, #5
 800b55a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b55e:	f013 031f 	ands.w	r3, r3, #31
 800b562:	b087      	sub	sp, #28
 800b564:	bf18      	it	ne
 800b566:	3604      	addne	r6, #4
 800b568:	2500      	movs	r5, #0
 800b56a:	1f37      	subs	r7, r6, #4
 800b56c:	4682      	mov	sl, r0
 800b56e:	4690      	mov	r8, r2
 800b570:	9301      	str	r3, [sp, #4]
 800b572:	f846 5c04 	str.w	r5, [r6, #-4]
 800b576:	46b9      	mov	r9, r7
 800b578:	463c      	mov	r4, r7
 800b57a:	9502      	str	r5, [sp, #8]
 800b57c:	46ab      	mov	fp, r5
 800b57e:	784a      	ldrb	r2, [r1, #1]
 800b580:	1c4b      	adds	r3, r1, #1
 800b582:	9303      	str	r3, [sp, #12]
 800b584:	b342      	cbz	r2, 800b5d8 <__hexnan+0x88>
 800b586:	4610      	mov	r0, r2
 800b588:	9105      	str	r1, [sp, #20]
 800b58a:	9204      	str	r2, [sp, #16]
 800b58c:	f7ff fd94 	bl	800b0b8 <__hexdig_fun>
 800b590:	2800      	cmp	r0, #0
 800b592:	d151      	bne.n	800b638 <__hexnan+0xe8>
 800b594:	9a04      	ldr	r2, [sp, #16]
 800b596:	9905      	ldr	r1, [sp, #20]
 800b598:	2a20      	cmp	r2, #32
 800b59a:	d818      	bhi.n	800b5ce <__hexnan+0x7e>
 800b59c:	9b02      	ldr	r3, [sp, #8]
 800b59e:	459b      	cmp	fp, r3
 800b5a0:	dd13      	ble.n	800b5ca <__hexnan+0x7a>
 800b5a2:	454c      	cmp	r4, r9
 800b5a4:	d206      	bcs.n	800b5b4 <__hexnan+0x64>
 800b5a6:	2d07      	cmp	r5, #7
 800b5a8:	dc04      	bgt.n	800b5b4 <__hexnan+0x64>
 800b5aa:	462a      	mov	r2, r5
 800b5ac:	4649      	mov	r1, r9
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f7ff ffa8 	bl	800b504 <L_shift>
 800b5b4:	4544      	cmp	r4, r8
 800b5b6:	d952      	bls.n	800b65e <__hexnan+0x10e>
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	f1a4 0904 	sub.w	r9, r4, #4
 800b5be:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5c2:	f8cd b008 	str.w	fp, [sp, #8]
 800b5c6:	464c      	mov	r4, r9
 800b5c8:	461d      	mov	r5, r3
 800b5ca:	9903      	ldr	r1, [sp, #12]
 800b5cc:	e7d7      	b.n	800b57e <__hexnan+0x2e>
 800b5ce:	2a29      	cmp	r2, #41	@ 0x29
 800b5d0:	d157      	bne.n	800b682 <__hexnan+0x132>
 800b5d2:	3102      	adds	r1, #2
 800b5d4:	f8ca 1000 	str.w	r1, [sl]
 800b5d8:	f1bb 0f00 	cmp.w	fp, #0
 800b5dc:	d051      	beq.n	800b682 <__hexnan+0x132>
 800b5de:	454c      	cmp	r4, r9
 800b5e0:	d206      	bcs.n	800b5f0 <__hexnan+0xa0>
 800b5e2:	2d07      	cmp	r5, #7
 800b5e4:	dc04      	bgt.n	800b5f0 <__hexnan+0xa0>
 800b5e6:	462a      	mov	r2, r5
 800b5e8:	4649      	mov	r1, r9
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f7ff ff8a 	bl	800b504 <L_shift>
 800b5f0:	4544      	cmp	r4, r8
 800b5f2:	d936      	bls.n	800b662 <__hexnan+0x112>
 800b5f4:	f1a8 0204 	sub.w	r2, r8, #4
 800b5f8:	4623      	mov	r3, r4
 800b5fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800b5fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800b602:	429f      	cmp	r7, r3
 800b604:	d2f9      	bcs.n	800b5fa <__hexnan+0xaa>
 800b606:	1b3b      	subs	r3, r7, r4
 800b608:	f023 0303 	bic.w	r3, r3, #3
 800b60c:	3304      	adds	r3, #4
 800b60e:	3401      	adds	r4, #1
 800b610:	3e03      	subs	r6, #3
 800b612:	42b4      	cmp	r4, r6
 800b614:	bf88      	it	hi
 800b616:	2304      	movhi	r3, #4
 800b618:	4443      	add	r3, r8
 800b61a:	2200      	movs	r2, #0
 800b61c:	f843 2b04 	str.w	r2, [r3], #4
 800b620:	429f      	cmp	r7, r3
 800b622:	d2fb      	bcs.n	800b61c <__hexnan+0xcc>
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	b91b      	cbnz	r3, 800b630 <__hexnan+0xe0>
 800b628:	4547      	cmp	r7, r8
 800b62a:	d128      	bne.n	800b67e <__hexnan+0x12e>
 800b62c:	2301      	movs	r3, #1
 800b62e:	603b      	str	r3, [r7, #0]
 800b630:	2005      	movs	r0, #5
 800b632:	b007      	add	sp, #28
 800b634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b638:	3501      	adds	r5, #1
 800b63a:	2d08      	cmp	r5, #8
 800b63c:	f10b 0b01 	add.w	fp, fp, #1
 800b640:	dd06      	ble.n	800b650 <__hexnan+0x100>
 800b642:	4544      	cmp	r4, r8
 800b644:	d9c1      	bls.n	800b5ca <__hexnan+0x7a>
 800b646:	2300      	movs	r3, #0
 800b648:	f844 3c04 	str.w	r3, [r4, #-4]
 800b64c:	2501      	movs	r5, #1
 800b64e:	3c04      	subs	r4, #4
 800b650:	6822      	ldr	r2, [r4, #0]
 800b652:	f000 000f 	and.w	r0, r0, #15
 800b656:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b65a:	6020      	str	r0, [r4, #0]
 800b65c:	e7b5      	b.n	800b5ca <__hexnan+0x7a>
 800b65e:	2508      	movs	r5, #8
 800b660:	e7b3      	b.n	800b5ca <__hexnan+0x7a>
 800b662:	9b01      	ldr	r3, [sp, #4]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d0dd      	beq.n	800b624 <__hexnan+0xd4>
 800b668:	f1c3 0320 	rsb	r3, r3, #32
 800b66c:	f04f 32ff 	mov.w	r2, #4294967295
 800b670:	40da      	lsrs	r2, r3
 800b672:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b676:	4013      	ands	r3, r2
 800b678:	f846 3c04 	str.w	r3, [r6, #-4]
 800b67c:	e7d2      	b.n	800b624 <__hexnan+0xd4>
 800b67e:	3f04      	subs	r7, #4
 800b680:	e7d0      	b.n	800b624 <__hexnan+0xd4>
 800b682:	2004      	movs	r0, #4
 800b684:	e7d5      	b.n	800b632 <__hexnan+0xe2>

0800b686 <__ascii_mbtowc>:
 800b686:	b082      	sub	sp, #8
 800b688:	b901      	cbnz	r1, 800b68c <__ascii_mbtowc+0x6>
 800b68a:	a901      	add	r1, sp, #4
 800b68c:	b142      	cbz	r2, 800b6a0 <__ascii_mbtowc+0x1a>
 800b68e:	b14b      	cbz	r3, 800b6a4 <__ascii_mbtowc+0x1e>
 800b690:	7813      	ldrb	r3, [r2, #0]
 800b692:	600b      	str	r3, [r1, #0]
 800b694:	7812      	ldrb	r2, [r2, #0]
 800b696:	1e10      	subs	r0, r2, #0
 800b698:	bf18      	it	ne
 800b69a:	2001      	movne	r0, #1
 800b69c:	b002      	add	sp, #8
 800b69e:	4770      	bx	lr
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	e7fb      	b.n	800b69c <__ascii_mbtowc+0x16>
 800b6a4:	f06f 0001 	mvn.w	r0, #1
 800b6a8:	e7f8      	b.n	800b69c <__ascii_mbtowc+0x16>

0800b6aa <_realloc_r>:
 800b6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ae:	4607      	mov	r7, r0
 800b6b0:	4614      	mov	r4, r2
 800b6b2:	460d      	mov	r5, r1
 800b6b4:	b921      	cbnz	r1, 800b6c0 <_realloc_r+0x16>
 800b6b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ba:	4611      	mov	r1, r2
 800b6bc:	f7fd bca0 	b.w	8009000 <_malloc_r>
 800b6c0:	b92a      	cbnz	r2, 800b6ce <_realloc_r+0x24>
 800b6c2:	f7fd fc29 	bl	8008f18 <_free_r>
 800b6c6:	4625      	mov	r5, r4
 800b6c8:	4628      	mov	r0, r5
 800b6ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6ce:	f000 f840 	bl	800b752 <_malloc_usable_size_r>
 800b6d2:	4284      	cmp	r4, r0
 800b6d4:	4606      	mov	r6, r0
 800b6d6:	d802      	bhi.n	800b6de <_realloc_r+0x34>
 800b6d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b6dc:	d8f4      	bhi.n	800b6c8 <_realloc_r+0x1e>
 800b6de:	4621      	mov	r1, r4
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	f7fd fc8d 	bl	8009000 <_malloc_r>
 800b6e6:	4680      	mov	r8, r0
 800b6e8:	b908      	cbnz	r0, 800b6ee <_realloc_r+0x44>
 800b6ea:	4645      	mov	r5, r8
 800b6ec:	e7ec      	b.n	800b6c8 <_realloc_r+0x1e>
 800b6ee:	42b4      	cmp	r4, r6
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	bf28      	it	cs
 800b6f6:	4632      	movcs	r2, r6
 800b6f8:	f7ff fc42 	bl	800af80 <memcpy>
 800b6fc:	4629      	mov	r1, r5
 800b6fe:	4638      	mov	r0, r7
 800b700:	f7fd fc0a 	bl	8008f18 <_free_r>
 800b704:	e7f1      	b.n	800b6ea <_realloc_r+0x40>

0800b706 <__ascii_wctomb>:
 800b706:	4603      	mov	r3, r0
 800b708:	4608      	mov	r0, r1
 800b70a:	b141      	cbz	r1, 800b71e <__ascii_wctomb+0x18>
 800b70c:	2aff      	cmp	r2, #255	@ 0xff
 800b70e:	d904      	bls.n	800b71a <__ascii_wctomb+0x14>
 800b710:	228a      	movs	r2, #138	@ 0x8a
 800b712:	601a      	str	r2, [r3, #0]
 800b714:	f04f 30ff 	mov.w	r0, #4294967295
 800b718:	4770      	bx	lr
 800b71a:	700a      	strb	r2, [r1, #0]
 800b71c:	2001      	movs	r0, #1
 800b71e:	4770      	bx	lr

0800b720 <fiprintf>:
 800b720:	b40e      	push	{r1, r2, r3}
 800b722:	b503      	push	{r0, r1, lr}
 800b724:	4601      	mov	r1, r0
 800b726:	ab03      	add	r3, sp, #12
 800b728:	4805      	ldr	r0, [pc, #20]	@ (800b740 <fiprintf+0x20>)
 800b72a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b72e:	6800      	ldr	r0, [r0, #0]
 800b730:	9301      	str	r3, [sp, #4]
 800b732:	f7ff f9a1 	bl	800aa78 <_vfiprintf_r>
 800b736:	b002      	add	sp, #8
 800b738:	f85d eb04 	ldr.w	lr, [sp], #4
 800b73c:	b003      	add	sp, #12
 800b73e:	4770      	bx	lr
 800b740:	20000060 	.word	0x20000060

0800b744 <abort>:
 800b744:	b508      	push	{r3, lr}
 800b746:	2006      	movs	r0, #6
 800b748:	f000 f834 	bl	800b7b4 <raise>
 800b74c:	2001      	movs	r0, #1
 800b74e:	f7f6 fed5 	bl	80024fc <_exit>

0800b752 <_malloc_usable_size_r>:
 800b752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b756:	1f18      	subs	r0, r3, #4
 800b758:	2b00      	cmp	r3, #0
 800b75a:	bfbc      	itt	lt
 800b75c:	580b      	ldrlt	r3, [r1, r0]
 800b75e:	18c0      	addlt	r0, r0, r3
 800b760:	4770      	bx	lr

0800b762 <_raise_r>:
 800b762:	291f      	cmp	r1, #31
 800b764:	b538      	push	{r3, r4, r5, lr}
 800b766:	4605      	mov	r5, r0
 800b768:	460c      	mov	r4, r1
 800b76a:	d904      	bls.n	800b776 <_raise_r+0x14>
 800b76c:	2316      	movs	r3, #22
 800b76e:	6003      	str	r3, [r0, #0]
 800b770:	f04f 30ff 	mov.w	r0, #4294967295
 800b774:	bd38      	pop	{r3, r4, r5, pc}
 800b776:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b778:	b112      	cbz	r2, 800b780 <_raise_r+0x1e>
 800b77a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b77e:	b94b      	cbnz	r3, 800b794 <_raise_r+0x32>
 800b780:	4628      	mov	r0, r5
 800b782:	f000 f831 	bl	800b7e8 <_getpid_r>
 800b786:	4622      	mov	r2, r4
 800b788:	4601      	mov	r1, r0
 800b78a:	4628      	mov	r0, r5
 800b78c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b790:	f000 b818 	b.w	800b7c4 <_kill_r>
 800b794:	2b01      	cmp	r3, #1
 800b796:	d00a      	beq.n	800b7ae <_raise_r+0x4c>
 800b798:	1c59      	adds	r1, r3, #1
 800b79a:	d103      	bne.n	800b7a4 <_raise_r+0x42>
 800b79c:	2316      	movs	r3, #22
 800b79e:	6003      	str	r3, [r0, #0]
 800b7a0:	2001      	movs	r0, #1
 800b7a2:	e7e7      	b.n	800b774 <_raise_r+0x12>
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	4798      	blx	r3
 800b7ae:	2000      	movs	r0, #0
 800b7b0:	e7e0      	b.n	800b774 <_raise_r+0x12>
	...

0800b7b4 <raise>:
 800b7b4:	4b02      	ldr	r3, [pc, #8]	@ (800b7c0 <raise+0xc>)
 800b7b6:	4601      	mov	r1, r0
 800b7b8:	6818      	ldr	r0, [r3, #0]
 800b7ba:	f7ff bfd2 	b.w	800b762 <_raise_r>
 800b7be:	bf00      	nop
 800b7c0:	20000060 	.word	0x20000060

0800b7c4 <_kill_r>:
 800b7c4:	b538      	push	{r3, r4, r5, lr}
 800b7c6:	4d07      	ldr	r5, [pc, #28]	@ (800b7e4 <_kill_r+0x20>)
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	4608      	mov	r0, r1
 800b7ce:	4611      	mov	r1, r2
 800b7d0:	602b      	str	r3, [r5, #0]
 800b7d2:	f7f6 fe83 	bl	80024dc <_kill>
 800b7d6:	1c43      	adds	r3, r0, #1
 800b7d8:	d102      	bne.n	800b7e0 <_kill_r+0x1c>
 800b7da:	682b      	ldr	r3, [r5, #0]
 800b7dc:	b103      	cbz	r3, 800b7e0 <_kill_r+0x1c>
 800b7de:	6023      	str	r3, [r4, #0]
 800b7e0:	bd38      	pop	{r3, r4, r5, pc}
 800b7e2:	bf00      	nop
 800b7e4:	2000066c 	.word	0x2000066c

0800b7e8 <_getpid_r>:
 800b7e8:	f7f6 be70 	b.w	80024cc <_getpid>

0800b7ec <_init>:
 800b7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ee:	bf00      	nop
 800b7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7f2:	bc08      	pop	{r3}
 800b7f4:	469e      	mov	lr, r3
 800b7f6:	4770      	bx	lr

0800b7f8 <_fini>:
 800b7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fa:	bf00      	nop
 800b7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7fe:	bc08      	pop	{r3}
 800b800:	469e      	mov	lr, r3
 800b802:	4770      	bx	lr
