module top_module (
    input  [7:0] code,
    output reg [3:0] out,
    output reg       valid
);

    always @(*) begin
        // Default valid signal
        valid = 1;
        case (code)
            8'h45: out = 4'd0;
            8'h16: out = 4'd1;
            8'h1e: out = 4'd2;
            8'h1a: out = 4'd3;  // changed from 8'd26 to 8'h1a for consistency
            8'h25: out = 4'd4;
            8'h2e: out = 4'd5;
            8'h36: out = 4'd6;
            8'h3d: out = 4'd7;
            8'h3e: out = 4'd8;
            8'h46: out = 4'd9;  // changed from 6'h46 to 8'h46 for consistency
            default: begin
                valid = 0;
                out   = 4'd0; // or any value, since valid is false
            end
        endcase
    end

endmodule