module wideexpr_00738(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((-((s3)>(((s3)^~(2'sb11))>>((2'sb00)-(s0)))))^(!({s1,(ctrl[4]?3'sb010:5'sb10111)})))^~(u5))|(^((({~&((u5)>>(s5)),(ctrl[3]?{1{s0}}:{5'sb00110,2'sb01,2'sb01,s0}),2'sb01,+((5'sb11101)^(3'sb111))})|((ctrl[4]?4'sb1111:$signed((3'sb011)<<(s6)))))<=(4'b1011)));
  assign y1 = 1'sb1;
  assign y2 = (-((~|($unsigned(4'sb0100)))<<<({$signed(2'sb10),{1{s7}}})))>>(((ctrl[1]?{4{s0}}:{2{s4}}))<({2{!(s6)}}));
  assign y3 = ((ctrl[0]?{1{((1'sb0)<<(5'sb00001))<<((s6)^~(s3))}}:{1{+($signed(6'sb110101))}}))<<<((6'sb010110)-((((s3)&(1'sb0))<<<({6'sb111100,s6,6'sb010011,2'sb10}))&((ctrl[2]?+(6'sb001000):(5'sb00110)<<(u2)))));
  assign y4 = 5'sb11111;
  assign y5 = 1'sb0;
  assign y6 = ($unsigned(6'sb110110))^(!((3'b001)>(((ctrl[4]?u7:2'sb11))>>((s1)<<(s4)))));
  assign y7 = ($signed(+(+(2'b01))))^~((ctrl[5]?(ctrl[1]?6'sb001010:1'sb1):(3'sb001)>>(s4)));
endmodule
