# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Banana Pi BPI-F3 (SpacemiT K1 8 Core) with 8/16GB RAM
 - [https://www.reddit.com/r/RISCV/comments/1ef903i/banana_pi_bpif3_spacemit_k1_8_core_with_816gb_ram](https://www.reddit.com/r/RISCV/comments/1ef903i/banana_pi_bpif3_spacemit_k1_8_core_with_816gb_ram)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-29T19:52:15+00:00

<!-- SC_OFF --><div class="md"><p>16G RAM, 128G eMMC - $132</p> <p>8G RAM, 32G eMMC - $95</p> <p>Available on Aliexpress (item 1005006921744822).</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Plazik"> /u/Plazik </a> <br /> <span><a href="https://www.reddit.com/r/RISCV/comments/1ef903i/banana_pi_bpif3_spacemit_k1_8_core_with_816gb_ram/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1ef903i/banana_pi_bpif3_spacemit_k1_8_core_with_816gb_ram/">[comments]</a></span>

## Comparison of tolower() code in AVX-512 vs RISC-V RVV
 - [https://www.reddit.com/r/RISCV/comments/1eervbd/comparison_of_tolower_code_in_avx512_vs_riscv_rvv](https://www.reddit.com/r/RISCV/comments/1eervbd/comparison_of_tolower_code_in_avx512_vs_riscv_rvv)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-29T05:39:32+00:00

<!-- SC_OFF --><div class="md"><p>So, someone used the masking abilities in AVX-512 (unlike in SSE or AVX{2}) to make a function to convert uppercase characters found in a string to lowercase.</p> <p>I converted their algorithm (not necessarily the fastest way) to RVV and ran the exact same RVV 1.0 binary on Banana Pi BPI-F3 with RVV 1.0 and 256 bit vector registers, and also on Milk-V Duo and Lichee Pi 4A both with RVV 0.7.1 and 128 bit vector registers.</p> <p><a href="https://lobste.rs/s/bfgsh6/tolower_with_avx_512">https://lobste.rs/s/bfgsh6/tolower_with_avx_512</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/brucehoult"> /u/brucehoult </a> <br /> <span><a href="https://www.reddit.com/r/RISCV/comments/1eervbd/comparison_of_tolower_code_in_avx512_vs_riscv_rvv/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1eervbd/comparison_of_tolower_code_in_avx512_vs_riscv_rvv/">[comments]</a></span>

## RISC-V sucks. Let's try this LoongArch CPU
 - [https://www.reddit.com/r/RISCV/comments/1eeqv1j/riscv_sucks_lets_try_this_loongarch_cpu](https://www.reddit.com/r/RISCV/comments/1eeqv1j/riscv_sucks_lets_try_this_loongarch_cpu)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-07-29T04:37:24+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1eeqv1j/riscv_sucks_lets_try_this_loongarch_cpu/"> <img alt="RISC-V sucks. Let's try this LoongArch CPU" src="https://external-preview.redd.it/wTPJBO_Zt6zqN28fGtWGCXK0vqsm7YnLlKao1HEdHxA.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=65f0f0fa4d396ea77f134b120501485162d44cd5" title="RISC-V sucks. Let's try this LoongArch CPU" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/SandwichInevitable57"> /u/SandwichInevitable57 </a> <br /> <span><a href="https://www.youtube.com/live/VnAWPqniaOI?si=4cGm55nRS7sq1dUB">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1eeqv1j/riscv_sucks_lets_try_this_loongarch_cpu/">[comments]</a></span> </td></tr></table>

