#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s3_mch6_signal_sensor.bcm
2.1436273433333334E8,1.26249225E8,-1.0,5.034362074666667E9:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)
1.8653719833333334E8,1.40969905E8,-1.0,9.8736904E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE))
7.5025532E7,6.6182462E7,-1.0,6.507069299666667E9:not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
4.741908357666667E9,6.2826425E7,-1.0,7.182789566666667E7:not(not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
6.1364367333333336E7,2.7316197353333335E9,-1.0,1.42759425E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)
5.9872348333333336E7,6.5691104666666664E7,-1.0,3.330373693333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)
5.8017503666666664E7,6.937257866666667E7,-1.0,1.1381309966666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE))
5.7924638E7,1.8582763433333334E8,-1.0,1.0721384333333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE))
5.1704735666666664E7,6.2431309333333336E7,-1.0,1.1585407166666667E8:not(not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.8079173333333336E7,7.3917407E7,-1.0,1.1211286E8:not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.2119119E7,3.91893224E8,-1.0,2.1442202933333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS))
5.6395067E7,6.7488052E7,-1.0,1.35226856E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (ent_pnt/:OCC) & (t/:dom(POS))
6.789857833333333E7,6.836763266666667E7,-1.0,2.5767839133333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((ent_pnt/:OCC) & (t/:dom(POS)))
6.0170267666666664E7,6.8078629E7,-1.0,7.6506633E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((ent_pnt/:OCC) & (t/:dom(POS)))
5.1998209333333336E7,6.3505701E7,-1.0,8.491002933333333E7:not((ent_pnt/:OCC) & (t/:dom(POS))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.5104447E7,6.3002681333333336E7,-1.0,7.263162966666667E7:not(not((ent_pnt/:OCC) & (t/:dom(POS)))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.7050481666666664E7,6.9667961E7,-1.0,1.0594284833333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (ent_pnt/:OCC) & (t/:dom(POS))
5.7729967E7,1.03635083E8,-1.0,7.644745433333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (ent_pnt/:OCC) & (t/:dom(POS))
5.7312153E7,6.799093166666667E7,-1.0,9.6286639E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((ent_pnt/:OCC) & (t/:dom(POS)))
5.8674849333333336E7,1.2632267466666667E8,-1.0,7.9772947E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((ent_pnt/:OCC) & (t/:dom(POS)))
5.3639526333333336E7,6.3231644E7,-1.0,2.831209653333333E8:not(not((ent_pnt/:OCC) & (t/:dom(POS)))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.4258506E7,6.3053689E7,-1.0,1.0724301366666667E8:not((ent_pnt/:OCC) & (t/:dom(POS))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.9681774666666664E7,6.814688766666667E7,-1.0,2.905818773333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE)
5.8912076666666664E7,9.891299766666667E7,-1.0,7.692156E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (in_switch_sig=TRUE)
3.082494406666667E8,6.7888754E7,-1.0,1.9442879833333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((in_switch_sig=TRUE))
6.2148079666666664E7,6.7569626E7,-1.0,1.08656182E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((in_switch_sig=TRUE))
5.3517023666666664E7,6.0593366666666664E7,-1.0,6.9150437E7:not((in_switch_sig=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.4094961E7,6.4095441E7,-1.0,1.30445918E8:not(not((in_switch_sig=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.716544E7,9.2024528E7,-1.0,1.58438933E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (in_switch_sig=TRUE)
5.6738896E7,6.7075662E7,-1.0,7.3789807E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (in_switch_sig=TRUE)
2.2983066933333334E8,6.9305904E7,-1.0,1.4499662733333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((in_switch_sig=TRUE))
5.8766225333333336E7,1.8334473033333334E8,-1.0,7.394273633333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((in_switch_sig=TRUE))
8.4180072E7,5.7838337333333336E7,-1.0,1.2162934033333333E8:not(not((in_switch_sig=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.3918378666666664E7,6.0446839666666664E7,-1.0,6.793894666666667E7:not((in_switch_sig=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.2569269666666664E7,9.523410733333333E7,-1.0,1.99945235E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (t:dom(POS)) & (POS(t)=ext_pnt)
5.8470167666666664E7,6.729196066666667E7,-1.0,9.450952766666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (t:dom(POS)) & (POS(t)=ext_pnt)
5.8646470666666664E7,6.803986766666667E7,-1.0,1.8595544366666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((t:dom(POS)) & (POS(t)=ext_pnt))
6.0515353666666664E7,6.7231757E7,-1.0,8.8316422E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((t:dom(POS)) & (POS(t)=ext_pnt))
5.2909847333333336E7,9.6567634E7,-1.0,8.498266466666667E7:not((t:dom(POS)) & (POS(t)=ext_pnt)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
3.128105423333333E8,6.2176365333333336E7,-1.0,1.3525476966666666E8:not(not((t:dom(POS)) & (POS(t)=ext_pnt))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.9676373666666664E7,1.8221521033333334E8,-1.0,1.0477154066666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (t:dom(POS)) & (POS(t)=ext_pnt)
3.504873327E9,6.7108510666666664E7,-1.0,7.459663666666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (t:dom(POS)) & (POS(t)=ext_pnt)
5.8137700666666664E7,7.0850537E7,-1.0,1.3751138733333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((t:dom(POS)) & (POS(t)=ext_pnt))
1.42217946E8,6.7813326E7,-1.0,6.4706249333333336E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((t:dom(POS)) & (POS(t)=ext_pnt))
5.4596957E7,8.380902833333333E7,-1.0,8.731517733333333E7:not(not((t:dom(POS)) & (POS(t)=ext_pnt))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
8.411176733333333E7,6.3545883333333336E7,-1.0,1.1852009966666667E8:not((t:dom(POS)) & (POS(t)=ext_pnt)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.3868526666666664E7,6.1849136E7,-1.0,2.1072712333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
8.841960066666667E7,7.181662766666667E7,-1.0,1.1503795233333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.0208727E7,7.062548466666667E7,-1.0,1.9198942833333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
7.8103414E7,6.801321133333333E7,-1.0,9.2911862E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.5440918666666664E7,6.5217767666666664E7,-1.0,1.3268693833333333E8:not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.6117331666666664E7,9.380699433333333E7,-1.0,7.399723566666667E7:not(not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
-1.0,2.49493366E8,-1.0,-1.0:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
5.7652955E7,6.762272866666667E7,-1.0,7.6482794E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
5.8628847666666664E7,6.7093355E7,-1.0,1.0871487233333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.7403528666666664E7,6.4604653666666664E7,-1.0,1.1918331266666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.257887E7,1.0023716466666667E8,-1.0,7.230700666666667E7:not(not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.6611179333333336E7,6.724754133333333E7,-1.0,1.2718307266666667E8:not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.0675266666666664E7,6.794364933333333E7,-1.0,1.71703725E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (out_signal_act=TRUE)
5.5672908333333336E7,6.5120734333333336E7,-1.0,7.153544666666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (out_signal_act=TRUE)
5.7953529333333336E7,6.801772766666667E7,-1.0,1.78768054E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((out_signal_act=TRUE))
5.6259039333333336E7,6.5633672E7,-1.0,1.9928663133333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((out_signal_act=TRUE))
5.2292729666666664E7,6.0483366666666664E7,-1.0,2.771118216666667E8:not((out_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
2.27486703E8,6.3211390333333336E7,-1.0,1.1626955733333333E8:not(not((out_signal_act=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.7231067333333336E7,6.7920765E7,-1.0,1.2452149133333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (out_signal_act=TRUE)
7.819078566666667E7,6.4492908333333336E7,-1.0,7.178899366666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (out_signal_act=TRUE)
5.7465943333333336E7,6.5669803333333336E7,-1.0,9.880292733333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((out_signal_act=TRUE))
5.6669310666666664E7,6.4416920666666664E7,-1.0,7.234125233333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((out_signal_act=TRUE))
5.6004911E7,6.4611335333333336E7,-1.0,1.6466656333333334E8:not(not((out_signal_act=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.1698450666666664E7,6.0416947E7,-1.0,6.9651781E7:not((out_signal_act=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.8396159333333336E7,6.852717333333333E7,-1.0,1.8224922333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
5.9749311333333336E7,6.861917766666667E7,-1.0,7.3875246E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
5.7996690333333336E7,9.841472633333333E7,-1.0,1.8879491133333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.7388536E7,6.739490666666667E7,-1.0,8.067813666666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.678704E7,6.6753437666666664E7,-1.0,5.561417413333334E8:not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.3465924E7,6.3203381333333336E7,-1.0,7.171945533333333E7:not(not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
1.8223688433333334E8,6.8274092E7,-1.0,1.0687532266666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
5.6968720333333336E7,2.3996606E8,-1.0,1.3196978466666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
8.6158489E7,6.6884157E7,-1.0,1.0717831766666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.8902578333333336E7,2.04213725E8,-1.0,7.5188868E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.3209094E7,6.2405840666666664E7,-1.0,8.2780569E7:not(not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.8333325666666664E7,6.8028367E7,-1.0,1.1654277633333333E8:not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
8.887170666666667E7,7.0613309E7,-1.0,2.27154957E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (out_switch_sig=TRUE)
5.8909074333333336E7,6.5468124666666664E7,-1.0,7.3601887E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (out_switch_sig=TRUE)
5.7964540666666664E7,6.868652766666667E7,-1.0,1.9289797E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((out_switch_sig=TRUE))
5.7655004333333336E7,6.6852379E7,-1.0,3.0738867E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((out_switch_sig=TRUE))
5.2776822666666664E7,6.2485041E7,-1.0,1.24243523E8:not((out_switch_sig=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.5474000666666664E7,6.3985255E7,-1.0,1.2348656E8:not(not((out_switch_sig=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.7367630333333336E7,6.8071459E7,-1.0,8.545646766666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (out_switch_sig=TRUE)
5.6105342333333336E7,6.726791166666667E7,-1.0,7.4154402E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (out_switch_sig=TRUE)
5.7478492E7,6.6971644666666664E7,-1.0,1.0297231233333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((out_switch_sig=TRUE))
5.7470017666666664E7,1.5648381866666666E8,-1.0,7.5133507E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((out_switch_sig=TRUE))
5.5688925333333336E7,6.5823128333333336E7,-1.0,1.2573707866666667E8:not(not((out_switch_sig=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
4.554444626666667E8,6.2064131E7,-1.0,1.4840437E8:not((out_switch_sig=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.8760963666666664E7,2.3948536566666666E8,-1.0,1.9644479E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
5.9771265E7,6.8801766E7,-1.0,1.18682108E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
5.9607464E7,2.718233696666667E8,-1.0,1.86901095E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
5.6980639333333336E7,7.129821966666667E7,-1.0,7.353400166666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
5.6754400666666664E7,6.732811466666667E7,-1.0,5.639472726666666E8:not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.2266609333333336E7,6.3542833666666664E7,-1.0,7.021328166666667E7:not(not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.7008576333333336E7,6.734336366666667E7,-1.0,1.0370406233333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
5.8001789333333336E7,6.793205566666667E7,-1.0,7.427168866666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
5.7580343666666664E7,6.714994966666667E7,-1.0,1.0304187433333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
5.8357747E7,6.899939366666667E7,-1.0,1.5652318633333334E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
1.0331960966666667E8,6.2105802666666664E7,-1.0,8.260652433333333E7:not(not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
8.5188975E7,6.721865033333333E7,-1.0,1.1001303533333333E8:not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.09219E7,7.070258966666667E7,-1.0,1.9328144566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
6.849879433333333E7,7.204091166666667E7,-1.0,1.1751063733333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
1.2881042576666667E9,1.2510184933333333E8,-1.0,1.17745839E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
1.5443097466666666E8,7.092785133333333E7,-1.0,5.182961E8:not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.4018042666666664E7,6.3297714E7,-1.0,7.181741933333333E7:not(not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
-1.0,7.7927833E7,-1.0,-1.0:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
5.819504E7,6.7218348E7,-1.0,7.647948766666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
5.7466781666666664E7,6.8137389E7,-1.0,1.0803063733333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
5.8572695333333336E7,6.8608119E7,-1.0,7.544381133333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
5.1981494E7,6.5762203666666664E7,-1.0,2.0872561133333334E8:not(not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
8.4147572E7,6.8397851E7,-1.0,1.62146574E8:not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
7.967540233333333E7,6.871681533333333E7,-1.0,1.7298012066666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=TRUE)
5.5599295666666664E7,6.7057712666666664E7,-1.0,7.146276533333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (in_signal_act=TRUE)
4.7902646333333336E7,6.741972333333333E7,-1.0,1.88049635E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((in_signal_act=TRUE))
6.5298853E7,9.395775833333333E7,-1.0,7.249790633333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((in_signal_act=TRUE))
5.2071938666666664E7,8.4158933E7,-1.0,7.848539933333333E7:not((in_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
1.4608226366666666E8,6.5051894666666664E7,-1.0,5.311008476666667E8:not(not((in_signal_act=TRUE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.8423094666666664E7,6.5365249E7,-1.0,9.3561665E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (in_signal_act=TRUE)
5.7902475E7,6.719159833333333E7,-1.0,7.096172366666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (in_signal_act=TRUE)
5.7242428333333336E7,6.7001676666666664E7,-1.0,9.947796666666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((in_signal_act=TRUE))
5.7739884333333336E7,6.719478733333333E7,-1.0,1.0572026433333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((in_signal_act=TRUE))
5.7167698E7,6.5536546333333336E7,-1.0,1.0702538833333333E8:not(not((in_signal_act=TRUE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
1.17585996E8,6.1868225333333336E7,-1.0,6.6944523E7:not((in_signal_act=TRUE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
1.7453867566666666E8,6.894992266666667E7,-1.0,1.9296282933333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)
5.8177719E7,6.795023766666667E7,-1.0,1.1041778866666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)
7.5465509E7,8.483362366666667E7,-1.0,1.9000533066666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
8.562632133333333E7,6.5034992666666664E7,-1.0,2.5126346933333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
4.6040026333333336E7,9.3891665E7,-1.0,1.9327211E8:not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
5.6360705666666664E7,7.3515191E7,-1.0,7.3312442E7:not(not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)
4.7197598666666664E7,6.856921766666667E7,-1.0,1.4906555766666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)
5.9058930333333336E7,6.982126266666667E7,-1.0,7.710061E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)
5.6728675666666664E7,6.8132337E7,-1.0,1.0326399266666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) & not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
5.9869973666666664E7,1.4921525066666666E8,-1.0,7.628677233333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))) => not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
5.4267632E7,6.4202578E7,-1.0,1.04889176E8:not(not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
5.6931332E7,6.814027633333333E7,-1.0,1.26332429E8:not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL))
6.1903728666666664E7,7.208065133333333E7,-1.0,1.8017123533333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & POS:TRAIN >+> BLOCK
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not(POS:TRAIN >+> BLOCK)
6.1861055333333336E7,7.5215291E7,-1.0,8.9301859E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => POS:TRAIN >+> BLOCK
2.51164365E8,6.7966534E7,-1.0,1.7736501266666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (POS:TRAIN >+> BLOCK)
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & not((POS:TRAIN >+> BLOCK))
5.8708117333333336E7,6.879170833333333E7,-1.0,7.612392633333333E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL)) => (POS:TRAIN >+> BLOCK)
6.0442928333333336E7,7.170707E7,-1.0,4.2283272196666665E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (ent_pnt/:OCC) & (t/:dom(POS))
6.0444953333333336E7,9.342019E7,-1.0,5.030573161666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (ent_pnt/:OCC) & (t/:dom(POS)))
5.9874583666666664E7,7.0681404E7,-1.0,1.9893770466666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((ent_pnt/:OCC) & (t/:dom(POS)))
6.4979981333333336E7,6.9253732E7,-1.0,1.7846317366666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((ent_pnt/:OCC) & (t/:dom(POS))))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (in_switch_sig=TRUE)
6.1243775E7,5.507780889333333E9,-1.0,1.73714246E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (in_switch_sig=TRUE))
6.0350272333333336E7,1.3879597866666666E8,-1.0,1.97243425E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((in_switch_sig=TRUE))
2.1239956533333334E8,1.2583786033333333E8,-1.0,2.32711087E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (t:dom(POS)) & (POS(t)=ext_pnt)
6.5435905333333336E7,6.9338869E7,-1.0,1.9649272433333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (t:dom(POS)) & (POS(t)=ext_pnt))
6.0708697666666664E7,7.0509315E7,-1.0,2.0903577666666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((t:dom(POS)) & (POS(t)=ext_pnt))
5.9535480333333336E7,6.9159935E7,-1.0,1.79202467E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((t:dom(POS)) & (POS(t)=ext_pnt)))
1.0205166433333333E8,7.276919333333333E7,-1.0,2.19280585E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
8.439753433333333E7,7.023588733333333E7,-1.0,1.9319006966666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
6.1343228666666664E7,1.2476053433333333E8,-1.0,2.0975942566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.9865387333333336E7,6.9205798E7,-1.0,2.28259683E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)))
5.9241658333333336E7,6.800462066666667E7,-1.0,1.9201091633333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (out_signal_act=TRUE)
1.45631904E8,6.791056766666667E7,-1.0,1.7170786833333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (out_signal_act=TRUE))
5.9249876333333336E7,6.800434133333333E7,-1.0,1.9687345233333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((out_signal_act=TRUE))
5.8013453E7,6.803705033333333E7,-1.0,1.75854718E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((out_signal_act=TRUE)))
5.9282981E7,6.800350366666667E7,-1.0,1.8976880133333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
5.7295670333333336E7,6.7976801E7,-1.0,1.7101495E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.9327004666666664E7,6.862949066666667E7,-1.0,1.9355850566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
5.8296729E7,6.806165766666667E7,-1.0,1.71047356E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)))
6.0433918333333336E7,7.0581508E7,-1.0,2.00747502E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (out_switch_sig=TRUE)
5.8495380666666664E7,6.929573E7,-1.0,1.7765662366666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (out_switch_sig=TRUE))
6.0427749333333336E7,9.2806867E7,-1.0,1.9868159666666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((out_switch_sig=TRUE))
5.9374799E7,4.338680451666667E9,-1.0,1.7509007266666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((out_switch_sig=TRUE)))
6.0570458333333336E7,6.797593966666667E7,-1.0,4.0853123616666665E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
6.334539957666667E9,8.384801353333334E8,-1.0,4.4535408146666664E10:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
6.2527691E7,6.936298766666667E7,-1.0,1.6680508276666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)))
2.944608623333333E8,7.221330266666667E7,-1.0,4.477896943333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
6.0960079666666664E7,7.1987995E7,-1.0,1.8746664666666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
5.8617044333333336E7,7.193591633333333E7,-1.0,5.209236686666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
1.17045564E8,6.984633566666667E7,-1.0,1.8905769373333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & (in_signal_act=TRUE)
2.0335532866666666E8,1.25141635E8,-1.0,2.6171139966666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((in_signal_act=TRUE))
5.932246E8,1.2318517133333333E8,-1.0,3.797150578E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE)) => (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
8.8262225E7,1.0406057933333333E8,-1.0,1.162835977E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) & not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
7.2231625E7,2.245414588E9,-1.0,3.004200696666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_signal_act=FALSE) & (IN_SWITCH/:OCC) & (in_switch_sig=FALSE) => not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)))
7.3398952E7,2.63284086E8,-1.0,7.079318908666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (in_switch_sig=TRUE)
6.1129817666666664E7,1.8733337526666667E9,-1.0,2.48215084E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (in_switch_sig=TRUE))
7.283421533333333E7,7.1976704E7,-1.0,5.569047852333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((in_switch_sig=TRUE))
5.9883732666666664E7,6.790747133333333E7,-1.0,2.0492346133333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((in_switch_sig=TRUE)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (t:dom(POS)) & (POS(t)=ext_pnt)
5.9015256333333336E7,7.174958E7,-1.0,6.095387153333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (t:dom(POS)) & (POS(t)=ext_pnt))
5.9265474E7,6.920735733333333E7,-1.0,1.0306399296666666E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((t:dom(POS)) & (POS(t)=ext_pnt))
5.9541673E7,9.2908393E7,-1.0,2.0035527333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((t:dom(POS)) & (POS(t)=ext_pnt)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.4625466333333336E7,7.191989933333333E7,-1.0,2.1805786433333335E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
6.0394249333333336E7,7.347603366666667E7,-1.0,2.4012750966666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
6.3312077666666664E7,4.696103370666667E9,-1.0,3.0792342843333335E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)))
6.1224079666666664E7,7.052251533333333E7,-1.0,2.2912308433333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (out_signal_act=TRUE)
2.18462185E8,1.2649932633333333E8,-1.0,3.255926143333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((out_signal_act=TRUE))
6.1693832666666664E7,6.919595E7,-1.0,3.106377563333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((out_signal_act=TRUE)))
5.0122668E7,7.222287133333333E7,-1.0,2.82329804E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)
6.3282908E7,7.322379E7,-1.0,2.6726350233333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
6.1144320666666664E7,7.1965576E7,-1.0,2.5053733E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
2.216016809E9,9.071006866666667E7,-1.0,2.0086248433333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE)))
5.9690411666666664E7,6.9325459E7,-1.0,2.04270436E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (out_switch_sig=TRUE)
2.3331565666666666E8,1.21946769E8,-1.0,2.1575653333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((out_switch_sig=TRUE))
5.9348282333333336E7,6.9186522E7,-1.0,2.0131708066666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((out_switch_sig=TRUE)))
6.0878062666666664E7,7.334224133333333E7,-1.0,1.99460886E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)
5.9101905666666664E7,6.925175333333333E7,-1.0,1.82877562E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
5.8765829666666664E7,7.077231433333333E7,-1.0,2.0377926566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE))
5.8159793333333336E7,9.200604366666667E7,-1.0,2.2833571733333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
6.0829453333333336E7,7.460173533333333E7,-1.0,1.00389577E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
5.9798107E7,7.177397766666667E7,-1.0,5.506059884E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
8.443848433333333E7,7.1812624E7,-1.0,9.900321356666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)))
1.114492353E9,3.07484865E8,-1.0,2.2080247333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (in_signal_act=TRUE)
6.0357722E7,6.7957874E7,-1.0,1.80646459E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (in_signal_act=TRUE))
6.0111764333333336E7,6.915893433333333E7,-1.0,1.9794246633333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((in_signal_act=TRUE))
6.1751149E7,6.3118268333333336E7,-1.0,6.799013336666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((in_signal_act=TRUE)))
1.9555761966666666E8,6.0873686E7,-1.0,4.501151763333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (ent_pnt/:OCC) & (t/:dom(POS)) & (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)
6.1149559E7,6.927324066666667E7,-1.0,2.06814032E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((ent_pnt/:OCC) & (t/:dom(POS))) => (out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE))
1.96488045E8,1.2158892566666667E8,-1.0,1.94363939E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((ent_pnt/:OCC) & (t/:dom(POS)) => not((out_signal_act=FALSE) & (ext_pnt/:OCC) & (out_switch_sig=FALSE)))
6.5468940333333336E7,7.385394466666667E7,-1.0,2.4110710333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & (t:dom(POS)) & (POS(t)=ext_pnt)
6.0411453333333336E7,7.195291133333333E7,-1.0,2.1120933066666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_switch_sig=TRUE)) => (t:dom(POS)) & (POS(t)=ext_pnt))
6.0343917E7,9.519609066666667E7,-1.0,2.0656937833333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & not((t:dom(POS)) & (POS(t)=ext_pnt))
5.9896815666666664E7,7.077461966666667E7,-1.0,1.79656738E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_switch_sig=TRUE) => not((t:dom(POS)) & (POS(t)=ext_pnt)))
6.2491978333333336E7,7.214173933333333E7,-1.0,2.6324676766666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
6.0475172E7,7.189312733333333E7,-1.0,3.4426090773333335E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_switch_sig=TRUE)) => (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.8906234E7,7.071511433333333E7,-1.0,2.06931575E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.9414096333333336E7,6.923066133333333E7,-1.0,1.7959599933333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & ((in_switch_sig=TRUE) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)))
1.2877643775333334E10,1.01911144E8,-1.0,9.197695531333334E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & (out_signal_act=TRUE)
5.8419742666666664E7,6.8104121E7,-1.0,2.615862604E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (not((in_switch_sig=TRUE)) => (out_signal_act=TRUE))
6.1150746666666664E7,6.789934666666667E7,-1.0,1.97662403E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & not((out_signal_act=TRUE))
1.6009106326666667E9,1.2442161833333333E8,-1.0,6.839605767666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (in_switch_sig=TRUE) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE))
