

================================================================
== Vivado HLS Report for 'myloop'
================================================================
* Date:           Sun Mar 25 17:24:00 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pipeline
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     13.03|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  140|  140|         9|          8|          1|    17|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     421|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     205|     203|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     143|
|Register         |        -|      -|     111|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     316|     767|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |myloop_fadd_32ns_bkb_U1  |myloop_fadd_32ns_bkb  |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  203|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_1_1_fu_146_p2                |     +    |      0|  0|   23|          16|           2|
    |sh_assign_fu_188_p2            |     +    |      0|  0|   16|           8|           9|
    |tmp_6_i_i_i_fu_202_p2          |     -    |      0|  0|   15|           7|           8|
    |ap_condition_339               |    and   |      0|  0|    8|           1|           1|
    |ap_condition_344               |    and   |      0|  0|    8|           1|           1|
    |exitcond_1_fu_140_p2           |   icmp   |      0|  0|   13|          16|           6|
    |exitcond_fu_128_p2             |   icmp   |      0|  0|   13|          16|           6|
    |tmp_9_i_i_i_fu_232_p2          |   lshr   |      0|  0|   73|          25|          25|
    |ap_predicate_tran6to11_state6  |    or    |      0|  0|    8|           1|           1|
    |i_1_s_fu_134_p2                |    or    |      0|  0|   23|          16|           1|
    |outp_V_TDATA                   |  select  |      0|  0|   16|           1|          16|
    |sh_assign_1_fu_212_p3          |  select  |      0|  0|    9|           1|           9|
    |tmp_1_i_i_i_fu_238_p2          |    shl   |      0|  0|  180|          63|          63|
    |ap_enable_pp0                  |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    8|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  421|         175|         151|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_103_p4          |   9|          2|   16|         32|
    |ap_phi_mux_val_assign_phi_fu_91_p4  |   9|          2|   32|         64|
    |ap_sig_ioackin_outp_V_TREADY        |   9|          2|    1|          2|
    |grp_fu_121_p0                       |  15|          3|   32|         96|
    |i_reg_99                            |   9|          2|   16|         32|
    |outp_V_TDATA_blk_n                  |   9|          2|    1|          2|
    |val_assign_reg_87                   |   9|          2|   32|         64|
    |x_assign_reg_111                    |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 143|         31|  164|        370|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_reg_ioackin_outp_V_TREADY  |   1|   0|    1|          0|
    |exitcond_1_reg_279            |   1|   0|    1|          0|
    |exitcond_reg_275              |   1|   0|    1|          0|
    |i_1_1_reg_289                 |  16|   0|   16|          0|
    |i_reg_99                      |  16|   0|   16|          0|
    |val_assign_reg_87             |  32|   0|   32|          0|
    |x_assign_reg_111              |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 111|   0|  111|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_rst_n       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    myloop    | return value |
|a_V            |  in |    8|   ap_none  |      a_V     |    scalar    |
|b_V            |  in |    8|   ap_none  |      b_V     |    scalar    |
|outp_V_TDATA   | out |   16|    axis    |    outp_V    |    pointer   |
|outp_V_TVALID  | out |    1|    axis    |    outp_V    |    pointer   |
|outp_V_TREADY  |  in |    1|    axis    |    outp_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

