<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Uart_ETH_processing_system7_0_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_processing_system7_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_xbar_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_ila_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_axi_smc_1_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_UART_TX_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_UART_TX_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_DMA_Send_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_DMA_Send_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_tier2_xbar_2_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_ETH_tier2_xbar_0_0_synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/Uart_ETH_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Uart_ETH_processing_system7_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_ila_0_0_synth_1"/>
		<Parent Id="Uart_ETH_axi_smc_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_TX_0_0_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_0_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_2_0_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Uart_ETH_processing_system7_0_1_synth_1"/>
		<Parent Id="Uart_ETH_xbar_0_synth_1"/>
		<Parent Id="Uart_ETH_ila_0_0_synth_1"/>
		<Parent Id="Uart_ETH_axi_smc_1_synth_1"/>
		<Parent Id="Uart_ETH_UART_TX_0_0_synth_1"/>
		<Parent Id="Uart_ETH_DMA_Send_0_0_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_2_0_synth_1"/>
		<Parent Id="Uart_ETH_tier2_xbar_0_0_synth_1"/>
	</Run>
</Runs>

