{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683099707025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683099707038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 09:41:46 2023 " "Processing started: Wed May 03 09:41:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683099707038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099707038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099707038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683099713100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734799 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734954 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099734992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099734992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735014 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735034 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735054 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683099735069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735072 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pio_led " "Found entity 1: DE2_115_SOPC_pio_led" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_onchip_memory2 " "Found entity 1: DE2_115_SOPC_onchip_memory2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735277 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735277 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735277 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735277 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/getindex_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getindex_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 getIndex_Custom_Instruction " "Found entity 1: getIndex_Custom_Instruction" {  } { { "DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu " "Found entity 1: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099735313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099735313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu_cpu " "Found entity 27: DE2_115_SOPC_cpu_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/fftblock.v 1 1 " "Found 1 design units, including 1 entities, in source file fftblock/synthesis/fftblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTBlock " "Found entity 1: FFTBlock" {  } { { "FFTBlock/synthesis/FFTBlock.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099736555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099736555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fftblock) " "Found design unit 1: auk_dspip_text_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099737730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fftblock) " "Found design unit 1: auk_dspip_math_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737746 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099737746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fftblock) " "Found design unit 1: auk_dspip_lib_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099737760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737910 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099737910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099737910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738018 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738033 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738129 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFTBlock/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738340 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fftblock) " "Found design unit 1: hyper_opt_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738554 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738670 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fftblock/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738899 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fftblock) " "Found design unit 1: auk_fft_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738992 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFTBlock/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099738992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099738992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFTBlock/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFTBlock/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fftblock) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fftblock)" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739490 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739610 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739712 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739824 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739931 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099739931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099739931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740069 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740211 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740324 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740645 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740799 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740950 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099740950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099740950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741077 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741230 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741346 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741475 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741586 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741790 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741887 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741990 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099741990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099741990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742128 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftblock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742266 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftblock/synthesis/submodules/fftblock_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fftblock/synthesis/submodules/fftblock_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFTBlock_fft_ii_0 " "Found entity 1: FFTBlock_fft_ii_0" {  } { { "FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_wrapper_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_wrapper_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_wrapper_suite " "Found entity 1: magnitude_wrapper_suite" {  } { { "magnitude_wrapper_tb.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_wrapper " "Found entity 1: magnitude_wrapper" {  } { { "magnitude_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_suite " "Found entity 1: magnitude_suite" {  } { { "magnitude_tb.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742353 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magnitude_fsm.v(16) " "Verilog HDL information at magnitude_fsm.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "magnitude_fsm.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_fsm.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683099742366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_fsm " "Found entity 1: magnitude_fsm" {  } { { "magnitude_fsm.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_wrapper " "Found entity 1: fft_wrapper" {  } { { "fft_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_sink_interface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_sink_interface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_sink_interface_suite " "Found entity 1: fft_sink_interface_suite" {  } { { "fft_sink_interface_tb.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_sink_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_sink_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_sink_interface " "Found entity 1: fft_sink_interface" {  } { { "fft_sink_interface.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_sink_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreqisterfft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreqisterfft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReqisterFFT " "Found entity 1: shiftReqisterFFT" {  } { { "shiftReqisterFFT.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifotofft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifotofft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOToFFT_suite " "Found entity 1: FIFOToFFT_suite" {  } { { "FIFOToFFT_tb.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifotofft.v 1 1 " "Found 1 design units, including 1 entities, in source file fifotofft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOToFFT " "Found entity 1: FIFOToFFT" {  } { { "FIFOToFFT.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FIFOToFFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codectofifo.v 1 1 " "Found 1 design units, including 1 entities, in source file codectofifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODECToFIFO " "Found entity 1: CODECToFIFO" {  } { { "CODECToFIFO.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/CODECToFIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742583 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742643 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742657 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742671 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742681 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742694 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742707 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742714 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742728 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742741 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncFIFO " "Found entity 1: AsyncFIFO" {  } { { "AsyncFIFO.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectDesign " "Found entity 1: projectDesign" {  } { { "projectDesign.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/projectDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_suite " "Found entity 1: project_suite" {  } { { "project.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099742814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099742814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683099744460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_niosprocessor.vhd 32 16 " "Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio_s1_arbitrator-europa " "Found design unit 1: A_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 B_reg_pio_s1_arbitrator-europa " "Found design unit 2: B_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Dbg_pc_s1_arbitrator-europa " "Found design unit 3: Dbg_pc_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Dbg_reg_s1_arbitrator-europa " "Found design unit 4: Dbg_reg_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 779 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Dbg_reg_set_s1_arbitrator-europa " "Found design unit 5: Dbg_reg_set_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator-europa " "Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module-europa " "Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1493 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_jtag_debug_module_arbitrator-europa " "Found design unit 8: cpu_jtag_debug_module_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1588 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_data_master_arbitrator-europa " "Found design unit 9: cpu_data_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2041 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_instruction_master_arbitrator-europa " "Found design unit 10: cpu_instruction_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 onchip_mem_s1_arbitrator-europa " "Found design unit 12: onchip_mem_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator-europa " "Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3041 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 sys_clk_timer_s1_arbitrator-europa " "Found design unit 14: sys_clk_timer_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 sysid_control_slave_arbitrator-europa " "Found design unit 15: sysid_control_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3554 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 wb_NiosProcessor-europa " "Found design unit 16: wb_NiosProcessor-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3796 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio_s1_arbitrator " "Found entity 1: A_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "2 B_reg_pio_s1_arbitrator " "Found entity 2: B_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "3 Dbg_pc_s1_arbitrator " "Found entity 3: Dbg_pc_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dbg_reg_s1_arbitrator " "Found entity 4: Dbg_reg_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "5 Dbg_reg_set_s1_arbitrator " "Found entity 5: Dbg_reg_set_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator " "Found entity 6: character_lcd_avalon_lcd_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module " "Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_jtag_debug_module_arbitrator " "Found entity 8: cpu_jtag_debug_module_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_data_master_arbitrator " "Found entity 9: cpu_data_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_instruction_master_arbitrator " "Found entity 10: cpu_instruction_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "12 onchip_mem_s1_arbitrator " "Found entity 12: onchip_mem_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator " "Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "14 sys_clk_timer_s1_arbitrator " "Found entity 14: sys_clk_timer_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "15 sysid_control_slave_arbitrator " "Found entity 15: sysid_control_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""} { "Info" "ISGN_ENTITY_NAME" "16 wb_NiosProcessor " "Found entity 16: wb_NiosProcessor" {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099744567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor wb_NiosProcessor:inst " "Elaborating entity \"wb_NiosProcessor\" for hierarchy \"wb_NiosProcessor:inst\"" {  } { { "Lab5.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1 " "Elaborating entity \"A_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744713 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_A_reg_pio_s1 wb_niosprocessor.vhd(50) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal \"cpu_data_master_read_data_valid_A_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099744715 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744718 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744719 "|Lab5|wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "a_reg_pio.vhd 2 1 " "Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio-europa " "Found design unit 1: A_reg_pio-europa" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/a_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744782 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio " "Found entity 1: A_reg_pio" {  } { { "a_reg_pio.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/a_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099744782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio " "Elaborating entity \"A_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1 " "Elaborating entity \"B_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744814 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_B_reg_pio_s1 wb_niosprocessor.vhd(287) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal \"cpu_data_master_read_data_valid_B_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099744815 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744818 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744818 "|Lab5|wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "b_reg_pio.vhd 2 1 " "Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_reg_pio-europa " "Found design unit 1: B_reg_pio-europa" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/b_reg_pio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744880 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_reg_pio " "Found entity 1: B_reg_pio" {  } { { "b_reg_pio.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/b_reg_pio.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099744880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio " "Elaborating entity \"B_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc_s1_arbitrator wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1 " "Elaborating entity \"Dbg_pc_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_pc_s1 wb_niosprocessor.vhd(527) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_pc_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 527 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099744914 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744916 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099744916 "|Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_pc.vhd 2 1 " "Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_pc-europa " "Found design unit 1: Dbg_pc-europa" {  } { { "dbg_pc.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_pc.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_pc " "Found entity 1: Dbg_pc" {  } { { "dbg_pc.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_pc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099744980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099744980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc " "Elaborating entity \"Dbg_pc\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099744988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1 " "Elaborating entity \"Dbg_reg_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745016 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_s1 wb_niosprocessor.vhd(772) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 772 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099745017 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745019 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745019 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg.vhd 2 1 " "Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg-europa " "Found design unit 1: Dbg_reg-europa" {  } { { "dbg_reg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745084 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg " "Found entity 1: Dbg_reg" {  } { { "dbg_reg.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099745084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg " "Elaborating entity \"Dbg_reg\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1 " "Elaborating entity \"Dbg_reg_set_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_set_s1 wb_niosprocessor.vhd(1014) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_set_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1014 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099745120 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745122 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745122 "|Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg_set.vhd 2 1 " "Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg_set-europa " "Found design unit 1: Dbg_reg_set-europa" {  } { { "dbg_reg_set.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg_set.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg_set " "Found entity 1: Dbg_reg_set" {  } { { "dbg_reg_set.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/dbg_reg_set.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099745184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set " "Elaborating entity \"Dbg_reg_set\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd_avalon_lcd_slave_arbitrator wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave " "Elaborating entity \"character_lcd_avalon_lcd_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd_avalon_lcd_slave" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745215 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave wb_niosprocessor.vhd(1255) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal \"cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099745216 "|Lab5|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor_reset_clk_domain_synch_module wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch " "Elaborating entity \"wb_NiosProcessor_reset_clk_domain_synch_module\" for hierarchy \"wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\"" {  } { { "wb_niosprocessor.vhd" "wb_NiosProcessor_reset_clk_domain_synch" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "character_lcd.v 1 1 " "Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character_lcd " "Found entity 1: character_lcd" {  } { { "character_lcd.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099745316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd wb_NiosProcessor:inst\|character_lcd:the_character_lcd " "Elaborating entity \"character_lcd\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_communication.v 1 1 " "Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Communication " "Found entity 1: Altera_UP_Character_LCD_Communication" {  } { { "altera_up_character_lcd_communication.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_communication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099745439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Communication wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm " "Elaborating entity \"Altera_UP_Character_LCD_Communication\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\"" {  } { { "character_lcd.v" "Char_LCD_Comm" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_initialization.v 1 1 " "Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Initialization " "Found entity 1: Altera_UP_Character_LCD_Initialization" {  } { { "altera_up_character_lcd_initialization.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_character_lcd_initialization.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099745573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099745573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Initialization wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init " "Elaborating entity \"Altera_UP_Character_LCD_Initialization\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\"" {  } { { "character_lcd.v" "Char_LCD_Init" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/character_lcd.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_jtag_debug_module" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745663 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module wb_niosprocessor.vhd(1566) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1566 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099745665 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745668 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099745668 "|Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_data_master" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_instruction_master" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099745749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 52 26 " "Found 52 design units, including 26 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 355 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 461 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 575 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 713 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 990 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1462 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_match_paired-europa " "Found design unit 11: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_match_single-europa " "Found design unit 12: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1698 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dbrk-europa " "Found design unit 13: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1764 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_itrace-europa " "Found design unit 14: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2017 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_td_mode-europa " "Found design unit 15: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_dtrace-europa " "Found design unit 16: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_compute_tm_count-europa " "Found design unit 17: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2410 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifowp_inc-europa " "Found design unit 18: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifocount_inc-europa " "Found design unit 19: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_fifo-europa " "Found design unit 20: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2594 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_pib-europa " "Found design unit 21: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3039 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_im-europa " "Found design unit 23: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_performance_monitors-europa " "Found design unit 24: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci-europa " "Found design unit 25: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu-europa " "Found design unit 26: cpu-europa" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_match_paired " "Found entity 11: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_match_single " "Found entity 12: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dbrk " "Found entity 13: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_itrace " "Found entity 14: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_td_mode " "Found entity 15: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dtrace " "Found entity 16: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_compute_tm_count " "Found entity 17: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifowp_inc " "Found entity 18: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifocount_inc " "Found entity 19: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifo " "Found entity 20: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_pib " "Found entity 21: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 22: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_im " "Found entity 23: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_performance_monitors " "Found entity 24: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci " "Found entity 25: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu " "Found entity 26: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099747251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu wb_NiosProcessor:inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\"" {  } { { "wb_niosprocessor.vhd" "the_cpu" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099747340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_test_bench.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747739 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099747739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099747739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099747751 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099747757 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099747757 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 6579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099747842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748341 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099748341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099748511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099748511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 6651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099748791 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099748791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2g1 " "Found entity 1: altsyncram_i2g1" {  } { { "db/altsyncram_i2g1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_i2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099748952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099748952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2g1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated " "Elaborating entity \"altsyncram_i2g1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099748967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099749334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099749392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099749412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099749413 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099749413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrf1 " "Found entity 1: altsyncram_lrf1" {  } { { "db/altsyncram_lrf1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099749557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099749557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated " "Elaborating entity \"altsyncram_lrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099749572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099750191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099750257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 388 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099750275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099750275 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 388 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099750275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrf1 " "Found entity 1: altsyncram_mrf1" {  } { { "db/altsyncram_mrf1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_mrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099750427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099750427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated " "Elaborating entity \"altsyncram_mrf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099750447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 624 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099751486 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 624 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099751486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099751662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099751662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099751678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099752982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099753959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754191 ""}  } { { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099754191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099754351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754509 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099754509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754518 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1683099754522 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754597 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099754597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754708 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099754708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099754708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099754897 ""}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099754897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099754950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099755151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099755463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099755594 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave wb_niosprocessor.vhd(2329) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099755595 "|Lab5|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 952 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1098 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099755669 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099755669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099755681 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099755685 "|Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099755685 "|Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099755719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099756318 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099756318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099756467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099756467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099756559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099756559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099756657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099756657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099756812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099756812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099756851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099756973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099756973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099757004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099757125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099757125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099757158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099757303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758198 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099758198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758393 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099758398 "|Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099758398 "|Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.vhd 2 1 " "Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_mem-europa " "Found design unit 1: onchip_mem-europa" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099758473 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Found entity 1: onchip_mem" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099758473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099758473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem " "Elaborating entity \"onchip_mem\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099758571 ""}  } { { "onchip_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099758571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqb1 " "Found entity 1: altsyncram_aqb1" {  } { { "db/altsyncram_aqb1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099758739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099758739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqb1 wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated " "Elaborating entity \"altsyncram_aqb1\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099758758 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1683099758808 ""}  } { { "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1683099758808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099759760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099759760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_aqb1.tdf" "decode3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099759788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099759912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099759912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_aqb1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_aqb1.tdf" "mux2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_aqb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099759940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard_avalon_PS2_slave" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099760587 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099760593 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099760593 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-europa " "Found design unit 1: ps2_keyboard-europa" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099760667 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099760667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099760667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099760680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_avalon_ps2.v 1 1 " "Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Found entity 1: Altera_UP_Avalon_PS2" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099760771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099760771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.vhd" "the_Altera_UP_Avalon_PS2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/ps2_keyboard.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099760811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2.v 1 1 " "Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Found entity 1: Altera_UP_PS2" {  } { { "altera_up_ps2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099760915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099760915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Elaborating entity \"Altera_UP_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "altera_up_avalon_ps2.v" "PS2_Serial_Port" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099760952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099761053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099761053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099761202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099761202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_ps2.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099761589 ""}  } { { "altera_up_avalon_ps2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099761589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_f041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099761738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099761738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099761835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099761835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_f041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099761862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_7bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099761989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099761989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099762158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099762377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb " "Elaborating entity \"cntr_0ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_0ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2o31.tdf" "rd_ptr_msb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_da7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099762526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099762682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer_s1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762811 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 wb_niosprocessor.vhd(3303) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099762813 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099762815 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099762815 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762889 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099762889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099762889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer " "Elaborating entity \"sys_clk_timer\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762901 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099762902 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683099762902 "|Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "wb_niosprocessor.vhd" "the_sysid_control_slave" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099762953 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave wb_niosprocessor.vhd(3545) " "VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 3545 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099762954 "|Lab5|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sysid.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763026 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sysid.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099763026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid wb_NiosProcessor:inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"wb_NiosProcessor:inst\|sysid:the_sysid\"" {  } { { "wb_niosprocessor.vhd" "the_sysid" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgenerator.bdf 1 1 " "Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGenerator " "Found entity 1: wb_clkGenerator" {  } { { "wb_clkgenerator.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099763121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGenerator wb_clkGenerator:inst4 " "Elaborating entity \"wb_clkGenerator\" for hierarchy \"wb_clkGenerator:inst4\"" {  } { { "Lab5.bdf" "inst4" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { -232 152 472 -136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgeneratorpll.vhd 2 1 " "Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_clkgeneratorpll-SYN " "Found design unit 1: wb_clkgeneratorpll-SYN" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763205 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGeneratorPLL " "Found entity 1: wb_clkGeneratorPLL" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099763205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGeneratorPLL wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1 " "Elaborating entity \"wb_clkGeneratorPLL\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\"" {  } { { "wb_clkgenerator.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "altpll_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 112829 " "Parameter \"clk0_multiply_by\" = \"112829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 50000 " "Parameter \"gate_lock_counter\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wb_clkGeneratorPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wb_clkGeneratorPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099763575 ""}  } { { "wb_clkgeneratorpll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099763575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_oneshotdowncounter.vhd 2 1 " "Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_oneShotDownCounter-behavior " "Found design unit 1: wb_block_oneShotDownCounter-behavior" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_oneshotdowncounter.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763717 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_oneShotDownCounter " "Found entity 1: wb_block_oneShotDownCounter" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_oneshotdowncounter.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099763717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099763717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2\"" {  } { { "wb_clkgenerator.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_clkgenerator.bdf" { { 168 2440 2592 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_processor wb_processor:inst7 " "Elaborating entity \"wb_processor\" for hierarchy \"wb_processor:inst7\"" {  } { { "Lab5.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 1056 464 728 1248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_io wb_processor:inst7\|wb_cpu_io:inst5 " "Elaborating entity \"wb_cpu_io\" for hierarchy \"wb_processor:inst7\|wb_cpu_io:inst5\"" {  } { { "wb_processor.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 232 1704 1904 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 wb_cpu_io.vhd(127) " "VHDL Process Statement warning at wb_cpu_io.vhd(127): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683099763784 "|Lab5|wb_processor:inst7|wb_cpu_io:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2 wb_cpu_io.vhd(132) " "VHDL Process Statement warning at wb_cpu_io.vhd(132): signal \"key2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_io.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683099763784 "|Lab5|wb_processor:inst7|wb_cpu_io:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_control wb_processor:inst7\|wb_cpu_control:inst3 " "Elaborating entity \"wb_cpu_control\" for hierarchy \"wb_processor:inst7\|wb_cpu_control:inst3\"" {  } { { "wb_processor.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 496 976 1152 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_register wb_cpu_control.vhd(111) " "VHDL Process Statement warning at wb_cpu_control.vhd(111): signal \"status_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_control.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683099763821 "|Lab5|wb_processor:inst7|wb_cpu_control:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_mem wb_processor:inst7\|wb_cpu_mem:inst1 " "Elaborating entity \"wb_cpu_mem\" for hierarchy \"wb_processor:inst7\|wb_cpu_mem:inst1\"" {  } { { "wb_processor.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 200 624 824 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763858 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_storage wb_cpu_mem.vhd(53) " "VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable \"mem_storage\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683099763889 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763907 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763908 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763909 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763910 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763911 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099763912 "|Lab5|wb_processor:inst7|wb_cpu_mem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_programcounter wb_processor:inst7\|wb_cpu_programcounter:inst " "Elaborating entity \"wb_cpu_programcounter\" for hierarchy \"wb_processor:inst7\|wb_cpu_programcounter:inst\"" {  } { { "wb_processor.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 200 288 536 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099763967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_alu wb_processor:inst7\|wb_cpu_alu:inst7 " "Elaborating entity \"wb_cpu_alu\" for hierarchy \"wb_processor:inst7\|wb_cpu_alu:inst7\"" {  } { { "wb_processor.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 112 1688 1888 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764004 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_a_i wb_cpu_alu.vhd(94) " "VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal \"alu_in_a_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683099764005 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_b_i wb_cpu_alu.vhd(95) " "VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal \"alu_in_b_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683099764006 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_i wb_cpu_alu.vhd(59) " "VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable \"alu_out_i\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683099764006 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[8\] wb_cpu_alu.vhd(59) " "Inferred latch for \"alu_out_i\[8\]\" at wb_cpu_alu.vhd(59)" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099764006 "|Lab5|wb_processor:inst7|wb_cpu_alu:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_regfile wb_processor:inst7\|wb_cpu_regfile:inst2 " "Elaborating entity \"wb_cpu_regfile\" for hierarchy \"wb_processor:inst7\|wb_cpu_regfile:inst2\"" {  } { { "wb_processor.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 184 1248 1464 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_processor:inst7\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "inst8" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_processor:inst7\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_processor:inst7\|BUSMUX:inst8 " "Instantiated megafunction \"wb_processor:inst7\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099764214 ""}  } { { "wb_processor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099764214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 wb_processor:inst7\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_processor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099764611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099764611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst3\"" {  } { { "Lab5.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 32 240 368 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst6 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst6\"" {  } { { "Lab5.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099764987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst6 " "Elaborated megafunction instantiation \"21mux:inst6\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_advinterface.bdf 1 1 " "Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_AdvInterface " "Found entity 1: wb_audio_AdvInterface" {  } { { "wb_audio_advinterface.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_AdvInterface wb_audio_AdvInterface:inst5 " "Elaborating entity \"wb_audio_AdvInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\"" {  } { { "Lab5.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { -232 664 960 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_basicinterface.bdf 1 1 " "Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_BasicInterface " "Found entity 1: wb_audio_BasicInterface" {  } { { "wb_audio_basicinterface.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_basicinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_BasicInterface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7 " "Elaborating entity \"wb_audio_BasicInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\"" {  } { { "wb_audio_advinterface.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf" { { 288 1280 1648 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_interface.bdf 1 1 " "Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_Interface " "Found entity 1: wb_audioStream_Interface" {  } { { "wb_audiostream_interface.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_Interface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2 " "Elaborating entity \"wb_audioStream_Interface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\"" {  } { { "wb_audio_basicinterface.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_basicinterface.bdf" { { 432 800 1144 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_serdes.vhd 2 1 " "Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_serDes-behavior " "Found design unit 1: wb_block_serDes-behavior" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_serdes.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765419 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_serDes " "Found entity 1: wb_block_serDes" {  } { { "wb_block_serdes.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_serdes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9 " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9\"" {  } { { "wb_audiostream_interface.bdf" "inst9" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf" { { -392 1216 1424 -232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10 " "Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\"" {  } { { "wb_audiostream_interface.bdf" "inst10" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf" { { -168 1216 1368 -40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_constanttobusbinary.vhd 2 1 " "Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_constantToBusBinary-behavior " "Found design unit 1: wb_block_constantToBusBinary-behavior" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_constanttobusbinary.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765543 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_constantToBusBinary " "Found entity 1: wb_block_constantToBusBinary" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_constanttobusbinary.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst\"" {  } { { "wb_audiostream_interface.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf" { { -104 936 1064 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_stereotomono.bdf 1 1 " "Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_stereoToMono " "Found entity 1: wb_audioStream_stereoToMono" {  } { { "wb_audiostream_stereotomono.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_stereotomono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_stereoToMono wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4 " "Elaborating entity \"wb_audioStream_stereoToMono\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\"" {  } { { "wb_audiostream_interface.bdf" "inst4" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_interface.bdf" { { -320 1656 1888 -224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_channeladder.vhd 2 1 " "Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audiostream_channeladder-SYN " "Found design unit 1: wb_audiostream_channeladder-SYN" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765734 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder " "Found entity 1: wb_audioStream_channelAdder" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099765734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099765734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1 " "Elaborating entity \"wb_audioStream_channelAdder\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\"" {  } { { "wb_audiostream_stereotomono.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_stereotomono.bdf" { { 296 752 944 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099765745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099766102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099766102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099766102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099766102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099766102 ""}  } { { "wb_audiostream_channeladder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099766102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/wb_audiostream_channeladder_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder_add_sub " "Found entity 1: wb_audioStream_channelAdder_add_sub" {  } { { "db/wb_audiostream_channeladder_add_sub.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/wb_audiostream_channeladder_add_sub.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099766321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated " "Elaborating entity \"wb_audioStream_channelAdder_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrl.bdf 1 1 " "Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrl " "Found entity 1: wb_audioCFG_CFGctrl" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099766576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrl wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1 " "Elaborating entity \"wb_audioCFG_CFGctrl\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\"" {  } { { "wb_audio_basicinterface.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_basicinterface.bdf" { { 216 800 1104 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlupdatesm.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlUpdateSM-behavior " "Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlupdatesm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766674 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlUpdateSM " "Found entity 1: wb_audioCFG_CFGctrlUpdateSM" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlupdatesm.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099766674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlUpdateSM wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25 " "Elaborating entity \"wb_audioCFG_CFGctrlUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst25" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -328 -528 -264 -168 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_twowiremaster.vhd 2 1 " "Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_twoWireMaster-behavior " "Found design unit 1: wb_audioCFG_twoWireMaster-behavior" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766767 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_twoWireMaster " "Found entity 1: wb_audioCFG_twoWireMaster" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099766767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099766767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_twoWireMaster wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8 " "Elaborating entity \"wb_audioCFG_twoWireMaster\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst8" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -64 1472 1656 64 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes " "Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\"" {  } { { "wb_audiocfg_twowiremaster.vhd" "comp_serDes" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_twowiremaster.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099766856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099767072 ""}  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099767072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlregisterbank.vhd 2 1 " "Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlRegisterBank-behavior " "Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767281 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlRegisterBank " "Found entity 1: wb_audioCFG_CFGctrlRegisterBank" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlRegisterBank wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26 " "Elaborating entity \"wb_audioCFG_CFGctrlRegisterBank\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst26" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -24 -32 312 136 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767295 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "wb_audiocfg_cfgctrlregisterbank.vhd(45) " "VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1683099767296 "|Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst24" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrl.bdf" { { -88 1000 1128 -24 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoconfigonreset.vhd 2 1 " "Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoConfigOnReset-behavior " "Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767427 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoConfigOnReset " "Found entity 1: wb_audioCFG_autoConfigOnReset" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoConfigOnReset wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst " "Elaborating entity \"wb_audioCFG_autoConfigOnReset\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\"" {  } { { "wb_audio_advinterface.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf" { { 112 888 1080 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767439 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdate.bdf 1 1 " "Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdate " "Found entity 1: wb_audioCFG_autoUpdate" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdate wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8 " "Elaborating entity \"wb_audioCFG_autoUpdate\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\"" {  } { { "wb_audio_advinterface.bdf" "inst8" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf" { { 512 744 1064 736 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoupdatesm.vhd 2 1 " "Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoUpdateSM-behavior " "Found design unit 1: wb_audioCFG_autoUpdateSM-behavior" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdatesm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767631 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdateSM " "Found entity 1: wb_audioCFG_autoUpdateSM" {  } { { "wb_audiocfg_autoupdatesm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdatesm.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdateSM wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27 " "Elaborating entity \"wb_audioCFG_autoUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst27" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1888 1792 2040 2016 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busequal.bdf 1 1 " "Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busEqual " "Found entity 1: wb_block_busEqual" {  } { { "wb_block_busequal.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busequal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busEqual wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25 " "Elaborating entity \"wb_block_busEqual\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst25" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1616 1424 1576 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_2-1mux.bdf 1 1 " "Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_2-1mux " "Found entity 1: wb_block_2-1mux" {  } { { "wb_block_2-1mux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_2-1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_2-1mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14 " "Elaborating entity \"wb_block_2-1mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst14" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 392 2496 2592 488 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busmux_8-1.bdf 1 1 " "Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busMux_8-1 " "Found entity 1: wb_block_busMux_8-1" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099767955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099767955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst13" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 736 2272 2536 928 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099767966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099768018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099768026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099768026 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099768026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099768082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099768096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099768233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099768233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099768264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 528 1744 1872 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 592 1744 1872 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 656 1744 1872 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 720 1744 1872 784 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 784 1744 1872 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12 " "Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst12" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1104 2272 2536 1296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099769549 ""}  } { { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099769549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_block_busmux_8-1.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busmux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_frc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099769762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099769762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated " "Elaborating entity \"mux_frc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_frc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099769793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst19" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099770800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099770808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099770809 ""}  } { { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099770809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099770866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audiocfg_autoupdate.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099770878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_brc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_brc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_brc " "Found entity 1: mux_brc" {  } { { "db/mux_brc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_brc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099771012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099771012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_brc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated " "Elaborating entity \"mux_brc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_brc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst9" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1160 1440 1568 1224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst10" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1240 1440 1568 1304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11 " "Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11\"" {  } { { "wb_audiocfg_autoupdate.bdf" "inst11" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoupdate.bdf" { { 1632 1936 2064 1696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_bypassmux.bdf 1 1 " "Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_bypassMux " "Found entity 1: wb_audio_bypassMux" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099771279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099771279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_bypassMux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4 " "Elaborating entity \"wb_audio_bypassMux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\"" {  } { { "wb_audio_advinterface.bdf" "inst4" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_advinterface.bdf" { { 824 808 1064 984 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "inst10" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099771350 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099771350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099771555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099771555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "inst9" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099771706 ""}  } { { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099771706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_audio_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audio_bypassmux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099771920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099771920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099771959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "studentdesign.bdf 1 1 " "Using design file studentdesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "studentdesign.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/studentdesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StudentDesign StudentDesign:inst1 " "Elaborating entity \"StudentDesign\" for hierarchy \"StudentDesign:inst1\"" {  } { { "Lab5.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 752 496 704 912 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul.bdf 1 1 " "Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul StudentDesign:inst1\|mul:inst1 " "Elaborating entity \"mul\" for hierarchy \"StudentDesign:inst1\|mul:inst1\"" {  } { { "studentdesign.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/studentdesign.bdf" { { 272 640 864 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul_control.bdf 1 1 " "Using design file mul_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul_control " "Found entity 1: mul_control" {  } { { "mul_control.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_control StudentDesign:inst1\|mul:inst1\|mul_control:inst5 " "Elaborating entity \"mul_control\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\"" {  } { { "mul.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul.bdf" { { 16 328 520 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_dvctrl.bdf 1 1 " "Using design file wb_mul_dvctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_dvCtrl " "Found entity 1: wb_mul_dvCtrl" {  } { { "wb_mul_dvctrl.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_dvctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_dvCtrl StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dvCtrl:inst3 " "Elaborating entity \"wb_mul_dvCtrl\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dvCtrl:inst3\"" {  } { { "mul_control.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { { 416 328 504 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_zero_det.bdf 1 1 " "Using design file wb_mul_zero_det.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_zero_det " "Found entity 1: wb_mul_zero_det" {  } { { "wb_mul_zero_det.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_zero_det.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_zero_det StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_zero_det:inst2 " "Elaborating entity \"wb_mul_zero_det\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_zero_det:inst2\"" {  } { { "mul_control.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { { 280 568 728 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_dcnt4.bdf 1 1 " "Using design file wb_mul_dcnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_dcnt4 " "Found entity 1: wb_mul_dcnt4" {  } { { "wb_mul_dcnt4.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_dcnt4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_dcnt4 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1 " "Elaborating entity \"wb_mul_dcnt4\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\"" {  } { { "mul_control.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { { 280 320 504 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772626 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099772626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099772626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\"" {  } { { "wb_mul_dcnt4.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_dcnt4.bdf" { { 200 360 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099772639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773137 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099773137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13j " "Found entity 1: cntr_13j" {  } { { "db/cntr_13j.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_13j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099773329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099773329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_13j StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_13j:auto_generated " "Elaborating entity \"cntr_13j\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_dcnt4:inst1\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_13j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_fsm StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|mul_fsm:inst5 " "Elaborating entity \"mul_fsm\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|mul_fsm:inst5\"" {  } { { "mul_control.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { { 560 328 512 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_shiftreg16right.bdf 1 1 " "Using design file wb_mul_shiftreg16right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_shiftreg16right " "Found entity 1: wb_mul_shiftreg16right" {  } { { "wb_mul_shiftreg16right.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg16right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099773558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099773558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_shiftreg16right StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst " "Elaborating entity \"wb_mul_shiftreg16right\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\"" {  } { { "mul_control.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_control.bdf" { { 120 320 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg0.vhd 2 1 " "Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099773664 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099773664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099773664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\"" {  } { { "wb_mul_shiftreg16right.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg16right.bdf" { { 112 512 656 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "lpm_shiftreg_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099773892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_control:inst5\|wb_mul_shiftreg16right:inst\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099773893 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099773893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul_data_path.bdf 1 1 " "Using design file mul_data_path.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul_data_path " "Found entity 1: mul_data_path" {  } { { "mul_data_path.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099774023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099774023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_data_path StudentDesign:inst1\|mul:inst1\|mul_data_path:inst " "Elaborating entity \"mul_data_path\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\"" {  } { { "mul.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul.bdf" { { 80 576 800 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_outputselector.bdf 1 1 " "Using design file wb_mul_outputselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_outputselector " "Found entity 1: wb_mul_outputselector" {  } { { "wb_mul_outputselector.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_outputselector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099774118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099774118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_outputselector StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7 " "Elaborating entity \"wb_mul_outputselector\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\"" {  } { { "mul_data_path.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf" { { 360 744 984 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_twocomplbitclipping.bdf 1 1 " "Using design file wb_acomp_twocomplbitclipping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_twoComplBitClipping " "Found entity 1: wb_aComp_twoComplBitClipping" {  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099774530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099774530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_twoComplBitClipping StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24 " "Elaborating entity \"wb_aComp_twoComplBitClipping\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\"" {  } { { "wb_mul_outputselector.bdf" "inst24" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_outputselector.bdf" { { 384 120 456 480 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busand.bdf 1 1 " "Using design file wb_block_busand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busAND " "Found entity 1: wb_block_busAND" {  } { { "wb_block_busand.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099774624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099774624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busAND StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busAND:inst9 " "Elaborating entity \"wb_block_busAND\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busAND:inst9\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst9" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 424 400 592 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774638 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "width <none> " "Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string" {  } { { "wb_block_busand.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busand.bdf" { { 112 568 856 152 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1683099774639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busor.bdf 1 1 " "Using design file wb_block_busor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busOR " "Found entity 1: wb_block_busOR" {  } { { "wb_block_busor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099774716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099774716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busOR StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busOR:inst " "Elaborating entity \"wb_block_busOR\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|wb_block_busOR:inst\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 256 400 592 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774731 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "width <none> " "Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string" {  } { { "wb_block_busor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_busor.bdf" { { 112 568 856 152 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1683099774733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "inst8" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099774787 ""}  } { { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099774787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_acomp_twocomplbitclipping.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_twocomplbitclipping.bdf" { { 352 1096 1208 440 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099774856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099775004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_outputselector:inst7\|wb_aComp_twoComplBitClipping:inst24\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775345 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099775345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4 " "Elaborating entity \"lpm_dff0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\"" {  } { { "mul_data_path.bdf" "inst4" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf" { { 88 1000 1144 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_dff0:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775541 ""}  } { { "lpm_dff0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_dff0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099775541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775673 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099775673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\"" {  } { { "mul_data_path.bdf" "inst3" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf" { { 48 760 920 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099775808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099775808 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099775808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_55i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_55i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_55i " "Found entity 1: add_sub_55i" {  } { { "db/add_sub_55i.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_55i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099775971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099775971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_55i StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_55i:auto_generated " "Elaborating entity \"add_sub_55i\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_55i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_shiftreg32left.bdf 1 1 " "Using design file wb_mul_shiftreg32left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_shiftreg32left " "Found entity 1: wb_mul_shiftreg32left" {  } { { "wb_mul_shiftreg32left.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg32left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099776157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_shiftreg32left StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst " "Elaborating entity \"wb_mul_shiftreg32left\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\"" {  } { { "mul_data_path.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/mul_data_path.bdf" { { 80 368 600 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg1.vhd 2 1 " "Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776257 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099776257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\"" {  } { { "wb_mul_shiftreg32left.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg32left.bdf" { { 256 536 680 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "lpm_shiftreg_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|lpm_shiftreg1:inst1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099776333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099776333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099776333 ""}  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_shiftreg1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099776333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_mul_extend16.bdf 1 1 " "Using design file wb_mul_extend16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mul_extend16 " "Found entity 1: wb_mul_extend16" {  } { { "wb_mul_extend16.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_extend16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099776578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mul_extend16 StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|wb_mul_extend16:inst5 " "Elaborating entity \"wb_mul_extend16\" for hierarchy \"StudentDesign:inst1\|mul:inst1\|mul_data_path:inst\|wb_mul_shiftreg32left:inst\|wb_mul_extend16:inst5\"" {  } { { "wb_mul_shiftreg32left.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_mul_shiftreg32left.bdf" { { 80 280 472 144 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fact.bdf 1 1 " "Using design file fact.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099776674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fact StudentDesign:inst1\|fact:inst5 " "Elaborating entity \"fact\" for hierarchy \"StudentDesign:inst1\|fact:inst5\"" {  } { { "studentdesign.bdf" "inst5" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/studentdesign.bdf" { { 64 624 864 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_filt_bypassmux.bdf 1 1 " "Using design file wb_filt_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_filt_bypassMux " "Found entity 1: wb_filt_bypassMux" {  } { { "wb_filt_bypassmux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_filt_bypassmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099776779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099776779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_filt_bypassMux StudentDesign:inst1\|fact:inst5\|wb_filt_bypassMux:inst4 " "Elaborating entity \"wb_filt_bypassMux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_filt_bypassMux:inst4\"" {  } { { "fact.bdf" "inst4" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { { 512 640 896 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099776792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "factstm.bdf 1 1 " "Using design file factstm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Found entity 1: factSTM" {  } { { "factstm.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/factstm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099777220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factSTM StudentDesign:inst1\|fact:inst5\|factSTM:inst1 " "Elaborating entity \"factSTM\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\"" {  } { { "fact.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { { 312 800 1000 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factorfinder.bdf 1 1 " "Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorFinder " "Found entity 1: wb_aComp_factorFinder" {  } { { "wb_acomp_factorfinder.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099777333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorFinder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6 " "Elaborating entity \"wb_aComp_factorFinder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\"" {  } { { "fact.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { { 136 808 1016 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcount.vhd 2 1 " "Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcount-SYN " "Found design unit 1: wb_acomp_factcount-SYN" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777440 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCount " "Found entity 1: wb_aComp_factCount" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099777440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCount StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7 " "Elaborating entity \"wb_aComp_factCount\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\"" {  } { { "wb_acomp_factorfinder.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf" { { 272 -368 -224 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "lpm_counter_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099777551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099777551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099777551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099777551 ""}  } { { "wb_acomp_factcount.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcount.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099777551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhj " "Found entity 1: cntr_lhj" {  } { { "db/cntr_lhj.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_lhj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099777756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated " "Elaborating entity \"cntr_lhj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_binsearchreg.bdf 1 1 " "Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_binSearchReg " "Found entity 1: wb_aComp_binSearchReg" {  } { { "wb_acomp_binsearchreg.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_binsearchreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099777961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099777961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_binSearchReg StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2 " "Elaborating entity \"wb_aComp_binSearchReg\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\"" {  } { { "wb_acomp_factorfinder.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf" { { 208 208 408 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099777976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_decoder.vhd 2 1 " "Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_decoder-behavior " "Found design unit 1: wb_block_decoder-behavior" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778058 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_decoder " "Found entity 1: wb_block_decoder" {  } { { "wb_block_decoder.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_block_decoder.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099778058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_decoder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2 " "Elaborating entity \"wb_block_decoder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2\"" {  } { { "wb_acomp_binsearchreg.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_binsearchreg.bdf" { { 352 320 520 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factcompare.vhd 2 1 " "Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcompare-SYN " "Found design unit 1: wb_acomp_factcompare-SYN" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778162 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCompare " "Found entity 1: wb_aComp_factCompare" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099778162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCompare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1 " "Elaborating entity \"wb_aComp_factCompare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\"" {  } { { "wb_acomp_factorfinder.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf" { { 232 920 1072 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "lpm_compare_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099778442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099778442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099778442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099778442 ""}  } { { "wb_acomp_factcompare.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factcompare.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099778442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgj " "Found entity 1: cmpr_vgj" {  } { { "db/cmpr_vgj.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_vgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099778581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated " "Elaborating entity \"cmpr_vgj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_factormult.vhd 2 1 " "Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factormult-SYN " "Found design unit 1: wb_acomp_factormult-SYN" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778733 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorMult " "Found entity 1: wb_aComp_factorMult" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099778733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099778733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorMult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst " "Elaborating entity \"wb_aComp_factorMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\"" {  } { { "wb_acomp_factorfinder.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factorfinder.bdf" { { 224 736 904 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099778748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "lpm_mult_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779132 ""}  } { { "wb_acomp_factormult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_factormult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099779132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ofn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ofn " "Found entity 1: mult_ofn" {  } { { "db/mult_ofn.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_ofn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099779288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ofn StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated " "Elaborating entity \"mult_ofn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshape.bdf 1 1 " "Using design file wb_acomp_envshape.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Found entity 1: wb_aComp_envShape" {  } { { "wb_acomp_envshape.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshape.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099779471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShape StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8 " "Elaborating entity \"wb_aComp_envShape\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\"" {  } { { "fact.bdf" "inst8" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { { 136 456 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-1-mux.bdf 1 1 " "Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1-mux " "Found entity 1: 2-1-mux" {  } { { "2-1-mux.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/2-1-mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099779573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1-mux StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9 " "Elaborating entity \"2-1-mux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\"" {  } { { "wb_acomp_envshape.bdf" "inst9" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshape.bdf" { { 456 1320 1624 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envcomp.vhd 2 1 " "Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envcomp-SYN " "Found design unit 1: wb_acomp_envcomp-SYN" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779681 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envComp " "Found entity 1: wb_aComp_envComp" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099779681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envComp StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst " "Elaborating entity \"wb_aComp_envComp\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\"" {  } { { "wb_acomp_envshape.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshape.bdf" { { 328 1424 1552 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "lpm_compare_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099779807 ""}  } { { "wb_acomp_envcomp.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envcomp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099779807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ing.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ing " "Found entity 1: cmpr_ing" {  } { { "db/cmpr_ing.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ing.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099779949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099779949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ing StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated " "Elaborating entity \"cmpr_ing\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099779982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_valuereducer.bdf 1 1 " "Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_valueReducer " "Found entity 1: wb_aComp_valueReducer" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099780125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_valueReducer StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1 " "Elaborating entity \"wb_aComp_valueReducer\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\"" {  } { { "wb_acomp_envshape.bdf" "inst1" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshape.bdf" { { 344 1024 1256 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780142 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "wb_acomp_valuereducer.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf" { { 416 656 656 456 "" "" } { 400 584 664 416 "multOut\[39..0\]" "" } { 400 656 736 416 "multOut\[39..8\]" "" } { 440 656 784 456 "mult_out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1683099780146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapesub.vhd 2 1 " "Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapesub-SYN " "Found design unit 1: wb_acomp_envshapesub-SYN" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780235 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeSub " "Found entity 1: wb_aComp_envShapeSub" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099780235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeSub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7 " "Elaborating entity \"wb_aComp_envShapeSub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\"" {  } { { "wb_acomp_valuereducer.bdf" "inst7" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf" { { 408 928 1088 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780343 ""}  } { { "wb_acomp_envshapesub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapesub.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099780343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ai " "Found entity 1: add_sub_6ai" {  } { { "db/add_sub_6ai.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_6ai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099780506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ai StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated " "Elaborating entity \"add_sub_6ai\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_acomp_envshapemult.vhd 2 1 " "Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapemult-SYN " "Found design unit 1: wb_acomp_envshapemult-SYN" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780688 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeMult " "Found entity 1: wb_aComp_envShapeMult" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099780688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeMult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6 " "Elaborating entity \"wb_aComp_envShapeMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\"" {  } { { "wb_acomp_valuereducer.bdf" "inst6" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf" { { 360 416 584 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "lpm_mult_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099780821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099780821 ""}  } { { "wb_acomp_envshapemult.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_envshapemult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099780821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mfn " "Found entity 1: mult_mfn" {  } { { "db/mult_mfn.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_mfn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099780977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099780977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mfn StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated " "Elaborating entity \"mult_mfn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099781165 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099781165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099781165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\"" {  } { { "wb_acomp_valuereducer.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_acomp_valuereducer.bdf" { { 104 136 264 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099781509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099781509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099781509 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099781509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ucf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ucf " "Found entity 1: decode_ucf" {  } { { "db/decode_ucf.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_ucf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099781672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099781672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ucf StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated " "Elaborating entity \"decode_ucf\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "edgedetector.bdf 1 1 " "Using design file edgedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgedetector.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/edgedetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099781858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099781858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector StudentDesign:inst1\|fact:inst5\|edgeDetector:inst " "Elaborating entity \"edgeDetector\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\"" {  } { { "fact.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fact.bdf" { { 328 456 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "abslt.bdf 1 1 " "Using design file abslt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ABSLT " "Found entity 1: ABSLT" {  } { { "abslt.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/abslt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099781950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099781950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSLT StudentDesign:inst1\|ABSLT:inst " "Elaborating entity \"ABSLT\" for hierarchy \"StudentDesign:inst1\|ABSLT:inst\"" {  } { { "studentdesign.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/studentdesign.bdf" { { 64 360 520 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099781969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "krets_12.bdf 1 1 " "Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "krets_12.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099782062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683099782062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 StudentDesign:inst1\|ABSLT:inst\|Krets_12:inst " "Elaborating entity \"Krets_12\" for hierarchy \"StudentDesign:inst1\|ABSLT:inst\|Krets_12:inst\"" {  } { { "abslt.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/abslt.bdf" { { 64 448 544 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_hexTo7segAll wb_hexTo7segAll:inst2 " "Elaborating entity \"wb_hexTo7segAll\" for hierarchy \"wb_hexTo7segAll:inst2\"" {  } { { "Lab5.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 672 896 1048 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "wb_hexTo7segOne wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3 A:behavior " "Elaborating entity \"wb_hexTo7segOne\" using architecture \"A:behavior\" for hierarchy \"wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\"" {  } { { "wb_hexTo7segAll.vhd" "U7seg3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_hexTo7segAll.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:inst13 " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:inst13\"" {  } { { "Lab5.bdf" "inst13" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { -488 256 768 -264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu_cpu\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "cpu" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099782476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_test_bench DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_test_bench" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 6013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_data_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_data" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783204 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099783204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099783374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099783374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_tag_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_tag" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099783607 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099783607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099783781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099783781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_bht_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_bht" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099783987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784006 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099784006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099784179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099784179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_a_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_a" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099784412 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099784412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099784578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099784578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_b_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_b" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_mult_cell DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_mult_cell" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099784905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099785108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099785139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099785139 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099785139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099785295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099785295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099785361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099785925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099786012 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099786012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099786803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099787872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099787892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099787978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099788918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099789008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099789018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099789388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099789398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099792914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099793968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_tag_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_tag" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099808730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099808780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099808799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099808799 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099808799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099808987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099808987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_data_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_data" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809204 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099809204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099809375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099809375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_victim_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_victim" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099809608 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099809608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099809782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099809782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 10210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099809944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_debug DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099810211 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099810211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_break DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099810984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_pib DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_im DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_ocimem DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099811491 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099811491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099811668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099811668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_tck DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_tck\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099811835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "DE2_115_SOPC_cpu_cpu_debug_slave_phy" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812177 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099812177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getIndex_Custom_Instruction DE2_115_SOPC:inst13\|getIndex_Custom_Instruction:getindex_ci_0 " "Elaborating entity \"getIndex_Custom_Instruction\" for hierarchy \"DE2_115_SOPC:inst13\|getIndex_Custom_Instruction:getindex_ci_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "getindex_ci_0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812326 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "getIndex_Custom_Instruction.v(27) " "Verilog HDL warning at getIndex_Custom_Instruction.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683099812326 "|Lab5|DE2_115_SOPC:inst13|getIndex_Custom_Instruction:getindex_ci_0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "getIndex_Custom_Instruction.v(28) " "Verilog HDL warning at getIndex_Custom_Instruction.v(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/getIndex_Custom_Instruction.v" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1683099812326 "|Lab5|DE2_115_SOPC:inst13|getIndex_Custom_Instruction:getindex_ci_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099812677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099812677 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099812677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813600 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099813600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_onchip_memory2 DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE2_115_SOPC_onchip_memory2\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "onchip_memory2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_onchip_memory2.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099813772 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099813772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ch1 " "Found entity 1: altsyncram_4ch1" {  } { { "db/altsyncram_4ch1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099813977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099813977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ch1 DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated " "Elaborating entity \"altsyncram_4ch1\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099813995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099816725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099816725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_4ch1.tdf" "decode3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099816747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099816887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099816887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4ch1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_4ch1.tdf" "mux2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4ch1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099816911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pio_led DE2_115_SOPC:inst13\|DE2_115_SOPC_pio_led:pio_led " "Elaborating entity \"DE2_115_SOPC_pio_led\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_pio_led:pio_led\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pio_led" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099820676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE2_115_SOPC:inst13\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE2_115_SOPC:inst13\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099820704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_comb_xconnect" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099820737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE2_115_SOPC:inst13\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE2_115_SOPC:inst13\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099820769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683099820770 "|Lab5|DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683099820770 "|Lab5|DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683099820771 "|Lab5|DE2_115_SOPC:inst13|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099820799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_default_decode DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099821976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:inst13\|DE2_115_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:inst13\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:inst13\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectDesign projectDesign:inst15 " "Elaborating entity \"projectDesign\" for hierarchy \"projectDesign:inst15\"" {  } { { "Lab5.bdf" "inst15" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 624 496 696 752 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_wrapper projectDesign:inst15\|magnitude_wrapper:inst2 " "Elaborating entity \"magnitude_wrapper\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\"" {  } { { "projectDesign.bdf" "inst2" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/projectDesign.bdf" { { 120 624 824 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_wrapper projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst " "Elaborating entity \"fft_wrapper\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\"" {  } { { "magnitude_wrapper.v" "fft_wrapper_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_sink_interface projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|fft_sink_interface:fft_sink_interface_inst " "Elaborating entity \"fft_sink_interface\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|fft_sink_interface:fft_sink_interface_inst\"" {  } { { "fft_wrapper.v" "fft_sink_interface_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFTBlock projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst " "Elaborating entity \"FFTBlock\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\"" {  } { { "fft_wrapper.v" "fft_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/fft_wrapper.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFTBlock_fft_ii_0 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFTBlock_fft_ii_0\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\"" {  } { { "FFTBlock/synthesis/FFTBlock.v" "fft_ii_0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/FFTBlock.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/FFTBlock_fft_ii_0.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099822870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "sink_FIFO" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 58 " "Parameter \"lpm_width\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099823218 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099823218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jf71 " "Found entity 1: scfifo_jf71" {  } { { "db/scfifo_jf71.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099823368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099823368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jf71 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated " "Elaborating entity \"scfifo_jf71\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0pv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0pv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0pv " "Found entity 1: a_dpfifo_0pv" {  } { { "db/a_dpfifo_0pv.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099823475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099823475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0pv projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo " "Elaborating entity \"a_dpfifo_0pv\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\"" {  } { { "db/scfifo_jf71.tdf" "dpfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_jf71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7h1 " "Found entity 1: altsyncram_t7h1" {  } { { "db/altsyncram_t7h1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_t7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099823648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099823648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7h1 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|altsyncram_t7h1:FIFOram " "Elaborating entity \"altsyncram_t7h1\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|altsyncram_t7h1:FIFOram\"" {  } { { "db/a_dpfifo_0pv.tdf" "FIFOram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099823877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099823877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0pv.tdf" "almost_full_comparer" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_0pv.tdf" "two_comparison" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099823978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_r9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099824119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099824119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0pv.tdf" "rd_ptr_msb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_8a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099824286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099824286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_0pv.tdf" "usedw_counter" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_s9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099824451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099824451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|scfifo:sink_FIFO\|scfifo_jf71:auto_generated\|a_dpfifo_0pv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_0pv.tdf" "wr_ptr" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_0pv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099824964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099825116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099825272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099825376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099825390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099825390 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099825390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hej " "Found entity 1: add_sub_hej" {  } { { "db/add_sub_hej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_hej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099825554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099825554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_hej:auto_generated " "Elaborating entity \"add_sub_hej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_hej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099825573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099826833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4094 " "Parameter \"numwords_a\" = \"4094\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4094 " "Parameter \"numwords_b\" = \"4094\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 34 " "Parameter \"width_a\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 34 " "Parameter \"width_b\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099826833 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099826833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_caq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_caq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_caq3 " "Found entity 1: altsyncram_caq3" {  } { { "db/altsyncram_caq3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_caq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099826994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099826994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_caq3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_caq3:auto_generated " "Elaborating entity \"altsyncram_caq3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_caq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099827566 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099827566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iej " "Found entity 1: add_sub_iej" {  } { { "db/add_sub_iej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_iej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099827726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099827726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_iej:auto_generated " "Elaborating entity \"add_sub_iej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_iej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099827746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2046 " "Parameter \"numwords_a\" = \"2046\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2046 " "Parameter \"numwords_b\" = \"2046\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099828751 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099828751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4aq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4aq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4aq3 " "Found entity 1: altsyncram_4aq3" {  } { { "db/altsyncram_4aq3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_4aq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099828937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099828937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4aq3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4aq3:auto_generated " "Elaborating entity \"altsyncram_4aq3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_4aq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099828957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099829842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr ACLR0 " "Parameter \"accum_sload_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register CLOCK0 " "Parameter \"accum_sload_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 37 " "Parameter \"width_result\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099830222 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099830222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_cm6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_cm6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_cm6g " "Found entity 1: mult_add_cm6g" {  } { { "db/mult_add_cm6g.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099830385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099830385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_cm6g projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated " "Elaborating entity \"mult_add_cm6g\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_pa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_pa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_pa91 " "Found entity 1: ded_mult_pa91" {  } { { "db/ded_mult_pa91.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099830505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099830505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_pa91 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated\|ded_mult_pa91:ded_mult1 " "Elaborating entity \"ded_mult_pa91\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated\|ded_mult_pa91:ded_mult1\"" {  } { { "db/mult_add_cm6g.tdf" "ded_mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_cm6g.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d3c " "Found entity 1: dffpipe_d3c" {  } { { "db/dffpipe_d3c.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_d3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099830630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099830630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d3c projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated\|ded_mult_pa91:ded_mult1\|dffpipe_d3c:pre_result " "Elaborating entity \"dffpipe_d3c\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_cm6g:auto_generated\|ded_mult_pa91:ded_mult1\|dffpipe_d3c:pre_result\"" {  } { { "db/ded_mult_pa91.tdf" "pre_result" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ded_mult_pa91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099830970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr ACLR0 " "Parameter \"accum_sload_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register CLOCK0 " "Parameter \"accum_sload_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 37 " "Parameter \"width_result\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831101 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099831101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_bl6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_bl6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_bl6g " "Found entity 1: mult_add_bl6g" {  } { { "db/mult_add_bl6g.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_add_bl6g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099831266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099831266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_bl6g projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_bl6g:auto_generated " "Elaborating entity \"mult_add_bl6g\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_bl6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099831887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099831887 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099831887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bej " "Found entity 1: add_sub_bej" {  } { { "db/add_sub_bej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_bej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099832046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099832046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_bej:auto_generated " "Elaborating entity \"add_sub_bej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_bej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099832066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099832752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099832913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099832989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1022 " "Parameter \"numwords_a\" = \"1022\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1022 " "Parameter \"numwords_b\" = \"1022\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833067 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099833067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9q3 " "Found entity 1: altsyncram_a9q3" {  } { { "db/altsyncram_a9q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a9q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099833229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099833229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a9q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a9q3:auto_generated " "Elaborating entity \"altsyncram_a9q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a9q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099833750 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099833750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cej " "Found entity 1: add_sub_cej" {  } { { "db/add_sub_cej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_cej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099833909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099833909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_cej:auto_generated " "Elaborating entity \"add_sub_cej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_cej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099833929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099834616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099834789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099834863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099834920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099834938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 510 " "Parameter \"numwords_a\" = \"510\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 510 " "Parameter \"numwords_b\" = \"510\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 42 " "Parameter \"width_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 42 " "Parameter \"width_b\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099834938 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099834938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04q3 " "Found entity 1: altsyncram_04q3" {  } { { "db/altsyncram_04q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_04q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099835102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099835102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_04q3:auto_generated " "Elaborating entity \"altsyncram_04q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_04q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099835960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr1.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2049 " "Parameter \"numwords_a\" = \"2049\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099835961 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099835961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2u3 " "Found entity 1: altsyncram_g2u3" {  } { { "db/altsyncram_g2u3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g2u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099836141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099836141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2u3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g2u3:auto_generated " "Elaborating entity \"altsyncram_g2u3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g2u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099836162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_large_mult1:round_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099837576 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099837576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dej " "Found entity 1: add_sub_dej" {  } { { "db/add_sub_dej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_dej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099837734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099837734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_dej:auto_generated " "Elaborating entity \"add_sub_dej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_dej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099837755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 254 " "Parameter \"numwords_a\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 254 " "Parameter \"numwords_b\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 44 " "Parameter \"width_a\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 44 " "Parameter \"width_b\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099838748 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099838748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4q3 " "Found entity 1: altsyncram_c4q3" {  } { { "db/altsyncram_c4q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_c4q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099838917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099838917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_c4q3:auto_generated " "Elaborating entity \"altsyncram_c4q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_c4q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099838937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099839403 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eej " "Found entity 1: add_sub_eej" {  } { { "db/add_sub_eej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_eej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099839560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099839560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_eej:auto_generated " "Elaborating entity \"add_sub_eej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_eej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099839581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 126 " "Parameter \"numwords_a\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 126 " "Parameter \"numwords_b\" = \"126\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 46 " "Parameter \"width_a\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 46 " "Parameter \"width_b\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099840592 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099840592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4q3 " "Found entity 1: altsyncram_a4q3" {  } { { "db/altsyncram_a4q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a4q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099840757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099840757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a4q3:auto_generated " "Elaborating entity \"altsyncram_a4q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a4q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099840925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr2.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 513 " "Parameter \"numwords_a\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099841513 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099841513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0u3 " "Found entity 1: altsyncram_p0u3" {  } { { "db/altsyncram_p0u3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p0u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099841671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099841671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0u3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p0u3:auto_generated " "Elaborating entity \"altsyncram_p0u3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p0u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099841691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099842570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099842673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_large_mult1:round_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099842871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099842964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099843080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099843141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099843155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099843155 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099843155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fej " "Found entity 1: add_sub_fej" {  } { { "db/add_sub_fej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_fej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099843314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099843314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_fej:auto_generated " "Elaborating entity \"add_sub_fej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_fej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099843336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62 " "Parameter \"numwords_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 62 " "Parameter \"numwords_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 48 " "Parameter \"width_b\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099844358 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099844358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1q3 " "Found entity 1: altsyncram_a1q3" {  } { { "db/altsyncram_a1q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_a1q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099844540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099844540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a1q3:auto_generated " "Elaborating entity \"altsyncram_a1q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a1q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099844965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099845028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099845042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099845042 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099845042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gej " "Found entity 1: add_sub_gej" {  } { { "db/add_sub_gej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_gej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099845203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099845203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_gej:auto_generated " "Elaborating entity \"add_sub_gej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_gej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099845223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099845914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 50 " "Parameter \"width_a\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 50 " "Parameter \"width_b\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099846229 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099846229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0q3 " "Found entity 1: altsyncram_g0q3" {  } { { "db/altsyncram_g0q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_g0q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099846409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099846409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g0q3:auto_generated " "Elaborating entity \"altsyncram_g0q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_g0q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099846949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099847018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099847089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099847146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099847164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr3.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 129 " "Parameter \"numwords_a\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099847164 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099847164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvt3 " "Found entity 1: altsyncram_kvt3" {  } { { "db/altsyncram_kvt3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_kvt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099847320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099847320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvt3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_kvt3:auto_generated " "Elaborating entity \"altsyncram_kvt3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_kvt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099847340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_fixedpt:cma_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_large_mult1:round_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_large_mult1:round_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099848761 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099848761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jej " "Found entity 1: add_sub_jej" {  } { { "db/add_sub_jej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_jej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099848925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099848925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_jej:auto_generated " "Elaborating entity \"add_sub_jej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_jej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099848947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099849656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099849827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099849899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099849953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099849972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 14 " "Parameter \"numwords_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 14 " "Parameter \"numwords_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 52 " "Parameter \"width_a\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 52 " "Parameter \"width_b\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099849972 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099849972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q3 " "Found entity 1: altsyncram_m0q3" {  } { { "db/altsyncram_m0q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_m0q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099850143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099850143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_m0q3:auto_generated " "Elaborating entity \"altsyncram_m0q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_m0q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "del_in_real_comp_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_fixed:lpm_add_sub_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 27 " "Parameter \"LPM_WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099850649 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099850649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kej " "Found entity 1: add_sub_kej" {  } { { "db/add_sub_kej.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/add_sub_kej.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099850810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099850810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kej projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_kej:auto_generated " "Elaborating entity \"add_sub_kej\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:del_in_real_comp_inst\|lpm_add_sub:\\gen_fixed:lpm_add_sub_component\|add_sub_kej:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099850831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099851946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099852989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr4.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 33 " "Parameter \"numwords_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099852990 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099852990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttt3 " "Found entity 1: altsyncram_ttt3" {  } { { "db/altsyncram_ttt3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_ttt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099853157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099853157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttt3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ttt3:auto_generated " "Elaborating entity \"altsyncram_ttt3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ttt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099853178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:5:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099854154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099854440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099855466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099855680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099855778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099856737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099856921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr5.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099857506 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099857506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fst3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fst3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fst3 " "Found entity 1: altsyncram_fst3" {  } { { "db/altsyncram_fst3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_fst3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099857675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099857675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fst3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_fst3:auto_generated " "Elaborating entity \"altsyncram_fst3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_fst3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099857699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:6:r22_stage" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099858600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099858897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099859842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFTBlock_fft_ii_0_opt_twr6.hex " "Parameter \"init_file\" = \"FFTBlock_fft_ii_0_opt_twr6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099860628 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099860628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8st3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8st3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8st3 " "Found entity 1: altsyncram_8st3" {  } { { "db/altsyncram_8st3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_8st3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099860799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099860799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8st3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_8st3:auto_generated " "Elaborating entity \"altsyncram_8st3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_8st3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099860823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_core projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst " "Elaborating entity \"auk_dspip_bit_reverse_core\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "\\generate_bit_reverse_module:bit_reverse_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099861673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_addr_control projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst " "Elaborating entity \"auk_dspip_bit_reverse_addr_control\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "rd_addr_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099861809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_reverse_carry_adder projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst " "Elaborating entity \"auk_dspip_bit_reverse_reverse_carry_adder\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "reverse_carry_adder_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099861944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "real_buf" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 50 " "Parameter \"width_a\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 50 " "Parameter \"width_b\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862263 ""}  } { { "FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099862263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6q3 " "Found entity 1: altsyncram_p6q3" {  } { { "db/altsyncram_p6q3.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_p6q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099862426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099862426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6q3 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p6q3:auto_generated " "Elaborating entity \"altsyncram_p6q3\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_p6q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "source_FIFO" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099862986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 9 " "Parameter \"almost_full_value\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099862986 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099862986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0h71 " "Found entity 1: scfifo_0h71" {  } { { "db/scfifo_0h71.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099863165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099863165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0h71 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated " "Elaborating entity \"scfifo_0h71\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099863187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8qv " "Found entity 1: a_dpfifo_8qv" {  } { { "db/a_dpfifo_8qv.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099863301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099863301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8qv projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo " "Elaborating entity \"a_dpfifo_8qv\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\"" {  } { { "db/scfifo_0h71.tdf" "dpfifo" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/scfifo_0h71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099863335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bah1 " "Found entity 1: altsyncram_bah1" {  } { { "db/altsyncram_bah1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_bah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099863503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099863503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bah1 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|altsyncram_bah1:FIFOram " "Elaborating entity \"altsyncram_bah1\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|altsyncram_bah1:FIFOram\"" {  } { { "db/a_dpfifo_8qv.tdf" "FIFOram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099863557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099863739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099863739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8qv.tdf" "almost_full_comparer" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099863783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_8qv.tdf" "two_comparison" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099863867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_t9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099864015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099864015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8qv.tdf" "rd_ptr_msb" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_aa7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099864212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099864212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_8qv.tdf" "usedw_counter" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099864388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099864388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_0h71:auto_generated\|a_dpfifo_8qv:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_8qv.tdf" "wr_ptr" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_dpfifo_8qv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_fsm projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude_fsm:magnitude_fsm_inst " "Elaborating entity \"magnitude_fsm\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude_fsm:magnitude_fsm_inst\"" {  } { { "magnitude_wrapper.v" "magnitude_fsm_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst " "Elaborating entity \"magnitude\" for hierarchy \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\"" {  } { { "magnitude_wrapper.v" "magnitude_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude_wrapper.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReqisterFFT projectDesign:inst15\|shiftReqisterFFT:inst " "Elaborating entity \"shiftReqisterFFT\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\"" {  } { { "projectDesign.bdf" "inst" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/projectDesign.bdf" { { 136 328 528 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncFIFO projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst " "Elaborating entity \"AsyncFIFO\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\"" {  } { { "shiftReqisterFFT.v" "AsyncFIFO_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099864779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "AsyncFIFO.v" "dcfifo_component" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099865784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "AsyncFIFO.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099865796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099865796 ""}  } { { "AsyncFIFO.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/AsyncFIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099865796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_09h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_09h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_09h1 " "Found entity 1: dcfifo_09h1" {  } { { "db/dcfifo_09h1.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_09h1 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated " "Elaborating entity \"dcfifo_09h1\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_09h1.tdf" "rdptr_g1p" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/a_graycounter_37c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_09h1.tdf" "wrptr_g1p" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe41 " "Found entity 1: altsyncram_qe41" {  } { { "db/altsyncram_qe41.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_qe41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qe41 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|altsyncram_qe41:fifo_ram " "Elaborating entity \"altsyncram_qe41\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|altsyncram_qe41:fifo_ram\"" {  } { { "db/dcfifo_09h1.tdf" "fifo_ram" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\"" {  } { { "db/dcfifo_09h1.tdf" "rs_dgwp" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe12 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_tal:rs_dgwp\|dffpipe_e09:dffpipe12\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe12" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099866861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099866980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099866980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\"" {  } { { "db/dcfifo_09h1.tdf" "ws_dgrp" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099867019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099867114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099867114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe15 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|alt_synch_pipe_ual:ws_dgrp\|dffpipe_f09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe15" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099867172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099867323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099867323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|AsyncFIFO:AsyncFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_09h1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_09h1.tdf" "rdempty_eq_comp" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/dcfifo_09h1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099867374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFOToFFT projectDesign:inst15\|shiftReqisterFFT:inst\|FIFOToFFT:FIFOToFFT_inst " "Elaborating entity \"FIFOToFFT\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|FIFOToFFT:FIFOToFFT_inst\"" {  } { { "shiftReqisterFFT.v" "FIFOToFFT_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099867744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODECToFIFO projectDesign:inst15\|shiftReqisterFFT:inst\|CODECToFIFO:CODECToFIFO_inst " "Elaborating entity \"CODECToFIFO\" for hierarchy \"projectDesign:inst15\|shiftReqisterFFT:inst\|CODECToFIFO:CODECToFIFO_inst\"" {  } { { "shiftReqisterFFT.v" "CODECToFIFO_inst" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/shiftReqisterFFT.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099867785 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1683099870725 "|Lab5|DE2_115_SOPC:inst13|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1683099870867 "|Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6524 " "Found entity 1: altsyncram_6524" {  } { { "db/altsyncram_6524.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_6524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099876485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099876485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099877481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099877481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099877866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099877866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099878464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099878464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099878673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099878673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099879141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099879141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099879874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099879874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099880078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099880078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099880551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099880551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099880756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099880756 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099881868 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683099882222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.03.09:44:55 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2023.05.03.09:44:55 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099895555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099899379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099899635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099903581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099903729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099903904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099904100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099904115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099904116 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683099904840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099905327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099905549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099905634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099905776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099905958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099905958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099906154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099906154 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7642 0 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 5121 0 0 } } { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099910935 "|Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683099910935 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683099910935 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "134 " "Ignored 134 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "134 " "Ignored 134 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683099913340 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683099913340 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst6\|5~0 " "Found clock multiplexer 21mux:inst6\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1683099929684 "|Lab5|21mux:inst6|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mux_7rc.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1683099929684 "|Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1683099929684 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "45 " "Inferred 45 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|Mult1\"" {  } { { "magnitude.v" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|Mult0\"" {  } { { "magnitude.v" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult6" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult4" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1726 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult7" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult5" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1727 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1703 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1704 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult6" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult4" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1726 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult7" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult5" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1727 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1703 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:5:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1704 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult6" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult4" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1726 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult7" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult5" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1727 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1703 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1704 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult6" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult4" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1726 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult7" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult5" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1727 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1703 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1704 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult6" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult4\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult4" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1726 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult7" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult5\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult5" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1727 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult0\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult0" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1703 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult2\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult2" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult3\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult3" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|Mult1\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "Mult1" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1704 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099947126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683099947126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099947238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947238 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099947238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099947406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099947406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|lpm_mult:Mult1\"" {  } { { "magnitude.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099947553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|magnitude:magnitude_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947553 ""}  } { { "magnitude.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/magnitude.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099947553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_36t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099947717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099947717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099947977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_115_SOPC:inst13\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099947978 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099947978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099948133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099948133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099948499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948499 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099948499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_26t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099948653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099948653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099948871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099948871 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099948871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099951606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951606 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099951606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_06t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099951763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099951763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099951981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099951981 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099951981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099952742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099952742 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1728 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099952742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/db/mult_76t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683099952898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099952898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\"" {  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099953114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7 " "Instantiated megafunction \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_fixedpt:cma_inst\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683099953114 ""}  } { { "FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/FFTBlock/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1729 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683099953114 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683099957732 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "356 " "Ignored 356 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "356 " "Ignored 356 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683099958551 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683099958551 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debounce.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/debounce.vhd" 9 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 5857 -1 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 2066 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd" 65 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd" 66 -1 0 } } { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_autoconfigonreset.vhd" 67 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 352 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5614 -1 0 } } { "wb_niosprocessor.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_niosprocessor.vhd" 1791 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5413 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1263 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7691 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/jtag_uart.vhd" 1185 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 398 -1 0 } } { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/wb_audiocfg_cfgctrlregisterbank.vhd" 157 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5439 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 909 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 4070 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5642 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 7145 -1 0 } } { "cpu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/cpu.vhd" 5665 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/sys_clk_timer.vhd" 173 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 5937 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7700 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683099958924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683099958925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 744 1120 1296 760 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 728 1120 1296 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 712 1120 1296 728 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 696 1120 1296 712 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 872 1120 1296 888 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 856 1120 1296 872 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 920 1120 1296 936 "LEDR\[7..0\]" "" } { 944 1120 1296 960 "LEDR\[15..8\]" "" } { 968 1120 1296 984 "LEDR\[17..16\]" "" } { 960 720 1048 977 "LEDR\[17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683099971211 "|Lab5|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683099971211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099973788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "402 " "402 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683099992847 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|Add3~0 " "Logic cell \"projectDesign:inst15\|magnitude_wrapper:inst2\|fft_wrapper:fft_wrapper_inst\|FFTBlock:fft_inst\|FFTBlock_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:6:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|Add3~0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add3~0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683099993097 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683099993097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683099994086 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683099994088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099994415 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683099995233 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683099995233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683099995635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg " "Generated suppressed messages file C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Ver2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683099998819 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 67 0 0 34 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1683100022304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683100022962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683100022962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { -192 -104 64 -176 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100026844 "|Lab5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { -192 -104 64 -176 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100026844 "|Lab5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/MasterProject/Lab5.bdf" { { 920 -64 104 936 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683100026844 "|Lab5|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683100026844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23959 " "Implemented 23959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22218 " "Implemented 22218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_RAMS" "1491 " "Implemented 1491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683100026846 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "114 " "Implemented 114 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683100026846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683100026846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 236 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5285 " "Peak virtual memory: 5285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683100027151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 09:47:07 2023 " "Processing ended: Wed May 03 09:47:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683100027151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:21 " "Elapsed time: 00:05:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683100027151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:31 " "Total CPU time (on all processors): 00:05:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683100027151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683100027151 ""}
