#Timing report of worst 56 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : d1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
x.inpad[0] (.input)                                                 0.000     0.000
$iopadmap$decade.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$decade.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                    0.000    10.958
x_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                     1.605    12.564
d1_dffe_Q_D_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                         0.000    12.564
d1_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                          1.605    14.169
d1_dffe_Q.QD[0] (Q_FRAG)                                            0.000    14.169
data arrival time                                                            14.169

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
clock uncertainty                                                   0.000     0.000
cell setup time                                                     0.105     0.105
data required time                                                            0.105
-----------------------------------------------------------------------------------
data required time                                                            0.105
data arrival time                                                           -14.169
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -14.064


#Path 2
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
q2_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.035
q2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    13.340
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                             0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 3
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
q1_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.035
q1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    13.340
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                             0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num1_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          0.000    12.035
num1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    13.340
num1_dffe_Q.QEN[0] (Q_FRAG)                                                                           0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 5
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num1_dffe_Q_3_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        0.000    12.035
num1_dffe_Q_3_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    13.340
num1_dffe_Q_3.QEN[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 6
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num1_dffe_Q_2_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        0.000    12.035
num1_dffe_Q_2_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    13.340
num1_dffe_Q_2.QEN[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num1_dffe_Q_1_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        0.000    12.035
num1_dffe_Q_1_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    13.340
num1_dffe_Q_1.QEN[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : yellowled_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
d1_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.035
d1_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    13.340
yellowled_dffe_Q.QEN[0] (Q_FRAG)                                                                      0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
d1_dffe_Q_EN_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.035
d1_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    13.340
d1_dffe_Q.QEN[0] (Q_FRAG)                                                                             0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                      -0.591    -0.591
data required time                                                                                             -0.591
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.591
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.931


#Path 10
Startpoint: x.inpad[0] (.input clocked by clk)
Endpoint  : yellowled_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
x.inpad[0] (.input)                                                      0.000     0.000
$iopadmap$decade.x.I_PAD_$inp[0] (BIDIR_CELL)                            0.000     0.000
$iopadmap$decade.x.I_DAT[0] (BIDIR_CELL)                                10.958    10.958
x_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000    10.958
x_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462    12.420
yellowled_dffe_Q_D_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                       0.000    12.420
yellowled_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.605    14.026
yellowled_dffe_Q.QD[0] (Q_FRAG)                                          0.000    14.026
data arrival time                                                                 14.026

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -14.026
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -13.920


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num_dff_Q_D_LUT4_O_3.c_frag.TSL[0] (C_FRAG)                                                           0.000    12.035
num_dff_Q_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                                            1.593    13.628
num_dff_Q_3.QD[0] (Q_FRAG)                                                                            0.000    13.628
data arrival time                                                                                              13.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.522


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num_dff_Q_D_LUT4_O_2.c_frag.TSL[0] (C_FRAG)                                                           0.000    12.035
num_dff_Q_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                                            1.593    13.628
num_dff_Q_2.QD[0] (Q_FRAG)                                                                            0.000    13.628
data arrival time                                                                                              13.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.522


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num_dff_Q_D_LUT4_O_1.c_frag.TSL[0] (C_FRAG)                                                           0.000    12.035
num_dff_Q_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                                            1.593    13.628
num_dff_Q_1.QD[0] (Q_FRAG)                                                                            0.000    13.628
data arrival time                                                                                              13.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.522


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
num_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                             0.000    12.035
num_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.628
num_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    13.628
data arrival time                                                                                              13.628

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
num_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.628
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.522


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_22.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_24.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 28
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 29
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 30
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 31
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 32
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 33
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 34
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 35
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 36
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 37
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                      0.000    12.035
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.340
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 38
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       0.000    12.035
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    13.340
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 39
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                        0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     5.286
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     6.591
delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.TA2[0] (C_FRAG)                                            0.000     7.896
delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                             1.705     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                         0.000     9.602
num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                          1.437    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                   0.000    11.039
num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                    0.996    12.035
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000    12.035
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    13.340
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                          0.000    13.340
data arrival time                                                                                              13.340

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell setup time                                                                                       0.105     0.105
data required time                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.105
data arrival time                                                                                             -13.340
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -13.235


#Path 40
Startpoint: d1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
d1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
greenled_LUT2_O.t_frag.XSL[0] (T_FRAG)                                     0.000     1.701
greenled_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.462     3.164
$iopadmap$decade.greenled.O_DAT[0] (BIDIR_CELL)                            0.000     3.164
$iopadmap$decade.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    12.973
out:greenled.outpad[0] (.output)                                           0.000    12.973
data arrival time                                                                   12.973

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                  -12.973
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -12.973


#Path 41
Startpoint: d1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                0.000     0.000
d1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     1.701
redled_LUT2_O.t_frag.XSL[0] (T_FRAG)                                     0.000     1.701
redled_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.462     3.164
$iopadmap$decade.redled.O_DAT[0] (BIDIR_CELL)                            0.000     3.164
$iopadmap$decade.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    12.973
out:redled.outpad[0] (.output)                                           0.000    12.973
data arrival time                                                                 12.973

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -12.973
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -12.973


#Path 42
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:yellowled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$decade.yellowled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.yellowled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:yellowled.outpad[0] (.output)                                           0.000    11.510
data arrival time                                                                    11.510

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -11.510
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -11.510


#Path 43
Startpoint: num_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                           0.000     0.000
num_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$decade.num.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num(0).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                              11.510

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 44
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                             0.000     0.000
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     1.701
$iopadmap$decade.num_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num(1).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                11.510

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 45
Startpoint: num_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q_1.QCK[0] (Q_FRAG)                                             0.000     0.000
num_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     1.701
$iopadmap$decade.num_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num(2).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                11.510

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 46
Startpoint: num_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
num_dff_Q.QCK[0] (Q_FRAG)                                               0.000     0.000
num_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
$iopadmap$decade.num_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num(3).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                11.510

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 47
Startpoint: num1_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                          0.000     0.000
num1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
$iopadmap$decade.num1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num1(0).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                               11.510

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -11.510
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -11.510


#Path 48
Startpoint: num1_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                            0.000     0.000
num1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$decade.num1_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num1_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num1(1).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                 11.510

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 49
Startpoint: num1_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                            0.000     0.000
num1_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
$iopadmap$decade.num1_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num1_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num1(2).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                 11.510

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 50
Startpoint: num1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:num1(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
num1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     1.701
$iopadmap$decade.num1_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$decade.num1_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:num1(3).outpad[0] (.output)                                          0.000    11.510
data arrival time                                                                 11.510

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                -11.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -11.510


#Path 51
Startpoint: num_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                                                     0.000     0.000
num_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701     1.701
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       0.000     3.164
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.605     4.769
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         0.000     4.769
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462     6.231
num1_dffe_Q_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                   0.000     6.231
num1_dffe_Q_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                    1.305     7.536
num1_dffe_Q_3.QD[0] (Q_FRAG)                                                                    0.000     7.536
data arrival time                                                                                         7.536

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num1_dffe_Q_3.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                        -7.536
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -7.431


#Path 52
Startpoint: num_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_3.QCK[0] (Q_FRAG)                                                                     0.000     0.000
num_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701     1.701
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       0.000     3.164
q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.605     4.769
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         0.000     4.769
num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462     6.231
num1_dffe_Q_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                   0.000     6.231
num1_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                    1.305     7.536
num1_dffe_Q_1.QD[0] (Q_FRAG)                                                                    0.000     7.536
data arrival time                                                                                         7.536

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num1_dffe_Q_1.QCK[0] (Q_FRAG)                                                                   0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                        -7.536
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -7.431


#Path 53
Startpoint: num1_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                               0.000     0.000
num1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
num1_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
num1_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
num1_dffe_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
num1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
num1_dffe_Q.QD[0] (Q_FRAG)                                                  0.000     4.469
data arrival time                                                                     4.469

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num1_dffe_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                           0.000     0.000
cell setup time                                                             0.105     0.105
data required time                                                                    0.105
-------------------------------------------------------------------------------------------
data required time                                                                    0.105
data arrival time                                                                    -4.469
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.363


#Path 54
Startpoint: num1_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num1_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                     0.000     0.000
num1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
num1_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
num1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
num1_dffe_Q_2.QD[0] (Q_FRAG)                                      0.000     3.164
data arrival time                                                           3.164

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
num1_dffe_Q_2.QCK[0] (Q_FRAG)                                     0.000     0.000
clock uncertainty                                                 0.000     0.000
cell setup time                                                   0.105     0.105
data required time                                                          0.105
---------------------------------------------------------------------------------
data required time                                                          0.105
data arrival time                                                          -3.164
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.058


#Path 55
Startpoint: d1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                        0.000     0.000
d1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     1.701
q1_dffe_Q.QD[0] (Q_FRAG)                                         0.000     1.701
data arrival time                                                          1.701

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -1.701
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.596


#Path 56
Startpoint: yellowled_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
yellowled_dffe_Q.QCK[0] (Q_FRAG)                                 0.000     0.000
yellowled_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                1.701     1.701
q2_dffe_Q.QD[0] (Q_FRAG)                                         0.000     1.701
data arrival time                                                          1.701

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -1.701
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.596


#End of timing report
