var namespacealpaka_1_1detail =
[
    [ "AtomicHierarchyConceptType", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType.html", null ],
    [ "AtomicHierarchyConceptType< hierarchy::Blocks >", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Blocks_01_4.html", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Blocks_01_4" ],
    [ "AtomicHierarchyConceptType< hierarchy::Grids >", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Grids_01_4.html", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Grids_01_4" ],
    [ "AtomicHierarchyConceptType< hierarchy::Threads >", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Threads_01_4.html", "structalpaka_1_1detail_1_1AtomicHierarchyConceptType_3_01hierarchy_1_1Threads_01_4" ],
    [ "BlockSharedMemDynMemberStatic", "structalpaka_1_1detail_1_1BlockSharedMemDynMemberStatic.html", "structalpaka_1_1detail_1_1BlockSharedMemDynMemberStatic" ],
    [ "BlockSharedMemStMemberImpl", "classalpaka_1_1detail_1_1BlockSharedMemStMemberImpl.html", "classalpaka_1_1detail_1_1BlockSharedMemStMemberImpl" ],
    [ "BufCpuImpl", "classalpaka_1_1detail_1_1BufCpuImpl.html", "classalpaka_1_1detail_1_1BufCpuImpl" ],
    [ "CheckFnReturnType", "structalpaka_1_1detail_1_1CheckFnReturnType.html", "structalpaka_1_1detail_1_1CheckFnReturnType" ],
    [ "CheckFnReturnType< AccGpuUniformCudaHipRt< TApi, TDim, TIdx > >", "structalpaka_1_1detail_1_1CheckFnReturnType_3_01AccGpuUniformCudaHipRt_3_01TApi_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1detail_1_1CheckFnReturnType_3_01AccGpuUniformCudaHipRt_3_01TApi_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "MapIdx", "structalpaka_1_1detail_1_1MapIdx.html", null ],
    [ "MapIdx< 0u, TidxDimIn >", "structalpaka_1_1detail_1_1MapIdx_3_010u_00_01TidxDimIn_01_4.html", "structalpaka_1_1detail_1_1MapIdx_3_010u_00_01TidxDimIn_01_4" ],
    [ "MapIdx< 1u, TidxDimIn, std::enable_if_t<(TidxDimIn > 1u)> >", "structalpaka_1_1detail_1_1MapIdx_3_011u_00_01TidxDimIn_00_01std_1_1enable__if__t_3_07TidxDimIn_01_4_011u_08_4_01_4.html", "structalpaka_1_1detail_1_1MapIdx_3_011u_00_01TidxDimIn_00_01std_1_1enable__if__t_3_07TidxDimIn_01_4_011u_08_4_01_4" ],
    [ "MapIdx< TidxDim, TidxDim >", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDim_00_01TidxDim_01_4.html", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDim_00_01TidxDim_01_4" ],
    [ "MapIdx< TidxDimOut, 0u >", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDimOut_00_010u_01_4.html", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDimOut_00_010u_01_4" ],
    [ "MapIdx< TidxDimOut, 1u, std::enable_if_t<(TidxDimOut > 1u)> >", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDimOut_00_011u_00_01std_1_1enable__if__t_3_07TidxDimOut_01_4_011u_08_4_01_4.html", "structalpaka_1_1detail_1_1MapIdx_3_01TidxDimOut_00_011u_00_01std_1_1enable__if__t_3_07TidxDimOut_01_4_011u_08_4_01_4" ],
    [ "MapIdxPitchBytes", "structalpaka_1_1detail_1_1MapIdxPitchBytes.html", null ],
    [ "MapIdxPitchBytes< 0u, TidxDimIn >", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_010u_00_01TidxDimIn_01_4.html", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_010u_00_01TidxDimIn_01_4" ],
    [ "MapIdxPitchBytes< 1u, TidxDimIn, std::enable_if_t<(TidxDimIn > 1u)> >", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_011u_00_01TidxDimIn_00_01std_1_1enable__if__t_3_07TidxDimIn_01_4_011u_08_4_01_4.html", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_011u_00_01TidxDimIn_00_01std_1_1enable__if__t_3_07TidxDimIn_01_4_011u_08_4_01_4" ],
    [ "MapIdxPitchBytes< TidxDim, TidxDim >", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDim_00_01TidxDim_01_4.html", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDim_00_01TidxDim_01_4" ],
    [ "MapIdxPitchBytes< TidxDimOut, 0u >", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDimOut_00_010u_01_4.html", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDimOut_00_010u_01_4" ],
    [ "MapIdxPitchBytes< TidxDimOut, 1u, std::enable_if_t<(TidxDimOut > 1u)> >", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDimOut_00_011u_00_01std_1_1enable__if__t_3_07TidxDimOut_01_4_011u_08_4_01_4.html", "structalpaka_1_1detail_1_1MapIdxPitchBytes_3_01TidxDimOut_00_011u_00_01std_1_1enable__if__t_3_07TidxDimOut_01_4_011u_08_4_01_4" ],
    [ "ParallelFor", "structalpaka_1_1detail_1_1ParallelFor.html", "structalpaka_1_1detail_1_1ParallelFor" ],
    [ "ParallelFor< TKernel, omp::Schedule >", "structalpaka_1_1detail_1_1ParallelFor_3_01TKernel_00_01omp_1_1Schedule_01_4.html", "structalpaka_1_1detail_1_1ParallelFor_3_01TKernel_00_01omp_1_1Schedule_01_4" ],
    [ "ParallelFor< TKernel, TSchedule, UseScheduleKind< TKernel, TSchedule > >", "structalpaka_1_1detail_1_1ParallelFor_3_01TKernel_00_01TSchedule_00_01UseScheduleKind_3_01TKernel_00_01TSchedule_01_4_01_4.html", "structalpaka_1_1detail_1_1ParallelFor_3_01TKernel_00_01TSchedule_00_01UseScheduleKind_3_01TKernel_00_01TSchedule_01_4_01_4" ],
    [ "ParallelForDynamicImpl", "structalpaka_1_1detail_1_1ParallelForDynamicImpl.html", "structalpaka_1_1detail_1_1ParallelForDynamicImpl" ],
    [ "ParallelForDynamicImpl< TKernel, TSchedule, HasScheduleChunkSize< TKernel > >", "structalpaka_1_1detail_1_1ParallelForDynamicImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4.html", "structalpaka_1_1detail_1_1ParallelForDynamicImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4" ],
    [ "ParallelForGuidedImpl", "structalpaka_1_1detail_1_1ParallelForGuidedImpl.html", "structalpaka_1_1detail_1_1ParallelForGuidedImpl" ],
    [ "ParallelForGuidedImpl< TKernel, TSchedule, HasScheduleChunkSize< TKernel > >", "structalpaka_1_1detail_1_1ParallelForGuidedImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4.html", "structalpaka_1_1detail_1_1ParallelForGuidedImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4" ],
    [ "ParallelForImpl", "structalpaka_1_1detail_1_1ParallelForImpl.html", null ],
    [ "ParallelForImpl< TKernel, omp::Schedule, omp::Schedule::Dynamic >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Dynamic_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Dynamic_01_4" ],
    [ "ParallelForImpl< TKernel, omp::Schedule, omp::Schedule::Guided >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Guided_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Guided_01_4" ],
    [ "ParallelForImpl< TKernel, omp::Schedule, omp::Schedule::Static >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Static_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01omp_1_1Schedule_00_01omp_1_1Schedule_1_1Static_01_4" ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::Auto >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Auto_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Auto_01_4" ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::Dynamic >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Dynamic_01_4.html", null ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::Guided >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Guided_01_4.html", null ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::NoSchedule >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1NoSchedule_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1NoSchedule_01_4" ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::Runtime >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Runtime_01_4.html", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Runtime_01_4" ],
    [ "ParallelForImpl< TKernel, TSchedule, omp::Schedule::Static >", "structalpaka_1_1detail_1_1ParallelForImpl_3_01TKernel_00_01TSchedule_00_01omp_1_1Schedule_1_1Static_01_4.html", null ],
    [ "ParallelForStaticImpl", "structalpaka_1_1detail_1_1ParallelForStaticImpl.html", "structalpaka_1_1detail_1_1ParallelForStaticImpl" ],
    [ "ParallelForStaticImpl< TKernel, TSchedule, HasScheduleChunkSize< TKernel > >", "structalpaka_1_1detail_1_1ParallelForStaticImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4.html", "structalpaka_1_1detail_1_1ParallelForStaticImpl_3_01TKernel_00_01TSchedule_00_01HasScheduleChunkSize_3_01TKernel_01_4_01_4" ],
    [ "PitchHolder", "structalpaka_1_1detail_1_1PitchHolder.html", "structalpaka_1_1detail_1_1PitchHolder" ],
    [ "PitchHolder< TDim, std::enable_if_t< TDim::value >=2 >", "structalpaka_1_1detail_1_1PitchHolder_3_01TDim_00_01std_1_1enable__if__t_3_01TDim_1_1value_01_4_0a2_01_4.html", "structalpaka_1_1detail_1_1PitchHolder_3_01TDim_00_01std_1_1enable__if__t_3_01TDim_1_1value_01_4_0a2_01_4" ],
    [ "Print", "structalpaka_1_1detail_1_1Print.html", "structalpaka_1_1detail_1_1Print" ],
    [ "Print< DimInt< Dim< TView >::value - 1u >, TView >", "structalpaka_1_1detail_1_1Print_3_01DimInt_3_01Dim_3_01TView_01_4_1_1value_01-_011u_01_4_00_01TView_01_4.html", "structalpaka_1_1detail_1_1Print_3_01DimInt_3_01Dim_3_01TView_01_4_1_1value_01-_011u_01_4_00_01TView_01_4" ],
    [ "QueueRegistry", "structalpaka_1_1detail_1_1QueueRegistry.html", "structalpaka_1_1detail_1_1QueueRegistry" ],
    [ "TaskCopyCpu", "structalpaka_1_1detail_1_1TaskCopyCpu.html", "structalpaka_1_1detail_1_1TaskCopyCpu" ],
    [ "TaskCopyCpu< DimInt< 0u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyCpu_3_01DimInt_3_010u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyCpu_3_01DimInt_3_010u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskCopyCpu< DimInt< 1u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyCpu_3_01DimInt_3_011u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyCpu_3_01DimInt_3_011u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskCopyCpuBase", "structalpaka_1_1detail_1_1TaskCopyCpuBase.html", "structalpaka_1_1detail_1_1TaskCopyCpuBase" ],
    [ "TaskCopyUniformCudaHip", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip.html", null ],
    [ "TaskCopyUniformCudaHip< TApi, DimInt< 0u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_010u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_010u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskCopyUniformCudaHip< TApi, DimInt< 1u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_011u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_011u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskCopyUniformCudaHip< TApi, DimInt< 2u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_012u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_012u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskCopyUniformCudaHip< TApi, DimInt< 3u >, TViewDst, TViewSrc, TExtent >", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_013u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskCopyUniformCudaHip_3_01TApi_00_01DimInt_3_013u_01_4_00_01TViewDst_00_01TViewSrc_00_01TExtent_01_4" ],
    [ "TaskSetCpu", "structalpaka_1_1detail_1_1TaskSetCpu.html", "structalpaka_1_1detail_1_1TaskSetCpu" ],
    [ "TaskSetCpu< DimInt< 0u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetCpu_3_01DimInt_3_010u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetCpu_3_01DimInt_3_010u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetCpu< DimInt< 1u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetCpu_3_01DimInt_3_011u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetCpu_3_01DimInt_3_011u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetCpuBase", "structalpaka_1_1detail_1_1TaskSetCpuBase.html", "structalpaka_1_1detail_1_1TaskSetCpuBase" ],
    [ "TaskSetUniformCudaHip", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip.html", null ],
    [ "TaskSetUniformCudaHip< TApi, DimInt< 0u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_010u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_010u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetUniformCudaHip< TApi, DimInt< 1u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_011u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_011u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetUniformCudaHip< TApi, DimInt< 2u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_012u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_012u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetUniformCudaHip< TApi, DimInt< 3u >, TView, TExtent >", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_013u_01_4_00_01TView_00_01TExtent_01_4.html", "structalpaka_1_1detail_1_1TaskSetUniformCudaHip_3_01TApi_00_01DimInt_3_013u_01_4_00_01TView_00_01TExtent_01_4" ],
    [ "TaskSetUniformCudaHipBase", "structalpaka_1_1detail_1_1TaskSetUniformCudaHipBase.html", "structalpaka_1_1detail_1_1TaskSetUniformCudaHipBase" ],
    [ "atomic_ref", "namespacealpaka_1_1detail.html#a9ee62c9b6003cde99028340666f38685", null ],
    [ "CudaHipBuiltinTypes", "namespacealpaka_1_1detail.html#a8889b3386f7d3a4beaa306743c0672f6", null ],
    [ "CudaHipBuiltinTypes1", "namespacealpaka_1_1detail.html#a867e1d281e084bbeb3a56bba70306a21", null ],
    [ "CudaHipBuiltinTypes2", "namespacealpaka_1_1detail.html#a5fbc42e51c833856a03a2a7f3956b23f", null ],
    [ "CudaHipBuiltinTypes3", "namespacealpaka_1_1detail.html#a0f14f07efa484fa7877ced1a4e30ea04", null ],
    [ "CudaHipBuiltinTypes4", "namespacealpaka_1_1detail.html#af86733067e98303a45b14e22a172a7f0", null ],
    [ "HasScheduleChunkSize", "namespacealpaka_1_1detail.html#a52d018fd0b09628f87378514527b6bbe", null ],
    [ "IsOmpScheduleTraitSpecialized", "namespacealpaka_1_1detail.html#a6b4a2d062279ca9b90a390b97b8c260b", null ],
    [ "UseScheduleKind", "namespacealpaka_1_1detail.html#aa4d5063ec3f3e7b763fc5fc02617e8f5", null ],
    [ "allDivisorsLessOrEqual", "namespacealpaka_1_1detail.html#ab1d31914161c1f5c4cf6f71e7d1bfe50", null ],
    [ "calculatePitchesFromExtents", "namespacealpaka_1_1detail.html#a3b07818baa764a1d6df4fe203143a038", null ],
    [ "ffsFallback", "namespacealpaka_1_1detail.html#adceeaf4e5d3925a71381d74cd1e78bad", null ],
    [ "gpuKernel", "namespacealpaka_1_1detail.html#a64053dbfaaaefdf2572ec83b38b30623", null ],
    [ "nextDivisorLowerOrEqual", "namespacealpaka_1_1detail.html#a36eeeef4bfe30fe8892e2ca2c2aa682a", null ],
    [ "parallelFor", "namespacealpaka_1_1detail.html#a93cfb90319ccb5e30631f043aff3cfdf", null ],
    [ "popcountFallback", "namespacealpaka_1_1detail.html#a67dc480b31ee420646bf5c6cc9799ccf", null ],
    [ "isCudaHipBuiltInType", "namespacealpaka_1_1detail.html#a53d974be85b2025188d0033093f92cd4", null ]
];