Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: HW4_MIPS_4sim.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HW4_MIPS_4sim.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HW4_MIPS_4sim"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : HW4_MIPS_4sim
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/dual_port_memory-empty.vhd" in Library work.
Architecture dual_port_memory of Entity dual_port_memory_no_ck_read is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/Fetch_Unit-empty.vhd" in Library work.
Architecture behavioral of Entity fetch_unit is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/GPR-empty.vhd" in Library work.
Architecture behavioral of Entity gpr is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/MIPS_ALU-empty.vhd" in Library work.
Architecture behavioral of Entity mips_alu is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/Clock_driver_for_sim.vhd" in Library work.
Architecture clock_divider of Entity clock_driver is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/HW4_Host_Intf_4sim_for_students.vhd" in Library work.
Architecture behavioral of Entity hw4_host_intf_4sim is up to date.
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/HW4_MIPS_4sim-empty.vhd" in Library work.
Entity <hw4_mips_4sim> compiled.
Entity <hw4_mips_4sim> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <HW4_MIPS_4sim> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Fetch_Unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MIPS_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Driver> in library <work> (architecture <clock_divider>).

Analyzing hierarchy for entity <HW4_Host_intf_4sim> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dual_port_memory_no_CK_read> in library <work> (architecture <dual_port_memory>) with generics.
	depth = 32
	width = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <HW4_MIPS_4sim> in library <work> (Architecture <behavioral>).
Entity <HW4_MIPS_4sim> analyzed. Unit <HW4_MIPS_4sim> generated.

Analyzing Entity <Fetch_Unit> in library <work> (Architecture <behavioral>).
Entity <Fetch_Unit> analyzed. Unit <Fetch_Unit> generated.

Analyzing Entity <GPR> in library <work> (Architecture <behavioral>).
Entity <GPR> analyzed. Unit <GPR> generated.

Analyzing generic Entity <dual_port_memory_no_CK_read> in library <work> (Architecture <dual_port_memory>).
	depth = 32
	width = 32
Entity <dual_port_memory_no_CK_read> analyzed. Unit <dual_port_memory_no_CK_read> generated.

Analyzing Entity <MIPS_ALU> in library <work> (Architecture <behavioral>).
Entity <MIPS_ALU> analyzed. Unit <MIPS_ALU> generated.

Analyzing Entity <Clock_Driver> in library <work> (Architecture <clock_divider>).
Entity <Clock_Driver> analyzed. Unit <Clock_Driver> generated.

Analyzing Entity <HW4_Host_intf_4sim> in library <work> (Architecture <behavioral>).
Entity <HW4_Host_intf_4sim> analyzed. Unit <HW4_Host_intf_4sim> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Fetch_Unit>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/Fetch_Unit-empty.vhd".
    Using one-hot encoding for signal <PC_Source>.
    Found 32-bit adder for signal <branch_adrs>.
    Found 32-bit adder for signal <PC_plus_4>.
    Found 32-bit register for signal <PC_plus_4_pID>.
    Found 32-bit register for signal <PC_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Fetch_Unit> synthesized.


Synthesizing Unit <MIPS_ALU>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/MIPS_ALU-empty.vhd".
WARNING:Xst:646 - Signal <substract<31:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <ALU_cmd>.
    Found 32-bit addsub for signal <ALU_output$addsub0000>.
    Found 32-bit xor2 for signal <ALU_output$xor0000> created at line 86.
    Found 33-bit subtractor for signal <substract>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <MIPS_ALU> synthesized.


Synthesizing Unit <Clock_Driver>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/Clock_driver_for_sim.vhd".
    Found 1-bit register for signal <half_ck_signal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clock_Driver> synthesized.


Synthesizing Unit <HW4_Host_intf_4sim>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/HW4_Host_Intf_4sim_for_students.vhd".
WARNING:Xst:647 - Input <buttons_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switches_in<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switches_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <HI_rdbk9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HI_rdbk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FURS232_Rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up counter for signal <hold_cntr>.
    Found 32-bit register for signal <IMem_rd_data>.
    Found 1-bit register for signal <powerup_reset>.
    Found 4-bit up counter for signal <reset_cntr>.
    Found 4-bit comparator less for signal <reset_cntr$cmp_lt0000> created at line 131.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HW4_Host_intf_4sim> synthesized.


Synthesizing Unit <dual_port_memory_no_CK_read>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/dual_port_memory-empty.vhd".
    Found 32x32-bit dual-port RAM <Mram_Memory_array> for signal <Memory_array>.
    Found 32x32-bit dual-port RAM <Mram_Memory_array_ren> for signal <Memory_array>.
    Summary:
	inferred   2 RAM(s).
Unit <dual_port_memory_no_CK_read> synthesized.


Synthesizing Unit <GPR>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/GPR-empty.vhd".
WARNING:Xst:1780 - Signal <GPR_wr_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <GPR> synthesized.


Synthesizing Unit <HW4_MIPS_4sim>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/RType MIPS CPU/Simulation/Src_4sim/HW4_MIPS_4sim-empty.vhd".
WARNING:Xst:646 - Signal <RegDst_pEX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <A_reg>.
    Found 2-bit register for signal <ALUOP_pEX>.
    Found 32-bit register for signal <ALUout_reg>.
    Found 1-bit register for signal <ALUsrcB_pEX>.
    Found 32-bit register for signal <B_reg>.
    Found 6-bit register for signal <Funct_pEX>.
    Found 5-bit register for signal <Rd_pEX>.
    Found 1-bit register for signal <RegWrite_pEX>.
    Found 1-bit register for signal <RegWrite_pWB>.
    Found 32-bit comparator equal for signal <Rs_equals_Rt$cmp_eq0000> created at line 313.
    Found 5-bit register for signal <Rt_pEX>.
    Found 32-bit register for signal <sext_imm_reg>.
    Summary:
	inferred 149 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HW4_MIPS_4sim> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 16
 1-bit register                                        : 5
 2-bit register                                        : 1
 32-bit register                                       : 7
 5-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 4-bit comparator less                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IMem_rd_data_26> in Unit <hostintf> is equivalent to the following 2 FFs/Latches, which will be removed : <IMem_rd_data_30> <IMem_rd_data_31> 
WARNING:Xst:1710 - FF/Latch <IMem_rd_data_26> (without init value) has a constant value of 0 in block <hostintf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <IMem_rd_data<31:30>> (without init value) have a constant value of 0 in block <HW4_Host_intf_4sim>.

Synthesizing (advanced) Unit <HW4_MIPS_4sim>.
INFO:Xst:3226 - The RAM <GPR_file/GPR_file/Mram_Memory_array> will be implemented as a BLOCK RAM, absorbing the following register(s): <hostintf/IMem_rd_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CK_out_to_TB>  | rise     |
    |     weA            | connected to signal <GPR_file/GPR_we> | high     |
    |     addrA          | connected to signal <rdbk13_out_to_TB> |          |
    |     diA            | connected to signal <rdbk12_out_to_TB> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CK_out_to_TB>  | rise     |
    |     enB            | connected to signal <HOLD_out_to_TB> | low      |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to signal <GPR_file/GPR_rd_data1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <GPR_file/GPR_file/Mram_Memory_array_ren> will be implemented as a BLOCK RAM, absorbing the following register(s): <hostintf/IMem_rd_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CK_out_to_TB>  | rise     |
    |     weA            | connected to signal <GPR_file/GPR_we> | high     |
    |     addrA          | connected to signal <rdbk13_out_to_TB> |          |
    |     diA            | connected to signal <rdbk12_out_to_TB> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CK_out_to_TB>  | rise     |
    |     enB            | connected to signal <HOLD_out_to_TB> | low      |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to signal <GPR_file/GPR_rd_data2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HW4_MIPS_4sim> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 245
 Flip-Flops                                            : 245
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 4-bit comparator less                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <hostintf/IMem_rd_data_26> (without init value) has a constant value of 0 in block <HW4_MIPS_4sim>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Rd_pEX_4> in Unit <HW4_MIPS_4sim> is equivalent to the following 17 FFs/Latches, which will be removed : <sext_imm_reg_15> <sext_imm_reg_16> <sext_imm_reg_17> <sext_imm_reg_18> <sext_imm_reg_19> <sext_imm_reg_20> <sext_imm_reg_21> <sext_imm_reg_22> <sext_imm_reg_23> <sext_imm_reg_24> <sext_imm_reg_25> <sext_imm_reg_26> <sext_imm_reg_27> <sext_imm_reg_28> <sext_imm_reg_29> <sext_imm_reg_30> <sext_imm_reg_31> 

Optimizing unit <HW4_MIPS_4sim> ...
INFO:Xst:2261 - The FF/Latch <Funct_pEX_0> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_0> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_1> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_1> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_2> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_2> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_3> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_3> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_4> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_4> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_5> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_5> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_0> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_11> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_1> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_12> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_2> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_13> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_3> in Unit <HW4_MIPS_4sim> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_14> 

Optimizing unit <MIPS_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block HW4_MIPS_4sim, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 229
 Flip-Flops                                            : 229

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : HW4_MIPS_4sim.ngr
Top Level Output File Name         : HW4_MIPS_4sim
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 538

Cell Usage :
# BELS                             : 849
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 105
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 115
#      LUT3_D                      : 17
#      LUT3_L                      : 5
#      LUT4                        : 249
#      LUT4_D                      : 8
#      LUT4_L                      : 33
#      MUXCY                       : 151
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 229
#      FDC                         : 8
#      FDCE                        : 185
#      FDE                         : 33
#      FDPE                        : 1
#      FDR                         : 2
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 525
#      IBUF                        : 1
#      OBUF                        : 524
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      304  out of   4656     6%  
 Number of Slice Flip Flops:            229  out of   9312     2%  
 Number of 4 input LUTs:                577  out of   9312     6%  
 Number of IOs:                         538
 Number of bonded IOBs:                 526  out of    232   226% (*) 
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_divider/half_ck_signal1      | BUFG                   | 230   |
CK_50MHz                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
MIPS_reset_from_Fetch_Unit(MIPS_reset_from_Fetch_Unit1:O)| NONE(ALUOP_pEX_0)      | 194   |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.568ns (Maximum Frequency: 79.565MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 13.289ns
   Maximum combinational path delay: 7.007ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/half_ck_signal1'
  Clock period: 12.568ns (frequency: 79.565MHz)
  Total number of paths / destination ports: 40863 / 535
-------------------------------------------------------------------------
Delay:               12.568ns (Levels of Logic = 22)
  Source:            hostintf/IMem_rd_data_23 (FF)
  Destination:       fetch_unit_imp/PC_reg_31 (FF)
  Source Clock:      clock_divider/half_ck_signal1 rising
  Destination Clock: clock_divider/half_ck_signal1 rising

  Data Path: hostintf/IMem_rd_data_23 to fetch_unit_imp/PC_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  hostintf/IMem_rd_data_23 (hostintf/IMem_rd_data_23)
     LUT2_D:I0->O          1   0.704   0.424  GPR_file/GPR_data_out1_cmp_eq0000_SW0 (N78)
     LUT4_D:I3->O         25   0.704   1.339  GPR_file/GPR_data_out1_cmp_eq0000_1 (GPR_file/GPR_data_out1_cmp_eq00001)
     LUT2:I1->O            3   0.704   0.535  GPR_file/GPR_data_out1<3>1 (rdbk5_out_to_TB_3_OBUF)
     LUT4:I3->O            1   0.704   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1> (Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.591  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>)
     LUT4_D:I3->O         29   0.704   1.265  fetch_unit_imp/PC_Source<0>_1 (fetch_unit_imp/PC_Source<0>1)
     LUT4_L:I3->LO         1   0.704   0.135  fetch_unit_imp/PC_mux_out<9>_SW0 (N911)
     LUT3:I2->O            1   0.704   0.000  fetch_unit_imp/PC_mux_out<9> (fetch_unit_imp/PC_mux_out<9>)
     FDCE:D                    0.308          fetch_unit_imp/PC_reg_9
    ----------------------------------------
    Total                     12.568ns (7.517ns logic, 5.051ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK_50MHz'
  Clock period: 2.033ns (frequency: 491.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.033ns (Levels of Logic = 0)
  Source:            clock_divider/half_ck_signal (FF)
  Destination:       clock_divider/half_ck_signal (FF)
  Source Clock:      CK_50MHz rising
  Destination Clock: CK_50MHz rising

  Data Path: clock_divider/half_ck_signal to clock_divider/half_ck_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  clock_divider/half_ck_signal (clock_divider/half_ck_signal1)
     FDR:R                     0.911          clock_divider/half_ck_signal
    ----------------------------------------
    Total                      2.033ns (1.502ns logic, 0.531ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK_50MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            clock_divider/half_ck_signal (FF)
  Destination:       CK_out_to_TB (PAD)
  Source Clock:      CK_50MHz rising

  Data Path: clock_divider/half_ck_signal to CK_out_to_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  clock_divider/half_ck_signal (clock_divider/half_ck_signal1)
     OBUF:I->O                 3.272          CK_out_to_TB_OBUF (CK_out_to_TB)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/half_ck_signal1'
  Total number of paths / destination ports: 9489 / 357
-------------------------------------------------------------------------
Offset:              13.289ns (Levels of Logic = 37)
  Source:            Funct_pEX_0 (FF)
  Destination:       rdbk11_out_to_TB<31> (PAD)
  Source Clock:      clock_divider/half_ck_signal1 rising

  Data Path: Funct_pEX_0 to rdbk11_out_to_TB<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            39   0.591   1.299  Funct_pEX_0 (Funct_pEX_0)
     LUT4_L:I2->LO         1   0.704   0.104  ALU/ALU_output_mux000032 (ALU/ALU_output_mux000032)
     LUT4:I3->O           33   0.704   1.298  ALU/ALU_output_mux000053 (ALU/ALU_output_mux0000)
     LUT3:I2->O            1   0.704   0.000  ALU/Maddsub_ALU_output_addsub0000_lut<0> (ALU/Maddsub_ALU_output_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<0> (ALU/Maddsub_ALU_output_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<1> (ALU/Maddsub_ALU_output_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<2> (ALU/Maddsub_ALU_output_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<3> (ALU/Maddsub_ALU_output_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<4> (ALU/Maddsub_ALU_output_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<5> (ALU/Maddsub_ALU_output_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<6> (ALU/Maddsub_ALU_output_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<7> (ALU/Maddsub_ALU_output_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<8> (ALU/Maddsub_ALU_output_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<9> (ALU/Maddsub_ALU_output_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<10> (ALU/Maddsub_ALU_output_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<11> (ALU/Maddsub_ALU_output_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<12> (ALU/Maddsub_ALU_output_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<13> (ALU/Maddsub_ALU_output_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<14> (ALU/Maddsub_ALU_output_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<15> (ALU/Maddsub_ALU_output_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<16> (ALU/Maddsub_ALU_output_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<17> (ALU/Maddsub_ALU_output_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<18> (ALU/Maddsub_ALU_output_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<19> (ALU/Maddsub_ALU_output_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<20> (ALU/Maddsub_ALU_output_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<21> (ALU/Maddsub_ALU_output_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<22> (ALU/Maddsub_ALU_output_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<23> (ALU/Maddsub_ALU_output_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<24> (ALU/Maddsub_ALU_output_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<25> (ALU/Maddsub_ALU_output_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<26> (ALU/Maddsub_ALU_output_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<27> (ALU/Maddsub_ALU_output_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<28> (ALU/Maddsub_ALU_output_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<29> (ALU/Maddsub_ALU_output_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  ALU/Maddsub_ALU_output_addsub0000_cy<30> (ALU/Maddsub_ALU_output_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  ALU/Maddsub_ALU_output_addsub0000_xor<31> (ALU/ALU_output_addsub0000<31>)
     LUT4:I3->O            2   0.704   0.447  ALU/ALU_output<31> (rdbk11_out_to_TB_31_OBUF)
     OBUF:I->O                 3.272          rdbk11_out_to_TB_31_OBUF (rdbk11_out_to_TB<31>)
    ----------------------------------------
    Total                     13.289ns (9.717ns logic, 3.572ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.007ns (Levels of Logic = 3)
  Source:            switches_in<6> (PAD)
  Destination:       RESET_out_to_TB (PAD)

  Data Path: switches_in<6> to RESET_out_to_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  switches_in_6_IBUF (switches_in_6_IBUF)
     LUT2:I1->O          195   0.704   1.314  MIPS_reset_from_Fetch_Unit1 (MIPS_reset_from_Fetch_Unit)
     OBUF:I->O                 3.272          RESET_out_to_TB_OBUF (RESET_out_to_TB)
    ----------------------------------------
    Total                      7.007ns (5.194ns logic, 1.813ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.02 secs
 
--> 

Total memory usage is 281412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   15 (   0 filtered)

