
MPTouchSensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003140  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  080032d0  080032d0  000042d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003504  08003504  000050a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003504  08003504  00004504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800350c  0800350c  000050a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800350c  0800350c  0000450c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003510  08003510  00004510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  08003514  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000050a4  2**0
                  CONTENTS
 10 .bss          000001b0  200000a4  200000a4  000050a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000254  20000254  000050a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000050a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005e77  00000000  00000000  000050d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018a7  00000000  00000000  0000af4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005d8  00000000  00000000  0000c7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000438  00000000  00000000  0000cdd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d4eb  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008a26  00000000  00000000  0002a6f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aba4a  00000000  00000000  00033119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000deb63  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000019cc  00000000  00000000  000deba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  000e0574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a4 	.word	0x200000a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080032b8 	.word	0x080032b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a8 	.word	0x200000a8
 80001cc:	080032b8 	.word	0x080032b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <StartMinigame>:
    // Return 0 if no touch detected (optional)
    return 0;
}


void StartMinigame(TSC_HandleTypeDef *htsc) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b09a      	sub	sp, #104	@ 0x68
 8000274:	af02      	add	r7, sp, #8
 8000276:	6078      	str	r0, [r7, #4]
    LED_Init();
 8000278:	f000 f91e 	bl	80004b8 <LED_Init>
    UI_PrintWelcomeMessage();
 800027c:	f000 fd2c 	bl	8000cd8 <UI_PrintWelcomeMessage>
    HAL_Delay(5000);
 8000280:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000284:	f000 fdca 	bl	8000e1c <HAL_Delay>

    char uart_msg[64];

    while (1) {
        LED_DisplayPattern(pattern, PATTERN_LENGTH, 400);
 8000288:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800028c:	2107      	movs	r1, #7
 800028e:	485a      	ldr	r0, [pc, #360]	@ (80003f8 <StartMinigame+0x188>)
 8000290:	f000 f970 	bl	8000574 <LED_DisplayPattern>

        uint8_t user_input[PATTERN_LENGTH];

        for (uint8_t i = 0; i < PATTERN_LENGTH; i++) {
 8000294:	2300      	movs	r3, #0
 8000296:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800029a:	e08b      	b.n	80003b4 <StartMinigame+0x144>
            // Map pattern index to TSC group (1-based), skipping group 4
            uint8_t group = pattern[i] + 1;
 800029c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80002a0:	4a55      	ldr	r2, [pc, #340]	@ (80003f8 <StartMinigame+0x188>)
 80002a2:	5cd3      	ldrb	r3, [r2, r3]
 80002a4:	3301      	adds	r3, #1
 80002a6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
            if (group == 4) group++;
 80002aa:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80002ae:	2b04      	cmp	r3, #4
 80002b0:	d104      	bne.n	80002bc <StartMinigame+0x4c>
 80002b2:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80002b6:	3301      	adds	r3, #1
 80002b8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

            // Disable all groups first (clear enable mask)
            htsc->Instance->IOGCSR &= ~TSC_IOGCSR_G7E_Msk;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80002ca:	631a      	str	r2, [r3, #48]	@ 0x30
            htsc->Instance->IOGCSR |= (1 << group);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80002d2:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80002d6:	2101      	movs	r1, #1
 80002d8:	fa01 f303 	lsl.w	r3, r1, r3
 80002dc:	4619      	mov	r1, r3
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	430a      	orrs	r2, r1
 80002e4:	631a      	str	r2, [r3, #48]	@ 0x30

            // Discharge IOs before acquisition
            HAL_TSC_IODischarge(htsc, ENABLE);
 80002e6:	2101      	movs	r1, #1
 80002e8:	6878      	ldr	r0, [r7, #4]
 80002ea:	f002 fadc 	bl	80028a6 <HAL_TSC_IODischarge>
            HAL_Delay(1);
 80002ee:	2001      	movs	r0, #1
 80002f0:	f000 fd94 	bl	8000e1c <HAL_Delay>
            HAL_TSC_IODischarge(htsc, DISABLE);
 80002f4:	2100      	movs	r1, #0
 80002f6:	6878      	ldr	r0, [r7, #4]
 80002f8:	f002 fad5 	bl	80028a6 <HAL_TSC_IODischarge>

            // Start acquisition
            HAL_TSC_Start(htsc);
 80002fc:	6878      	ldr	r0, [r7, #4]
 80002fe:	f002 fa79 	bl	80027f4 <HAL_TSC_Start>

            // Wait for acquisition complete
            while ((htsc->Instance->ISR & TSC_ISR_EOAF) == 0) {}
 8000302:	bf00      	nop
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	68db      	ldr	r3, [r3, #12]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	2b00      	cmp	r3, #0
 8000310:	d0f8      	beq.n	8000304 <StartMinigame+0x94>

            // Clear acquisition flag
            htsc->Instance->ICR = TSC_ISR_EOAF;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2201      	movs	r2, #1
 8000318:	609a      	str	r2, [r3, #8]

            // Read raw sampling value
            uint32_t tsc_value = HAL_TSC_GroupGetValue(htsc, group - 1);
 800031a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800031e:	3b01      	subs	r3, #1
 8000320:	4619      	mov	r1, r3
 8000322:	6878      	ldr	r0, [r7, #4]
 8000324:	f002 faad 	bl	8002882 <HAL_TSC_GroupGetValue>
 8000328:	65b8      	str	r0, [r7, #88]	@ 0x58

            // Print raw value for debugging
            snprintf(uart_msg, sizeof(uart_msg), "Group %d raw: %lu\r\n", group, tsc_value);
 800032a:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800032e:	f107 0014 	add.w	r0, r7, #20
 8000332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	4613      	mov	r3, r2
 8000338:	4a30      	ldr	r2, [pc, #192]	@ (80003fc <StartMinigame+0x18c>)
 800033a:	2140      	movs	r1, #64	@ 0x40
 800033c:	f002 fb08 	bl	8002950 <sniprintf>
            SerialOutputString((uint8_t *)uart_msg, &USART1_PORT);
 8000340:	f107 0314 	add.w	r3, r7, #20
 8000344:	492e      	ldr	r1, [pc, #184]	@ (8000400 <StartMinigame+0x190>)
 8000346:	4618      	mov	r0, r3
 8000348:	f000 fb23 	bl	8000992 <SerialOutputString>

            // Check touch threshold internally
            bool touch_detected = (tsc_value < TOUCH_THRESHOLD);
 800034c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800034e:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000352:	4293      	cmp	r3, r2
 8000354:	bf94      	ite	ls
 8000356:	2301      	movls	r3, #1
 8000358:	2300      	movhi	r3, #0
 800035a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

            if (touch_detected) {
 800035e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000362:	2b00      	cmp	r3, #0
 8000364:	d00d      	beq.n	8000382 <StartMinigame+0x112>
                snprintf(uart_msg, sizeof(uart_msg), "Group %d TOUCHED!\r\n", group);
 8000366:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800036a:	f107 0014 	add.w	r0, r7, #20
 800036e:	4a25      	ldr	r2, [pc, #148]	@ (8000404 <StartMinigame+0x194>)
 8000370:	2140      	movs	r1, #64	@ 0x40
 8000372:	f002 faed 	bl	8002950 <sniprintf>
                SerialOutputString((uint8_t *)uart_msg, &USART1_PORT);
 8000376:	f107 0314 	add.w	r3, r7, #20
 800037a:	4921      	ldr	r1, [pc, #132]	@ (8000400 <StartMinigame+0x190>)
 800037c:	4618      	mov	r0, r3
 800037e:	f000 fb08 	bl	8000992 <SerialOutputString>
            }

            // Store detected or no-touch (e.g., 0xFF if no touch)
            user_input[i] = touch_detected ? pattern[i] : 0xFF;
 8000382:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000386:	2b00      	cmp	r3, #0
 8000388:	d004      	beq.n	8000394 <StartMinigame+0x124>
 800038a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800038e:	4a1a      	ldr	r2, [pc, #104]	@ (80003f8 <StartMinigame+0x188>)
 8000390:	5cd2      	ldrb	r2, [r2, r3]
 8000392:	e000      	b.n	8000396 <StartMinigame+0x126>
 8000394:	22ff      	movs	r2, #255	@ 0xff
 8000396:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800039a:	3360      	adds	r3, #96	@ 0x60
 800039c:	443b      	add	r3, r7
 800039e:	f803 2c54 	strb.w	r2, [r3, #-84]

            HAL_Delay(2000); // Small delay between sensor readings
 80003a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003a6:	f000 fd39 	bl	8000e1c <HAL_Delay>
        for (uint8_t i = 0; i < PATTERN_LENGTH; i++) {
 80003aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80003ae:	3301      	adds	r3, #1
 80003b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80003b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80003b8:	2b06      	cmp	r3, #6
 80003ba:	f67f af6f 	bls.w	800029c <StartMinigame+0x2c>
        }

        bool success = Game_CheckPattern(pattern, user_input, PATTERN_LENGTH);
 80003be:	f107 030c 	add.w	r3, r7, #12
 80003c2:	2207      	movs	r2, #7
 80003c4:	4619      	mov	r1, r3
 80003c6:	480c      	ldr	r0, [pc, #48]	@ (80003f8 <StartMinigame+0x188>)
 80003c8:	f000 f838 	bl	800043c <Game_CheckPattern>
 80003cc:	4603      	mov	r3, r0
 80003ce:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        Game_ShowResult(success, &USART1_PORT);
 80003d2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80003d6:	490a      	ldr	r1, [pc, #40]	@ (8000400 <StartMinigame+0x190>)
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 f815 	bl	8000408 <Game_ShowResult>

        if (success) {
 80003de:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d104      	bne.n	80003f0 <StartMinigame+0x180>
            break; // Exit the loop on correct input
        }

        HAL_Delay(1000); // Wait before next round
 80003e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003ea:	f000 fd17 	bl	8000e1c <HAL_Delay>
    while (1) {
 80003ee:	e74b      	b.n	8000288 <StartMinigame+0x18>
    }
}
 80003f0:	bf00      	nop
 80003f2:	3760      	adds	r7, #96	@ 0x60
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000000 	.word	0x20000000
 80003fc:	080032d0 	.word	0x080032d0
 8000400:	20000008 	.word	0x20000008
 8000404:	080032e4 	.word	0x080032e4

08000408 <Game_ShowResult>:
    SerialOutputString((uint8_t *)"Watch the LEDs closely.\r\n", serial);
    SerialOutputString((uint8_t *)"Repeat the pattern using the touch sensors.\r\n", serial);
    SerialOutputString((uint8_t *)"You have two seconds per sensor.\r\n\r\n", serial);
}

void Game_ShowResult(bool success, SerialPort *serial) {
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	4603      	mov	r3, r0
 8000410:	6039      	str	r1, [r7, #0]
 8000412:	71fb      	strb	r3, [r7, #7]
    if (success) {
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d004      	beq.n	8000424 <Game_ShowResult+0x1c>
        SerialOutputString((uint8_t *)"\r\n✅ Correct pattern! You win!\r\n\r\n", serial);
 800041a:	6839      	ldr	r1, [r7, #0]
 800041c:	4805      	ldr	r0, [pc, #20]	@ (8000434 <Game_ShowResult+0x2c>)
 800041e:	f000 fab8 	bl	8000992 <SerialOutputString>
    } else {
        SerialOutputString((uint8_t *)"\r\n❌ Wrong pattern. Restarting...\r\n\r\n", serial);
    }
}
 8000422:	e003      	b.n	800042c <Game_ShowResult+0x24>
        SerialOutputString((uint8_t *)"\r\n❌ Wrong pattern. Restarting...\r\n\r\n", serial);
 8000424:	6839      	ldr	r1, [r7, #0]
 8000426:	4804      	ldr	r0, [pc, #16]	@ (8000438 <Game_ShowResult+0x30>)
 8000428:	f000 fab3 	bl	8000992 <SerialOutputString>
}
 800042c:	bf00      	nop
 800042e:	3708      	adds	r7, #8
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	0800336c 	.word	0x0800336c
 8000438:	08003390 	.word	0x08003390

0800043c <Game_CheckPattern>:

bool Game_CheckPattern(uint8_t *correct_pattern, uint8_t *user_input, uint8_t length) {
 800043c:	b480      	push	{r7}
 800043e:	b087      	sub	sp, #28
 8000440:	af00      	add	r7, sp, #0
 8000442:	60f8      	str	r0, [r7, #12]
 8000444:	60b9      	str	r1, [r7, #8]
 8000446:	4613      	mov	r3, r2
 8000448:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 800044a:	2300      	movs	r3, #0
 800044c:	75fb      	strb	r3, [r7, #23]
 800044e:	e00e      	b.n	800046e <Game_CheckPattern+0x32>
        if (correct_pattern[i] != user_input[i]) {
 8000450:	7dfb      	ldrb	r3, [r7, #23]
 8000452:	68fa      	ldr	r2, [r7, #12]
 8000454:	4413      	add	r3, r2
 8000456:	781a      	ldrb	r2, [r3, #0]
 8000458:	7dfb      	ldrb	r3, [r7, #23]
 800045a:	68b9      	ldr	r1, [r7, #8]
 800045c:	440b      	add	r3, r1
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	429a      	cmp	r2, r3
 8000462:	d001      	beq.n	8000468 <Game_CheckPattern+0x2c>
            return false;
 8000464:	2300      	movs	r3, #0
 8000466:	e007      	b.n	8000478 <Game_CheckPattern+0x3c>
    for (uint8_t i = 0; i < length; i++) {
 8000468:	7dfb      	ldrb	r3, [r7, #23]
 800046a:	3301      	adds	r3, #1
 800046c:	75fb      	strb	r3, [r7, #23]
 800046e:	7dfa      	ldrb	r2, [r7, #23]
 8000470:	79fb      	ldrb	r3, [r7, #7]
 8000472:	429a      	cmp	r2, r3
 8000474:	d3ec      	bcc.n	8000450 <Game_CheckPattern+0x14>
        }
    }
    return true;
 8000476:	2301      	movs	r3, #1
}
 8000478:	4618      	mov	r0, r3
 800047a:	371c      	adds	r7, #28
 800047c:	46bd      	mov	sp, r7
 800047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000482:	4770      	bx	lr

08000484 <delay_ms>:
#include "led_control.h"
#include "stm32f3xx_hal.h"
#include <stdint.h>

// Simple busy wait delay function, approx 1 ms delay per loop (adjust as needed)
static void delay_ms(uint32_t ms) {
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < ms * 8000; i++) {
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e003      	b.n	800049a <delay_ms+0x16>
        __NOP();
 8000492:	bf00      	nop
    for (uint32_t i = 0; i < ms * 8000; i++) {
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	3301      	adds	r3, #1
 8000498:	60fb      	str	r3, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80004a0:	fb02 f303 	mul.w	r3, r2, r3
 80004a4:	68fa      	ldr	r2, [r7, #12]
 80004a6:	429a      	cmp	r2, r3
 80004a8:	d3f3      	bcc.n	8000492 <delay_ms+0xe>
    }
}
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	3714      	adds	r7, #20
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <LED_Init>:

// Initialize LEDs on GPIOE pins 8–15
void LED_Init(void) {
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
    RCC->AHBENR |= RCC_AHBENR_GPIOEEN;
 80004bc:	4b0c      	ldr	r3, [pc, #48]	@ (80004f0 <LED_Init+0x38>)
 80004be:	695b      	ldr	r3, [r3, #20]
 80004c0:	4a0b      	ldr	r2, [pc, #44]	@ (80004f0 <LED_Init+0x38>)
 80004c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004c6:	6153      	str	r3, [r2, #20]
    GPIOE->MODER |= 0x55550000; // Set PE8–PE15 to output mode
 80004c8:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <LED_Init+0x3c>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a09      	ldr	r2, [pc, #36]	@ (80004f4 <LED_Init+0x3c>)
 80004ce:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 80004d2:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 80004d6:	6013      	str	r3, [r2, #0]
    GPIOE->ODR &= ~0xFF00;      // Turn off LEDs initially
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <LED_Init+0x3c>)
 80004da:	695b      	ldr	r3, [r3, #20]
 80004dc:	4a05      	ldr	r2, [pc, #20]	@ (80004f4 <LED_Init+0x3c>)
 80004de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80004e2:	6153      	str	r3, [r2, #20]
}
 80004e4:	bf00      	nop
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000
 80004f4:	48001000 	.word	0x48001000

080004f8 <LED_Set>:

void LED_Set(uint8_t index, uint8_t state) {
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	460a      	mov	r2, r1
 8000502:	71fb      	strb	r3, [r7, #7]
 8000504:	4613      	mov	r3, r2
 8000506:	71bb      	strb	r3, [r7, #6]
    if (index < 8) {
 8000508:	79fb      	ldrb	r3, [r7, #7]
 800050a:	2b07      	cmp	r3, #7
 800050c:	d81a      	bhi.n	8000544 <LED_Set+0x4c>
        if (state)
 800050e:	79bb      	ldrb	r3, [r7, #6]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d00b      	beq.n	800052c <LED_Set+0x34>
            GPIOE->ODR |= (1 << (8 + index));
 8000514:	4b0e      	ldr	r3, [pc, #56]	@ (8000550 <LED_Set+0x58>)
 8000516:	695b      	ldr	r3, [r3, #20]
 8000518:	79fa      	ldrb	r2, [r7, #7]
 800051a:	3208      	adds	r2, #8
 800051c:	2101      	movs	r1, #1
 800051e:	fa01 f202 	lsl.w	r2, r1, r2
 8000522:	4611      	mov	r1, r2
 8000524:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <LED_Set+0x58>)
 8000526:	430b      	orrs	r3, r1
 8000528:	6153      	str	r3, [r2, #20]
        else
            GPIOE->ODR &= ~(1 << (8 + index));
    }
}
 800052a:	e00b      	b.n	8000544 <LED_Set+0x4c>
            GPIOE->ODR &= ~(1 << (8 + index));
 800052c:	4b08      	ldr	r3, [pc, #32]	@ (8000550 <LED_Set+0x58>)
 800052e:	695b      	ldr	r3, [r3, #20]
 8000530:	79fa      	ldrb	r2, [r7, #7]
 8000532:	3208      	adds	r2, #8
 8000534:	2101      	movs	r1, #1
 8000536:	fa01 f202 	lsl.w	r2, r1, r2
 800053a:	43d2      	mvns	r2, r2
 800053c:	4611      	mov	r1, r2
 800053e:	4a04      	ldr	r2, [pc, #16]	@ (8000550 <LED_Set+0x58>)
 8000540:	400b      	ands	r3, r1
 8000542:	6153      	str	r3, [r2, #20]
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr
 8000550:	48001000 	.word	0x48001000

08000554 <LED_ClearAll>:

void LED_ClearAll(void) {
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
    GPIOE->ODR &= ~0xFF00;
 8000558:	4b05      	ldr	r3, [pc, #20]	@ (8000570 <LED_ClearAll+0x1c>)
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	4a04      	ldr	r2, [pc, #16]	@ (8000570 <LED_ClearAll+0x1c>)
 800055e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000562:	6153      	str	r3, [r2, #20]
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	48001000 	.word	0x48001000

08000574 <LED_DisplayPattern>:

void LED_DisplayPattern(const uint8_t *pattern, uint8_t length, uint32_t delay_time_ms) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	460b      	mov	r3, r1
 800057e:	607a      	str	r2, [r7, #4]
 8000580:	72fb      	strb	r3, [r7, #11]
    for (uint8_t i = 0; i < length; i++) {
 8000582:	2300      	movs	r3, #0
 8000584:	75fb      	strb	r3, [r7, #23]
 8000586:	e014      	b.n	80005b2 <LED_DisplayPattern+0x3e>
        LED_ClearAll();
 8000588:	f7ff ffe4 	bl	8000554 <LED_ClearAll>
        LED_Set(pattern[i], 1);
 800058c:	7dfb      	ldrb	r3, [r7, #23]
 800058e:	68fa      	ldr	r2, [r7, #12]
 8000590:	4413      	add	r3, r2
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2101      	movs	r1, #1
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff ffae 	bl	80004f8 <LED_Set>
        delay_ms(delay_time_ms);
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f7ff ff71 	bl	8000484 <delay_ms>
        LED_ClearAll();
 80005a2:	f7ff ffd7 	bl	8000554 <LED_ClearAll>
        delay_ms(100); // short off interval between LEDs
 80005a6:	2064      	movs	r0, #100	@ 0x64
 80005a8:	f7ff ff6c 	bl	8000484 <delay_ms>
    for (uint8_t i = 0; i < length; i++) {
 80005ac:	7dfb      	ldrb	r3, [r7, #23]
 80005ae:	3301      	adds	r3, #1
 80005b0:	75fb      	strb	r3, [r7, #23]
 80005b2:	7dfa      	ldrb	r2, [r7, #23]
 80005b4:	7afb      	ldrb	r3, [r7, #11]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d3e6      	bcc.n	8000588 <LED_DisplayPattern+0x14>
    }
}
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	3718      	adds	r7, #24
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
    HAL_Init();
 80005c8:	f000 fbc2 	bl	8000d50 <HAL_Init>
    SystemClock_Config();
 80005cc:	f000 f818 	bl	8000600 <SystemClock_Config>
    MX_GPIO_Init();
 80005d0:	f000 f89e 	bl	8000710 <MX_GPIO_Init>
    MX_TSC_Init();
 80005d4:	f000 f856 	bl	8000684 <MX_TSC_Init>

    // Initialise UART on USART1 at 115200 baud (adjust as needed)
    SerialInitialise(BAUD_115200, &USART1_PORT, NULL);
 80005d8:	2200      	movs	r2, #0
 80005da:	4906      	ldr	r1, [pc, #24]	@ (80005f4 <main+0x30>)
 80005dc:	2004      	movs	r0, #4
 80005de:	f000 f94b 	bl	8000878 <SerialInitialise>

    // Print start message via UART
    SerialOutputString((uint8_t *)"Touch Sensor Test Starting\r\n", &USART1_PORT);
 80005e2:	4904      	ldr	r1, [pc, #16]	@ (80005f4 <main+0x30>)
 80005e4:	4804      	ldr	r0, [pc, #16]	@ (80005f8 <main+0x34>)
 80005e6:	f000 f9d4 	bl	8000992 <SerialOutputString>

    // Start your minigame, pass htsc handle for sensor reading
    StartMinigame(&htsc);
 80005ea:	4804      	ldr	r0, [pc, #16]	@ (80005fc <main+0x38>)
 80005ec:	f7ff fe40 	bl	8000270 <StartMinigame>

    // Optional: if StartMinigame returns, loop indefinitely
    while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <main+0x2c>
 80005f4:	20000008 	.word	0x20000008
 80005f8:	080033b8 	.word	0x080033b8
 80005fc:	200000c0 	.word	0x200000c0

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b090      	sub	sp, #64	@ 0x40
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0318 	add.w	r3, r7, #24
 800060a:	2228      	movs	r2, #40	@ 0x28
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f002 f9d4 	bl	80029bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]
 8000620:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000622:	2302      	movs	r3, #2
 8000624:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000626:	2301      	movs	r3, #1
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062a:	2310      	movs	r3, #16
 800062c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062e:	2302      	movs	r3, #2
 8000630:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000632:	2300      	movs	r3, #0
 8000634:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000636:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 800063a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063c:	f107 0318 	add.w	r3, r7, #24
 8000640:	4618      	mov	r0, r3
 8000642:	f000 fe87 	bl	8001354 <HAL_RCC_OscConfig>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800064c:	f000 f90e 	bl	800086c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000650:	230f      	movs	r3, #15
 8000652:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	2302      	movs	r3, #2
 8000656:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000660:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	2101      	movs	r1, #1
 800066a:	4618      	mov	r0, r3
 800066c:	f001 fe80 	bl	8002370 <HAL_RCC_ClockConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000676:	f000 f8f9 	bl	800086c <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3740      	adds	r7, #64	@ 0x40
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8000688:	4b1d      	ldr	r3, [pc, #116]	@ (8000700 <MX_TSC_Init+0x7c>)
 800068a:	4a1e      	ldr	r2, [pc, #120]	@ (8000704 <MX_TSC_Init+0x80>)
 800068c:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 800068e:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <MX_TSC_Init+0x7c>)
 8000690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000694:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000696:	4b1a      	ldr	r3, [pc, #104]	@ (8000700 <MX_TSC_Init+0x7c>)
 8000698:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800069c:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 800069e:	4b18      	ldr	r3, [pc, #96]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80006a4:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80006aa:	4b15      	ldr	r3, [pc, #84]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80006b0:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006b6:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006ba:	22a0      	movs	r2, #160	@ 0xa0
 80006bc:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80006be:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80006c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80006ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80006d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP1_IO2|TSC_GROUP1_IO4|TSC_GROUP2_IO2|TSC_GROUP2_IO4
 80006d8:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006da:	4a0b      	ldr	r2, [pc, #44]	@ (8000708 <MX_TSC_Init+0x84>)
 80006dc:	631a      	str	r2, [r3, #48]	@ 0x30
                    |TSC_GROUP3_IO2|TSC_GROUP3_IO4|TSC_GROUP5_IO2|TSC_GROUP5_IO4
                    |TSC_GROUP6_IO2|TSC_GROUP6_IO4|TSC_GROUP7_IO2|TSC_GROUP7_IO4
                    |TSC_GROUP8_IO2|TSC_GROUP8_IO4;
  htsc.Init.ShieldIOs = 0;
 80006de:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO3|TSC_GROUP5_IO3
 80006e4:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006e6:	4a09      	ldr	r2, [pc, #36]	@ (800070c <MX_TSC_Init+0x88>)
 80006e8:	639a      	str	r2, [r3, #56]	@ 0x38
                    |TSC_GROUP6_IO3|TSC_GROUP7_IO3|TSC_GROUP8_IO3;
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	@ (8000700 <MX_TSC_Init+0x7c>)
 80006ec:	f002 f802 	bl	80026f4 <HAL_TSC_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_TSC_Init+0x76>
  {
    Error_Handler();
 80006f6:	f000 f8b9 	bl	800086c <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	200000c0 	.word	0x200000c0
 8000704:	40024000 	.word	0x40024000
 8000708:	aaaa0aaa 	.word	0xaaaa0aaa
 800070c:	44440444 	.word	0x44440444

08000710 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08c      	sub	sp, #48	@ 0x30
 8000714:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000726:	4b4f      	ldr	r3, [pc, #316]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	4a4e      	ldr	r2, [pc, #312]	@ (8000864 <MX_GPIO_Init+0x154>)
 800072c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000730:	6153      	str	r3, [r2, #20]
 8000732:	4b4c      	ldr	r3, [pc, #304]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800073a:	61bb      	str	r3, [r7, #24]
 800073c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	4b49      	ldr	r3, [pc, #292]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	4a48      	ldr	r2, [pc, #288]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000744:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000748:	6153      	str	r3, [r2, #20]
 800074a:	4b46      	ldr	r3, [pc, #280]	@ (8000864 <MX_GPIO_Init+0x154>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000752:	617b      	str	r3, [r7, #20]
 8000754:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000756:	4b43      	ldr	r3, [pc, #268]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	4a42      	ldr	r2, [pc, #264]	@ (8000864 <MX_GPIO_Init+0x154>)
 800075c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000760:	6153      	str	r3, [r2, #20]
 8000762:	4b40      	ldr	r3, [pc, #256]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b3d      	ldr	r3, [pc, #244]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	4a3c      	ldr	r2, [pc, #240]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000778:	6153      	str	r3, [r2, #20]
 800077a:	4b3a      	ldr	r3, [pc, #232]	@ (8000864 <MX_GPIO_Init+0x154>)
 800077c:	695b      	ldr	r3, [r3, #20]
 800077e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000786:	4b37      	ldr	r3, [pc, #220]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000788:	695b      	ldr	r3, [r3, #20]
 800078a:	4a36      	ldr	r2, [pc, #216]	@ (8000864 <MX_GPIO_Init+0x154>)
 800078c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000790:	6153      	str	r3, [r2, #20]
 8000792:	4b34      	ldr	r3, [pc, #208]	@ (8000864 <MX_GPIO_Init+0x154>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079e:	4b31      	ldr	r3, [pc, #196]	@ (8000864 <MX_GPIO_Init+0x154>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	4a30      	ldr	r2, [pc, #192]	@ (8000864 <MX_GPIO_Init+0x154>)
 80007a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80007a8:	6153      	str	r3, [r2, #20]
 80007aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000864 <MX_GPIO_Init+0x154>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 80007bc:	482a      	ldr	r0, [pc, #168]	@ (8000868 <MX_GPIO_Init+0x158>)
 80007be:	f000 fdb1 	bl	8001324 <HAL_GPIO_WritePin>
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c2:	2301      	movs	r3, #1
 80007c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c6:	2300      	movs	r3, #0
 80007c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	4619      	mov	r1, r3
 80007d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007d8:	f000 fc2a 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD7_Pin
                           LD9_Pin LD10_Pin LD8_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD7_Pin
 80007dc:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80007e0:	61fb      	str	r3, [r7, #28]
                          |LD9_Pin|LD10_Pin|LD8_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4619      	mov	r1, r3
 80007f4:	481c      	ldr	r0, [pc, #112]	@ (8000868 <MX_GPIO_Init+0x158>)
 80007f6:	f000 fc1b 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pins : DM_Pin DP_Pin */
  GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80007fa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	2302      	movs	r3, #2
 8000802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000808:	2303      	movs	r3, #3
 800080a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800080c:	230e      	movs	r3, #14
 800080e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4619      	mov	r1, r3
 8000816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800081a:	f000 fc09 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800081e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000824:	2302      	movs	r3, #2
 8000826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000830:	2301      	movs	r3, #1
 8000832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	4619      	mov	r1, r3
 800083a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083e:	f000 fbf7 	bl	8001030 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 8000842:	2303      	movs	r3, #3
 8000844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000846:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800084a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4804      	ldr	r0, [pc, #16]	@ (8000868 <MX_GPIO_Init+0x158>)
 8000858:	f000 fbea 	bl	8001030 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800085c:	bf00      	nop
 800085e:	3730      	adds	r7, #48	@ 0x30
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000
 8000868:	48001000 	.word	0x48001000

0800086c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000870:	b672      	cpsid	i
}
 8000872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <Error_Handler+0x8>

08000878 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 8000878:	b480      	push	{r7}
 800087a:	b087      	sub	sp, #28
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	63da      	str	r2, [r3, #60]	@ 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800088a:	4b34      	ldr	r3, [pc, #208]	@ (800095c <SerialInitialise+0xe4>)
 800088c:	69db      	ldr	r3, [r3, #28]
 800088e:	4a33      	ldr	r2, [pc, #204]	@ (800095c <SerialInitialise+0xe4>)
 8000890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000894:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000896:	4b31      	ldr	r3, [pc, #196]	@ (800095c <SerialInitialise+0xe4>)
 8000898:	699b      	ldr	r3, [r3, #24]
 800089a:	4a30      	ldr	r2, [pc, #192]	@ (800095c <SerialInitialise+0xe4>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	6a1b      	ldr	r3, [r3, #32]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d106      	bne.n	80008b8 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80008aa:	4b2c      	ldr	r3, [pc, #176]	@ (800095c <SerialInitialise+0xe4>)
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	4a2b      	ldr	r2, [pc, #172]	@ (800095c <SerialInitialise+0xe4>)
 80008b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80008b4:	6153      	str	r3, [r2, #20]
		break;
 80008b6:	e000      	b.n	80008ba <SerialInitialise+0x42>
	default:
		break;
 80008b8:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008be:	68ba      	ldr	r2, [r7, #8]
 80008c0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80008c2:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c8:	68ba      	ldr	r2, [r7, #8]
 80008ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80008cc:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 80008d8:	b2d2      	uxtb	r2, r2
 80008da:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	69d9      	ldr	r1, [r3, #28]
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	699b      	ldr	r3, [r3, #24]
 80008ea:	430a      	orrs	r2, r1
 80008ec:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b04      	cmp	r3, #4
 80008f8:	d821      	bhi.n	800093e <SerialInitialise+0xc6>
 80008fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000900 <SerialInitialise+0x88>)
 80008fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000900:	08000915 	.word	0x08000915
 8000904:	0800091d 	.word	0x0800091d
 8000908:	08000925 	.word	0x08000925
 800090c:	0800092d 	.word	0x0800092d
 8000910:	08000935 	.word	0x08000935
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	2246      	movs	r2, #70	@ 0x46
 8000918:	801a      	strh	r2, [r3, #0]
		break;
 800091a:	e010      	b.n	800093e <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	2246      	movs	r2, #70	@ 0x46
 8000920:	801a      	strh	r2, [r3, #0]
		break;
 8000922:	e00c      	b.n	800093e <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	2246      	movs	r2, #70	@ 0x46
 8000928:	801a      	strh	r2, [r3, #0]
		break;
 800092a:	e008      	b.n	800093e <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	2246      	movs	r2, #70	@ 0x46
 8000930:	801a      	strh	r2, [r3, #0]
		break;
 8000932:	e004      	b.n	800093e <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 800093a:	801a      	strh	r2, [r3, #0]
		break;
 800093c:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	f042 020d 	orr.w	r2, r2, #13
 800094c:	601a      	str	r2, [r3, #0]
}
 800094e:	bf00      	nop
 8000950:	371c      	adds	r7, #28
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	6039      	str	r1, [r7, #0]
 800096a:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 800096c:	bf00      	nop
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	68db      	ldr	r3, [r3, #12]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000978:	2b00      	cmp	r3, #0
 800097a:	d0f8      	beq.n	800096e <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	691b      	ldr	r3, [r3, #16]
 8000980:	79fa      	ldrb	r2, [r7, #7]
 8000982:	b292      	uxth	r2, r2
 8000984:	801a      	strh	r2, [r3, #0]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr

08000992 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8000992:	b580      	push	{r7, lr}
 8000994:	b084      	sub	sp, #16
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 80009a0:	e00b      	b.n	80009ba <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	6839      	ldr	r1, [r7, #0]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ffd9 	bl	8000960 <SerialOutputChar>
		counter++;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
		pt++;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3301      	adds	r3, #1
 80009b8:	607b      	str	r3, [r7, #4]
	while(*pt) {
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d1ef      	bne.n	80009a2 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d003      	beq.n	80009d2 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	4798      	blx	r3
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <HAL_MspInit+0x44>)
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <HAL_MspInit+0x44>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6193      	str	r3, [r2, #24]
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <HAL_MspInit+0x44>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <HAL_MspInit+0x44>)
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	4a08      	ldr	r2, [pc, #32]	@ (8000a20 <HAL_MspInit+0x44>)
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a04:	61d3      	str	r3, [r2, #28]
 8000a06:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <HAL_MspInit+0x44>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a12:	2007      	movs	r0, #7
 8000a14:	f000 fad8 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40021000 	.word	0x40021000

08000a24 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08c      	sub	sp, #48	@ 0x30
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  if(htsc->Instance==TSC)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a64      	ldr	r2, [pc, #400]	@ (8000bd4 <HAL_TSC_MspInit+0x1b0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	f040 80c2 	bne.w	8000bcc <HAL_TSC_MspInit+0x1a8>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000a48:	4b63      	ldr	r3, [pc, #396]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	4a62      	ldr	r2, [pc, #392]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a52:	6153      	str	r3, [r2, #20]
 8000a54:	4b60      	ldr	r3, [pc, #384]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a56:	695b      	ldr	r3, [r3, #20]
 8000a58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000a5c:	61bb      	str	r3, [r7, #24]
 8000a5e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a60:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a62:	695b      	ldr	r3, [r3, #20]
 8000a64:	4a5c      	ldr	r2, [pc, #368]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a6a:	6153      	str	r3, [r2, #20]
 8000a6c:	4b5a      	ldr	r3, [pc, #360]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a78:	4b57      	ldr	r3, [pc, #348]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a7a:	695b      	ldr	r3, [r3, #20]
 8000a7c:	4a56      	ldr	r2, [pc, #344]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a82:	6153      	str	r3, [r2, #20]
 8000a84:	4b54      	ldr	r3, [pc, #336]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a90:	4b51      	ldr	r3, [pc, #324]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a92:	695b      	ldr	r3, [r3, #20]
 8000a94:	4a50      	ldr	r2, [pc, #320]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a9a:	6153      	str	r3, [r2, #20]
 8000a9c:	4b4e      	ldr	r3, [pc, #312]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000a9e:	695b      	ldr	r3, [r3, #20]
 8000aa0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000aaa:	695b      	ldr	r3, [r3, #20]
 8000aac:	4a4a      	ldr	r2, [pc, #296]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000aae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ab2:	6153      	str	r3, [r2, #20]
 8000ab4:	4b48      	ldr	r3, [pc, #288]	@ (8000bd8 <HAL_TSC_MspInit+0x1b4>)
 8000ab6:	695b      	ldr	r3, [r3, #20]
 8000ab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	68bb      	ldr	r3, [r7, #8]
    PD15     ------> TSC_G8_IO4
    PB4     ------> TSC_G5_IO2
    PB6     ------> TSC_G5_IO3
    PB7     ------> TSC_G5_IO4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000ac0:	2328      	movs	r3, #40	@ 0x28
 8000ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4840      	ldr	r0, [pc, #256]	@ (8000bdc <HAL_TSC_MspInit+0x1b8>)
 8000adc:	f000 faa8 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ae4:	2312      	movs	r3, #18
 8000ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000af0:	2303      	movs	r3, #3
 8000af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000af4:	f107 031c 	add.w	r3, r7, #28
 8000af8:	4619      	mov	r1, r3
 8000afa:	4838      	ldr	r0, [pc, #224]	@ (8000bdc <HAL_TSC_MspInit+0x1b8>)
 8000afc:	f000 fa98 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 8000b00:	23aa      	movs	r3, #170	@ 0xaa
 8000b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b10:	2303      	movs	r3, #3
 8000b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 031c 	add.w	r3, r7, #28
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b1e:	f000 fa87 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000b22:	2344      	movs	r3, #68	@ 0x44
 8000b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b26:	2312      	movs	r3, #18
 8000b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b32:	2303      	movs	r3, #3
 8000b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b40:	f000 fa76 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_14
 8000b44:	f245 0395 	movw	r3, #20629	@ 0x5095
 8000b48:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b56:	2303      	movs	r3, #3
 8000b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	481f      	ldr	r0, [pc, #124]	@ (8000be0 <HAL_TSC_MspInit+0x1bc>)
 8000b62:	f000 fa65 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_6;
 8000b66:	f242 0342 	movw	r3, #8258	@ 0x2042
 8000b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b6c:	2312      	movs	r3, #18
 8000b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7c:	f107 031c 	add.w	r3, r7, #28
 8000b80:	4619      	mov	r1, r3
 8000b82:	4817      	ldr	r0, [pc, #92]	@ (8000be0 <HAL_TSC_MspInit+0x1bc>)
 8000b84:	f000 fa54 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000b88:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	480f      	ldr	r0, [pc, #60]	@ (8000be4 <HAL_TSC_MspInit+0x1c0>)
 8000ba6:	f000 fa43 	bl	8001030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000baa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bb0:	2312      	movs	r3, #18
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bc0:	f107 031c 	add.w	r3, r7, #28
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4807      	ldr	r0, [pc, #28]	@ (8000be4 <HAL_TSC_MspInit+0x1c0>)
 8000bc8:	f000 fa32 	bl	8001030 <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 8000bcc:	bf00      	nop
 8000bce:	3730      	adds	r7, #48	@ 0x30
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40024000 	.word	0x40024000
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	48001000 	.word	0x48001000
 8000be0:	48000400 	.word	0x48000400
 8000be4:	48000c00 	.word	0x48000c00

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <NMI_Handler+0x4>

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <MemManage_Handler+0x4>

08000c00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3e:	f000 f8cd 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f001 fea8 	bl	80029cc <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	@ (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	2000a000 	.word	0x2000a000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	20000104 	.word	0x20000104
 8000cb0:	20000258 	.word	0x20000258

08000cb4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <SystemInit+0x20>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cbe:	4a05      	ldr	r2, [pc, #20]	@ (8000cd4 <SystemInit+0x20>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <UI_PrintWelcomeMessage>:
#include <stdio.h>


extern SerialPort USART1_PORT;

void UI_PrintWelcomeMessage(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
    SerialOutputString((uint8_t*)"Watch the LEDs closely and touch the sensors in the same pattern.\r\n", &USART1_PORT);
 8000cdc:	4904      	ldr	r1, [pc, #16]	@ (8000cf0 <UI_PrintWelcomeMessage+0x18>)
 8000cde:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <UI_PrintWelcomeMessage+0x1c>)
 8000ce0:	f7ff fe57 	bl	8000992 <SerialOutputString>
    SerialOutputString((uint8_t*)"You have two seconds per sensor.\r\n", &USART1_PORT);
 8000ce4:	4902      	ldr	r1, [pc, #8]	@ (8000cf0 <UI_PrintWelcomeMessage+0x18>)
 8000ce6:	4804      	ldr	r0, [pc, #16]	@ (8000cf8 <UI_PrintWelcomeMessage+0x20>)
 8000ce8:	f7ff fe53 	bl	8000992 <SerialOutputString>
}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	080033d8 	.word	0x080033d8
 8000cf8:	0800341c 	.word	0x0800341c

08000cfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d34 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d00:	f7ff ffd8 	bl	8000cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d04:	480c      	ldr	r0, [pc, #48]	@ (8000d38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d06:	490d      	ldr	r1, [pc, #52]	@ (8000d3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d08:	4a0d      	ldr	r2, [pc, #52]	@ (8000d40 <LoopForever+0xe>)
  movs r3, #0
 8000d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d0c:	e002      	b.n	8000d14 <LoopCopyDataInit>

08000d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d12:	3304      	adds	r3, #4

08000d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d18:	d3f9      	bcc.n	8000d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d48 <LoopForever+0x16>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d20:	e001      	b.n	8000d26 <LoopFillZerobss>

08000d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d24:	3204      	adds	r2, #4

08000d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d28:	d3fb      	bcc.n	8000d22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d2a:	f001 fe55 	bl	80029d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d2e:	f7ff fc49 	bl	80005c4 <main>

08000d32 <LoopForever>:

LoopForever:
    b LoopForever
 8000d32:	e7fe      	b.n	8000d32 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d34:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d3c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000d40:	08003514 	.word	0x08003514
  ldr r2, =_sbss
 8000d44:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8000d48:	20000254 	.word	0x20000254

08000d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d4c:	e7fe      	b.n	8000d4c <ADC1_2_IRQHandler>
	...

08000d50 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d54:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <HAL_Init+0x28>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a07      	ldr	r2, [pc, #28]	@ (8000d78 <HAL_Init+0x28>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d60:	2003      	movs	r0, #3
 8000d62:	f000 f931 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d66:	2000      	movs	r0, #0
 8000d68:	f000 f808 	bl	8000d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6c:	f7ff fe36 	bl	80009dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40022000 	.word	0x40022000

08000d7c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d84:	4b12      	ldr	r3, [pc, #72]	@ (8000dd0 <HAL_InitTick+0x54>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_InitTick+0x58>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 f93b 	bl	8001016 <HAL_SYSTICK_Config>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e00e      	b.n	8000dc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d80a      	bhi.n	8000dc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 f911 	bl	8000fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4a06      	ldr	r2, [pc, #24]	@ (8000dd8 <HAL_InitTick+0x5c>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e000      	b.n	8000dc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000048 	.word	0x20000048
 8000dd4:	20000050 	.word	0x20000050
 8000dd8:	2000004c 	.word	0x2000004c

08000ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <HAL_IncTick+0x20>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <HAL_IncTick+0x24>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a04      	ldr	r2, [pc, #16]	@ (8000e00 <HAL_IncTick+0x24>)
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000050 	.word	0x20000050
 8000e00:	20000108 	.word	0x20000108

08000e04 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return uwTick;  
 8000e08:	4b03      	ldr	r3, [pc, #12]	@ (8000e18 <HAL_GetTick+0x14>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000108 	.word	0x20000108

08000e1c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e24:	f7ff ffee 	bl	8000e04 <HAL_GetTick>
 8000e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e34:	d005      	beq.n	8000e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e36:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <HAL_Delay+0x44>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4413      	add	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e42:	bf00      	nop
 8000e44:	f7ff ffde 	bl	8000e04 <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d8f7      	bhi.n	8000e44 <HAL_Delay+0x28>
  {
  }
}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000050 	.word	0x20000050

08000e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e80:	4013      	ands	r3, r2
 8000e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	@ (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	@ (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	db0a      	blt.n	8000ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	490c      	ldr	r1, [pc, #48]	@ (8000f14 <__NVIC_SetPriority+0x4c>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	0112      	lsls	r2, r2, #4
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	440b      	add	r3, r1
 8000eec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef0:	e00a      	b.n	8000f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	b2da      	uxtb	r2, r3
 8000ef6:	4908      	ldr	r1, [pc, #32]	@ (8000f18 <__NVIC_SetPriority+0x50>)
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	f003 030f 	and.w	r3, r3, #15
 8000efe:	3b04      	subs	r3, #4
 8000f00:	0112      	lsls	r2, r2, #4
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	440b      	add	r3, r1
 8000f06:	761a      	strb	r2, [r3, #24]
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	e000e100 	.word	0xe000e100
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b089      	sub	sp, #36	@ 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f1c3 0307 	rsb	r3, r3, #7
 8000f36:	2b04      	cmp	r3, #4
 8000f38:	bf28      	it	cs
 8000f3a:	2304      	movcs	r3, #4
 8000f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3304      	adds	r3, #4
 8000f42:	2b06      	cmp	r3, #6
 8000f44:	d902      	bls.n	8000f4c <NVIC_EncodePriority+0x30>
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3b03      	subs	r3, #3
 8000f4a:	e000      	b.n	8000f4e <NVIC_EncodePriority+0x32>
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	f04f 32ff 	mov.w	r2, #4294967295
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	401a      	ands	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f64:	f04f 31ff 	mov.w	r1, #4294967295
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	43d9      	mvns	r1, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	4313      	orrs	r3, r2
         );
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3724      	adds	r7, #36	@ 0x24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f94:	d301      	bcc.n	8000f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00f      	b.n	8000fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <SysTick_Config+0x40>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f7ff ff8e 	bl	8000ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <SysTick_Config+0x40>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb2:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <SysTick_Config+0x40>)
 8000fb4:	2207      	movs	r2, #7
 8000fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	e000e010 	.word	0xe000e010

08000fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ff47 	bl	8000e64 <__NVIC_SetPriorityGrouping>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff0:	f7ff ff5c 	bl	8000eac <__NVIC_GetPriorityGrouping>
 8000ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	68b9      	ldr	r1, [r7, #8]
 8000ffa:	6978      	ldr	r0, [r7, #20]
 8000ffc:	f7ff ff8e 	bl	8000f1c <NVIC_EncodePriority>
 8001000:	4602      	mov	r2, r0
 8001002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff5d 	bl	8000ec8 <__NVIC_SetPriority>
}
 800100e:	bf00      	nop
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ffb0 	bl	8000f84 <SysTick_Config>
 8001024:	4603      	mov	r3, r0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001030:	b480      	push	{r7}
 8001032:	b087      	sub	sp, #28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800103e:	e154      	b.n	80012ea <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	2101      	movs	r1, #1
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	fa01 f303 	lsl.w	r3, r1, r3
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8146 	beq.w	80012e4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	2b01      	cmp	r3, #1
 8001062:	d005      	beq.n	8001070 <HAL_GPIO_Init+0x40>
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0303 	and.w	r3, r3, #3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d130      	bne.n	80010d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	2203      	movs	r2, #3
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	68da      	ldr	r2, [r3, #12]
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4313      	orrs	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010a6:	2201      	movs	r2, #1
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	4013      	ands	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	091b      	lsrs	r3, r3, #4
 80010bc:	f003 0201 	and.w	r2, r3, #1
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b03      	cmp	r3, #3
 80010dc:	d017      	beq.n	800110e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	2203      	movs	r2, #3
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	689a      	ldr	r2, [r3, #8]
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f003 0303 	and.w	r3, r3, #3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d123      	bne.n	8001162 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	08da      	lsrs	r2, r3, #3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3208      	adds	r2, #8
 8001122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001126:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	220f      	movs	r2, #15
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43db      	mvns	r3, r3
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	4013      	ands	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	691a      	ldr	r2, [r3, #16]
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4313      	orrs	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	08da      	lsrs	r2, r3, #3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3208      	adds	r2, #8
 800115c:	6939      	ldr	r1, [r7, #16]
 800115e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	2203      	movs	r2, #3
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43db      	mvns	r3, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4013      	ands	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 0203 	and.w	r2, r3, #3
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 80a0 	beq.w	80012e4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a4:	4b58      	ldr	r3, [pc, #352]	@ (8001308 <HAL_GPIO_Init+0x2d8>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a57      	ldr	r2, [pc, #348]	@ (8001308 <HAL_GPIO_Init+0x2d8>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b55      	ldr	r3, [pc, #340]	@ (8001308 <HAL_GPIO_Init+0x2d8>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011bc:	4a53      	ldr	r2, [pc, #332]	@ (800130c <HAL_GPIO_Init+0x2dc>)
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	089b      	lsrs	r3, r3, #2
 80011c2:	3302      	adds	r3, #2
 80011c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	220f      	movs	r2, #15
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011e6:	d019      	beq.n	800121c <HAL_GPIO_Init+0x1ec>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a49      	ldr	r2, [pc, #292]	@ (8001310 <HAL_GPIO_Init+0x2e0>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d013      	beq.n	8001218 <HAL_GPIO_Init+0x1e8>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a48      	ldr	r2, [pc, #288]	@ (8001314 <HAL_GPIO_Init+0x2e4>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d00d      	beq.n	8001214 <HAL_GPIO_Init+0x1e4>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a47      	ldr	r2, [pc, #284]	@ (8001318 <HAL_GPIO_Init+0x2e8>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d007      	beq.n	8001210 <HAL_GPIO_Init+0x1e0>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a46      	ldr	r2, [pc, #280]	@ (800131c <HAL_GPIO_Init+0x2ec>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d101      	bne.n	800120c <HAL_GPIO_Init+0x1dc>
 8001208:	2304      	movs	r3, #4
 800120a:	e008      	b.n	800121e <HAL_GPIO_Init+0x1ee>
 800120c:	2305      	movs	r3, #5
 800120e:	e006      	b.n	800121e <HAL_GPIO_Init+0x1ee>
 8001210:	2303      	movs	r3, #3
 8001212:	e004      	b.n	800121e <HAL_GPIO_Init+0x1ee>
 8001214:	2302      	movs	r3, #2
 8001216:	e002      	b.n	800121e <HAL_GPIO_Init+0x1ee>
 8001218:	2301      	movs	r3, #1
 800121a:	e000      	b.n	800121e <HAL_GPIO_Init+0x1ee>
 800121c:	2300      	movs	r3, #0
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	f002 0203 	and.w	r2, r2, #3
 8001224:	0092      	lsls	r2, r2, #2
 8001226:	4093      	lsls	r3, r2
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4313      	orrs	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800122e:	4937      	ldr	r1, [pc, #220]	@ (800130c <HAL_GPIO_Init+0x2dc>)
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	3302      	adds	r3, #2
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800123c:	4b38      	ldr	r3, [pc, #224]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43db      	mvns	r3, r3
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001254:	2b00      	cmp	r3, #0
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001260:	4a2f      	ldr	r2, [pc, #188]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001266:	4b2e      	ldr	r3, [pc, #184]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	43db      	mvns	r3, r3
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	4013      	ands	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4313      	orrs	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800128a:	4a25      	ldr	r2, [pc, #148]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001290:	4b23      	ldr	r3, [pc, #140]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	43db      	mvns	r3, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012ba:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	43db      	mvns	r3, r3
 80012c4:	693a      	ldr	r2, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012de:	4a10      	ldr	r2, [pc, #64]	@ (8001320 <HAL_GPIO_Init+0x2f0>)
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	3301      	adds	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	fa22 f303 	lsr.w	r3, r2, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	f47f aea3 	bne.w	8001040 <HAL_GPIO_Init+0x10>
  }
}
 80012fa:	bf00      	nop
 80012fc:	bf00      	nop
 80012fe:	371c      	adds	r7, #28
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	40021000 	.word	0x40021000
 800130c:	40010000 	.word	0x40010000
 8001310:	48000400 	.word	0x48000400
 8001314:	48000800 	.word	0x48000800
 8001318:	48000c00 	.word	0x48000c00
 800131c:	48001000 	.word	0x48001000
 8001320:	40010400 	.word	0x40010400

08001324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	807b      	strh	r3, [r7, #2]
 8001330:	4613      	mov	r3, r2
 8001332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001334:	787b      	ldrb	r3, [r7, #1]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800133a:	887a      	ldrh	r2, [r7, #2]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001340:	e002      	b.n	8001348 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001342:	887a      	ldrh	r2, [r7, #2]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800135a:	af00      	add	r7, sp, #0
 800135c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001360:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001364:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001366:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	f000 bff4 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800137a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800137e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	2b00      	cmp	r3, #0
 800138c:	f000 816d 	beq.w	800166a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001390:	4bb4      	ldr	r3, [pc, #720]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 030c 	and.w	r3, r3, #12
 8001398:	2b04      	cmp	r3, #4
 800139a:	d00c      	beq.n	80013b6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800139c:	4bb1      	ldr	r3, [pc, #708]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f003 030c 	and.w	r3, r3, #12
 80013a4:	2b08      	cmp	r3, #8
 80013a6:	d157      	bne.n	8001458 <HAL_RCC_OscConfig+0x104>
 80013a8:	4bae      	ldr	r3, [pc, #696]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013b4:	d150      	bne.n	8001458 <HAL_RCC_OscConfig+0x104>
 80013b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013ba:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013be:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80013c2:	fa93 f3a3 	rbit	r3, r3
 80013c6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80013ca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ce:	fab3 f383 	clz	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80013d6:	d802      	bhi.n	80013de <HAL_RCC_OscConfig+0x8a>
 80013d8:	4ba2      	ldr	r3, [pc, #648]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	e015      	b.n	800140a <HAL_RCC_OscConfig+0xb6>
 80013de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013e2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80013ea:	fa93 f3a3 	rbit	r3, r3
 80013ee:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80013f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013f6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80013fa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80013fe:	fa93 f3a3 	rbit	r3, r3
 8001402:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001406:	4b97      	ldr	r3, [pc, #604]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800140e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001412:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001416:	fa92 f2a2 	rbit	r2, r2
 800141a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800141e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001422:	fab2 f282 	clz	r2, r2
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	f042 0220 	orr.w	r2, r2, #32
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	f002 021f 	and.w	r2, r2, #31
 8001432:	2101      	movs	r1, #1
 8001434:	fa01 f202 	lsl.w	r2, r1, r2
 8001438:	4013      	ands	r3, r2
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 8114 	beq.w	8001668 <HAL_RCC_OscConfig+0x314>
 8001440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001444:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	f040 810b 	bne.w	8001668 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	f000 bf85 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001468:	d106      	bne.n	8001478 <HAL_RCC_OscConfig+0x124>
 800146a:	4b7e      	ldr	r3, [pc, #504]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a7d      	ldr	r2, [pc, #500]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e036      	b.n	80014e6 <HAL_RCC_OscConfig+0x192>
 8001478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d10c      	bne.n	80014a2 <HAL_RCC_OscConfig+0x14e>
 8001488:	4b76      	ldr	r3, [pc, #472]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a75      	ldr	r2, [pc, #468]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800148e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b73      	ldr	r3, [pc, #460]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a72      	ldr	r2, [pc, #456]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800149a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800149e:	6013      	str	r3, [r2, #0]
 80014a0:	e021      	b.n	80014e6 <HAL_RCC_OscConfig+0x192>
 80014a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014b2:	d10c      	bne.n	80014ce <HAL_RCC_OscConfig+0x17a>
 80014b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a6a      	ldr	r2, [pc, #424]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	4b68      	ldr	r3, [pc, #416]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a67      	ldr	r2, [pc, #412]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	e00b      	b.n	80014e6 <HAL_RCC_OscConfig+0x192>
 80014ce:	4b65      	ldr	r3, [pc, #404]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a64      	ldr	r2, [pc, #400]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b62      	ldr	r3, [pc, #392]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a61      	ldr	r2, [pc, #388]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014e4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ea:	f023 020f 	bic.w	r2, r3, #15
 80014ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	495a      	ldr	r1, [pc, #360]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80014fc:	4313      	orrs	r3, r2
 80014fe:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001504:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d054      	beq.n	80015ba <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001510:	f7ff fc78 	bl	8000e04 <HAL_GetTick>
 8001514:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001518:	e00a      	b.n	8001530 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800151a:	f7ff fc73 	bl	8000e04 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	@ 0x64
 8001528:	d902      	bls.n	8001530 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	f000 bf19 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 8001530:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001534:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001538:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800153c:	fa93 f3a3 	rbit	r3, r3
 8001540:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001544:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001548:	fab3 f383 	clz	r3, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001550:	d802      	bhi.n	8001558 <HAL_RCC_OscConfig+0x204>
 8001552:	4b44      	ldr	r3, [pc, #272]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	e015      	b.n	8001584 <HAL_RCC_OscConfig+0x230>
 8001558:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800155c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001560:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001564:	fa93 f3a3 	rbit	r3, r3
 8001568:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800156c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001570:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001574:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001578:	fa93 f3a3 	rbit	r3, r3
 800157c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001580:	4b38      	ldr	r3, [pc, #224]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001584:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001588:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800158c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001590:	fa92 f2a2 	rbit	r2, r2
 8001594:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001598:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800159c:	fab2 f282 	clz	r2, r2
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	f042 0220 	orr.w	r2, r2, #32
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	f002 021f 	and.w	r2, r2, #31
 80015ac:	2101      	movs	r1, #1
 80015ae:	fa01 f202 	lsl.w	r2, r1, r2
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0b0      	beq.n	800151a <HAL_RCC_OscConfig+0x1c6>
 80015b8:	e057      	b.n	800166a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ba:	f7ff fc23 	bl	8000e04 <HAL_GetTick>
 80015be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c2:	e00a      	b.n	80015da <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015c4:	f7ff fc1e 	bl	8000e04 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b64      	cmp	r3, #100	@ 0x64
 80015d2:	d902      	bls.n	80015da <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	f000 bec4 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 80015da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015de:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80015e6:	fa93 f3a3 	rbit	r3, r3
 80015ea:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80015ee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f2:	fab3 f383 	clz	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80015fa:	d802      	bhi.n	8001602 <HAL_RCC_OscConfig+0x2ae>
 80015fc:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	e015      	b.n	800162e <HAL_RCC_OscConfig+0x2da>
 8001602:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001606:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800160e:	fa93 f3a3 	rbit	r3, r3
 8001612:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001616:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800161a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800161e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001622:	fa93 f3a3 	rbit	r3, r3
 8001626:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800162a:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <HAL_RCC_OscConfig+0x310>)
 800162c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001632:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001636:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800163a:	fa92 f2a2 	rbit	r2, r2
 800163e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001642:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001646:	fab2 f282 	clz	r2, r2
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	f042 0220 	orr.w	r2, r2, #32
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	f002 021f 	and.w	r2, r2, #31
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f202 	lsl.w	r2, r1, r2
 800165c:	4013      	ands	r3, r2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1b0      	bne.n	80015c4 <HAL_RCC_OscConfig+0x270>
 8001662:	e002      	b.n	800166a <HAL_RCC_OscConfig+0x316>
 8001664:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800166e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 816c 	beq.w	8001958 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001680:	4bcc      	ldr	r3, [pc, #816]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00b      	beq.n	80016a4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800168c:	4bc9      	ldr	r3, [pc, #804]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	d16d      	bne.n	8001774 <HAL_RCC_OscConfig+0x420>
 8001698:	4bc6      	ldr	r3, [pc, #792]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d167      	bne.n	8001774 <HAL_RCC_OscConfig+0x420>
 80016a4:	2302      	movs	r3, #2
 80016a6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016aa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80016ae:	fa93 f3a3 	rbit	r3, r3
 80016b2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80016b6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ba:	fab3 f383 	clz	r3, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80016c2:	d802      	bhi.n	80016ca <HAL_RCC_OscConfig+0x376>
 80016c4:	4bbb      	ldr	r3, [pc, #748]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	e013      	b.n	80016f2 <HAL_RCC_OscConfig+0x39e>
 80016ca:	2302      	movs	r3, #2
 80016cc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80016d4:	fa93 f3a3 	rbit	r3, r3
 80016d8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80016dc:	2302      	movs	r3, #2
 80016de:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80016e2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80016e6:	fa93 f3a3 	rbit	r3, r3
 80016ea:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80016ee:	4bb1      	ldr	r3, [pc, #708]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 80016f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f2:	2202      	movs	r2, #2
 80016f4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80016f8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80016fc:	fa92 f2a2 	rbit	r2, r2
 8001700:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001704:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001708:	fab2 f282 	clz	r2, r2
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	f042 0220 	orr.w	r2, r2, #32
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	f002 021f 	and.w	r2, r2, #31
 8001718:	2101      	movs	r1, #1
 800171a:	fa01 f202 	lsl.w	r2, r1, r2
 800171e:	4013      	ands	r3, r2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d00a      	beq.n	800173a <HAL_RCC_OscConfig+0x3e6>
 8001724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001728:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d002      	beq.n	800173a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	f000 be14 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173a:	4b9e      	ldr	r3, [pc, #632]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001746:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	21f8      	movs	r1, #248	@ 0xf8
 8001750:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001754:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001758:	fa91 f1a1 	rbit	r1, r1
 800175c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001760:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001764:	fab1 f181 	clz	r1, r1
 8001768:	b2c9      	uxtb	r1, r1
 800176a:	408b      	lsls	r3, r1
 800176c:	4991      	ldr	r1, [pc, #580]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 800176e:	4313      	orrs	r3, r2
 8001770:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001772:	e0f1      	b.n	8001958 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001774:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001778:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 8083 	beq.w	800188c <HAL_RCC_OscConfig+0x538>
 8001786:	2301      	movs	r3, #1
 8001788:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001790:	fa93 f3a3 	rbit	r3, r3
 8001794:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001798:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800179c:	fab3 f383 	clz	r3, r3
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80017a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	461a      	mov	r2, r3
 80017ae:	2301      	movs	r3, #1
 80017b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b2:	f7ff fb27 	bl	8000e04 <HAL_GetTick>
 80017b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ba:	e00a      	b.n	80017d2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017bc:	f7ff fb22 	bl	8000e04 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d902      	bls.n	80017d2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	f000 bdc8 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 80017d2:	2302      	movs	r3, #2
 80017d4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017dc:	fa93 f3a3 	rbit	r3, r3
 80017e0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80017e4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e8:	fab3 f383 	clz	r3, r3
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80017f0:	d802      	bhi.n	80017f8 <HAL_RCC_OscConfig+0x4a4>
 80017f2:	4b70      	ldr	r3, [pc, #448]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	e013      	b.n	8001820 <HAL_RCC_OscConfig+0x4cc>
 80017f8:	2302      	movs	r3, #2
 80017fa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001802:	fa93 f3a3 	rbit	r3, r3
 8001806:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800180a:	2302      	movs	r3, #2
 800180c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001810:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001814:	fa93 f3a3 	rbit	r3, r3
 8001818:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800181c:	4b65      	ldr	r3, [pc, #404]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 800181e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001820:	2202      	movs	r2, #2
 8001822:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001826:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800182a:	fa92 f2a2 	rbit	r2, r2
 800182e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001832:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001836:	fab2 f282 	clz	r2, r2
 800183a:	b2d2      	uxtb	r2, r2
 800183c:	f042 0220 	orr.w	r2, r2, #32
 8001840:	b2d2      	uxtb	r2, r2
 8001842:	f002 021f 	and.w	r2, r2, #31
 8001846:	2101      	movs	r1, #1
 8001848:	fa01 f202 	lsl.w	r2, r1, r2
 800184c:	4013      	ands	r3, r2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d0b4      	beq.n	80017bc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001852:	4b58      	ldr	r3, [pc, #352]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800185a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800185e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	21f8      	movs	r1, #248	@ 0xf8
 8001868:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001870:	fa91 f1a1 	rbit	r1, r1
 8001874:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001878:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800187c:	fab1 f181 	clz	r1, r1
 8001880:	b2c9      	uxtb	r1, r1
 8001882:	408b      	lsls	r3, r1
 8001884:	494b      	ldr	r1, [pc, #300]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 8001886:	4313      	orrs	r3, r2
 8001888:	600b      	str	r3, [r1, #0]
 800188a:	e065      	b.n	8001958 <HAL_RCC_OscConfig+0x604>
 800188c:	2301      	movs	r3, #1
 800188e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001892:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001896:	fa93 f3a3 	rbit	r3, r3
 800189a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800189e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018a2:	fab3 f383 	clz	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	461a      	mov	r2, r3
 80018b4:	2300      	movs	r3, #0
 80018b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff faa4 	bl	8000e04 <HAL_GetTick>
 80018bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018c0:	e00a      	b.n	80018d8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fa9f 	bl	8000e04 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d902      	bls.n	80018d8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	f000 bd45 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 80018d8:	2302      	movs	r3, #2
 80018da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80018e2:	fa93 f3a3 	rbit	r3, r3
 80018e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80018ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ee:	fab3 f383 	clz	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80018f6:	d802      	bhi.n	80018fe <HAL_RCC_OscConfig+0x5aa>
 80018f8:	4b2e      	ldr	r3, [pc, #184]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	e013      	b.n	8001926 <HAL_RCC_OscConfig+0x5d2>
 80018fe:	2302      	movs	r3, #2
 8001900:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001904:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001908:	fa93 f3a3 	rbit	r3, r3
 800190c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001910:	2302      	movs	r3, #2
 8001912:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001916:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800191a:	fa93 f3a3 	rbit	r3, r3
 800191e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001922:	4b24      	ldr	r3, [pc, #144]	@ (80019b4 <HAL_RCC_OscConfig+0x660>)
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	2202      	movs	r2, #2
 8001928:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800192c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001930:	fa92 f2a2 	rbit	r2, r2
 8001934:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001938:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800193c:	fab2 f282 	clz	r2, r2
 8001940:	b2d2      	uxtb	r2, r2
 8001942:	f042 0220 	orr.w	r2, r2, #32
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	f002 021f 	and.w	r2, r2, #31
 800194c:	2101      	movs	r1, #1
 800194e:	fa01 f202 	lsl.w	r2, r1, r2
 8001952:	4013      	ands	r3, r2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1b4      	bne.n	80018c2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800195c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 8115 	beq.w	8001b98 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800196e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001972:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d07e      	beq.n	8001a7c <HAL_RCC_OscConfig+0x728>
 800197e:	2301      	movs	r3, #1
 8001980:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001984:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001988:	fa93 f3a3 	rbit	r3, r3
 800198c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001990:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001994:	fab3 f383 	clz	r3, r3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	461a      	mov	r2, r3
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <HAL_RCC_OscConfig+0x664>)
 800199e:	4413      	add	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	461a      	mov	r2, r3
 80019a4:	2301      	movs	r3, #1
 80019a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a8:	f7ff fa2c 	bl	8000e04 <HAL_GetTick>
 80019ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b0:	e00f      	b.n	80019d2 <HAL_RCC_OscConfig+0x67e>
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019bc:	f7ff fa22 	bl	8000e04 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d902      	bls.n	80019d2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	f000 bcc8 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 80019d2:	2302      	movs	r3, #2
 80019d4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80019dc:	fa93 f3a3 	rbit	r3, r3
 80019e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80019e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80019ec:	2202      	movs	r2, #2
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	fa93 f2a3 	rbit	r2, r3
 80019fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a10:	2202      	movs	r2, #2
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a2a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2c:	4bb0      	ldr	r3, [pc, #704]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001a2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a38:	2102      	movs	r1, #2
 8001a3a:	6019      	str	r1, [r3, #0]
 8001a3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a40:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	fa93 f1a3 	rbit	r1, r3
 8001a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001a52:	6019      	str	r1, [r3, #0]
  return result;
 8001a54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a58:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	fab3 f383 	clz	r3, r3
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	f003 031f 	and.w	r3, r3, #31
 8001a6e:	2101      	movs	r1, #1
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0a0      	beq.n	80019bc <HAL_RCC_OscConfig+0x668>
 8001a7a:	e08d      	b.n	8001b98 <HAL_RCC_OscConfig+0x844>
 8001a7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a80:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a84:	2201      	movs	r2, #1
 8001a86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a8c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	fa93 f2a3 	rbit	r2, r3
 8001a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a9a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001a9e:	601a      	str	r2, [r3, #0]
  return result;
 8001aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001aa8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b90      	ldr	r3, [pc, #576]	@ (8001cf4 <HAL_RCC_OscConfig+0x9a0>)
 8001ab4:	4413      	add	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	461a      	mov	r2, r3
 8001aba:	2300      	movs	r3, #0
 8001abc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001abe:	f7ff f9a1 	bl	8000e04 <HAL_GetTick>
 8001ac2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ac8:	f7ff f99c 	bl	8000e04 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d902      	bls.n	8001ade <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	f000 bc42 	b.w	8002362 <HAL_RCC_OscConfig+0x100e>
 8001ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	fa93 f2a3 	rbit	r2, r3
 8001af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b06:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b12:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	fa93 f2a3 	rbit	r2, r3
 8001b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001b2e:	2202      	movs	r2, #2
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	fa93 f2a3 	rbit	r2, r3
 8001b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001b48:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b4a:	4b69      	ldr	r3, [pc, #420]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001b4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b52:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001b56:	2102      	movs	r1, #2
 8001b58:	6019      	str	r1, [r3, #0]
 8001b5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b5e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	fa93 f1a3 	rbit	r1, r3
 8001b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b6c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001b70:	6019      	str	r1, [r3, #0]
  return result;
 8001b72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b76:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fab3 f383 	clz	r3, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f003 031f 	and.w	r3, r3, #31
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d197      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 819e 	beq.w	8001eea <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d116      	bne.n	8001bee <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001bc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bca:	61d3      	str	r3, [r2, #28]
 8001bcc:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001be6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001be8:	2301      	movs	r3, #1
 8001bea:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bee:	4b42      	ldr	r3, [pc, #264]	@ (8001cf8 <HAL_RCC_OscConfig+0x9a4>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d11a      	bne.n	8001c30 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf8 <HAL_RCC_OscConfig+0x9a4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a3e      	ldr	r2, [pc, #248]	@ (8001cf8 <HAL_RCC_OscConfig+0x9a4>)
 8001c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c04:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c06:	f7ff f8fd 	bl	8000e04 <HAL_GetTick>
 8001c0a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0e:	e009      	b.n	8001c24 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c10:	f7ff f8f8 	bl	8000e04 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b64      	cmp	r3, #100	@ 0x64
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e39e      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c24:	4b34      	ldr	r3, [pc, #208]	@ (8001cf8 <HAL_RCC_OscConfig+0x9a4>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d0ef      	beq.n	8001c10 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d106      	bne.n	8001c4e <HAL_RCC_OscConfig+0x8fa>
 8001c40:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a2a      	ldr	r2, [pc, #168]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6213      	str	r3, [r2, #32]
 8001c4c:	e035      	b.n	8001cba <HAL_RCC_OscConfig+0x966>
 8001c4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10c      	bne.n	8001c78 <HAL_RCC_OscConfig+0x924>
 8001c5e:	4b24      	ldr	r3, [pc, #144]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	4a23      	ldr	r2, [pc, #140]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c64:	f023 0301 	bic.w	r3, r3, #1
 8001c68:	6213      	str	r3, [r2, #32]
 8001c6a:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	4a20      	ldr	r2, [pc, #128]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c70:	f023 0304 	bic.w	r3, r3, #4
 8001c74:	6213      	str	r3, [r2, #32]
 8001c76:	e020      	b.n	8001cba <HAL_RCC_OscConfig+0x966>
 8001c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b05      	cmp	r3, #5
 8001c86:	d10c      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x94e>
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	6213      	str	r3, [r2, #32]
 8001c94:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4a15      	ldr	r2, [pc, #84]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6213      	str	r3, [r2, #32]
 8001ca0:	e00b      	b.n	8001cba <HAL_RCC_OscConfig+0x966>
 8001ca2:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001ca8:	f023 0301 	bic.w	r3, r3, #1
 8001cac:	6213      	str	r3, [r2, #32]
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf0 <HAL_RCC_OscConfig+0x99c>)
 8001cb4:	f023 0304 	bic.w	r3, r3, #4
 8001cb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cbe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8087 	beq.w	8001dda <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ccc:	f7ff f89a 	bl	8000e04 <HAL_GetTick>
 8001cd0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd4:	e012      	b.n	8001cfc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7ff f895 	bl	8000e04 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d908      	bls.n	8001cfc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e339      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	10908120 	.word	0x10908120
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d00:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001d04:	2202      	movs	r2, #2
 8001d06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d0c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	fa93 f2a3 	rbit	r2, r3
 8001d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d24:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001d28:	2202      	movs	r2, #2
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d30:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	fa93 f2a3 	rbit	r2, r3
 8001d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d3e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001d42:	601a      	str	r2, [r3, #0]
  return result;
 8001d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d48:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001d4c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d4e:	fab3 f383 	clz	r3, r3
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d102      	bne.n	8001d64 <HAL_RCC_OscConfig+0xa10>
 8001d5e:	4b98      	ldr	r3, [pc, #608]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	e013      	b.n	8001d8c <HAL_RCC_OscConfig+0xa38>
 8001d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d68:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d74:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	fa93 f2a3 	rbit	r2, r3
 8001d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d82:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	4b8d      	ldr	r3, [pc, #564]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d90:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001d94:	2102      	movs	r1, #2
 8001d96:	6011      	str	r1, [r2, #0]
 8001d98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d9c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	fa92 f1a2 	rbit	r1, r2
 8001da6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001daa:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001dae:	6011      	str	r1, [r2, #0]
  return result;
 8001db0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001db4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001db8:	6812      	ldr	r2, [r2, #0]
 8001dba:	fab2 f282 	clz	r2, r2
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	f002 021f 	and.w	r2, r2, #31
 8001dca:	2101      	movs	r1, #1
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f43f af7f 	beq.w	8001cd6 <HAL_RCC_OscConfig+0x982>
 8001dd8:	e07d      	b.n	8001ed6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dda:	f7ff f813 	bl	8000e04 <HAL_GetTick>
 8001dde:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de2:	e00b      	b.n	8001dfc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001de4:	f7ff f80e 	bl	8000e04 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e2b2      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 8001dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e00:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001e04:	2202      	movs	r2, #2
 8001e06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e0c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	fa93 f2a3 	rbit	r2, r3
 8001e16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e24:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001e28:	2202      	movs	r2, #2
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e30:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	fa93 f2a3 	rbit	r2, r3
 8001e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e3e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001e42:	601a      	str	r2, [r3, #0]
  return result;
 8001e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e48:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001e4c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <HAL_RCC_OscConfig+0xb10>
 8001e5e:	4b58      	ldr	r3, [pc, #352]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	e013      	b.n	8001e8c <HAL_RCC_OscConfig+0xb38>
 8001e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e68:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e74:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	fa93 f2a3 	rbit	r2, r3
 8001e7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e82:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e90:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001e94:	2102      	movs	r1, #2
 8001e96:	6011      	str	r1, [r2, #0]
 8001e98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001e9c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001ea0:	6812      	ldr	r2, [r2, #0]
 8001ea2:	fa92 f1a2 	rbit	r1, r2
 8001ea6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001eaa:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001eae:	6011      	str	r1, [r2, #0]
  return result;
 8001eb0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001eb4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001eb8:	6812      	ldr	r2, [r2, #0]
 8001eba:	fab2 f282 	clz	r2, r2
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	f002 021f 	and.w	r2, r2, #31
 8001eca:	2101      	movs	r1, #1
 8001ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d186      	bne.n	8001de4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ed6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d105      	bne.n	8001eea <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4b38      	ldr	r3, [pc, #224]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a37      	ldr	r2, [pc, #220]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	69db      	ldr	r3, [r3, #28]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 8232 	beq.w	8002360 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001efc:	4b30      	ldr	r3, [pc, #192]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 030c 	and.w	r3, r3, #12
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	f000 8201 	beq.w	800230c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	f040 8157 	bne.w	80021ca <HAL_RCC_OscConfig+0xe76>
 8001f1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f20:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001f24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f2e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	fa93 f2a3 	rbit	r2, r3
 8001f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f3c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001f40:	601a      	str	r2, [r3, #0]
  return result;
 8001f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f46:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001f4a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4c:	fab3 f383 	clz	r3, r3
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f56:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	2300      	movs	r3, #0
 8001f60:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f62:	f7fe ff4f 	bl	8000e04 <HAL_GetTick>
 8001f66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f6a:	e009      	b.n	8001f80 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7fe ff4a 	bl	8000e04 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e1f0      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 8001f80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f84:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001f88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f92:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	fa93 f2a3 	rbit	r2, r3
 8001f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001fa4:	601a      	str	r2, [r3, #0]
  return result;
 8001fa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001faa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001fae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb0:	fab3 f383 	clz	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fb8:	d804      	bhi.n	8001fc4 <HAL_RCC_OscConfig+0xc70>
 8001fba:	4b01      	ldr	r3, [pc, #4]	@ (8001fc0 <HAL_RCC_OscConfig+0xc6c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	e029      	b.n	8002014 <HAL_RCC_OscConfig+0xcc0>
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001fcc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	fa93 f2a3 	rbit	r2, r3
 8001fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fe4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fee:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ff2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	fa93 f2a3 	rbit	r2, r3
 8002006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800200a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	4bc3      	ldr	r3, [pc, #780]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 8002012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002014:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002018:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800201c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002020:	6011      	str	r1, [r2, #0]
 8002022:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002026:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	fa92 f1a2 	rbit	r1, r2
 8002030:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002034:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002038:	6011      	str	r1, [r2, #0]
  return result;
 800203a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800203e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002042:	6812      	ldr	r2, [r2, #0]
 8002044:	fab2 f282 	clz	r2, r2
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	f042 0220 	orr.w	r2, r2, #32
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	f002 021f 	and.w	r2, r2, #31
 8002054:	2101      	movs	r1, #1
 8002056:	fa01 f202 	lsl.w	r2, r1, r2
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d185      	bne.n	8001f6c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002060:	4baf      	ldr	r3, [pc, #700]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800206c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002078:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	430b      	orrs	r3, r1
 8002082:	49a7      	ldr	r1, [pc, #668]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 8002084:	4313      	orrs	r3, r2
 8002086:	604b      	str	r3, [r1, #4]
 8002088:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800208c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002090:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002094:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002096:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800209a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	fa93 f2a3 	rbit	r2, r3
 80020a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020ac:	601a      	str	r2, [r3, #0]
  return result;
 80020ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020b6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	461a      	mov	r2, r3
 80020ca:	2301      	movs	r3, #1
 80020cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7fe fe99 	bl	8000e04 <HAL_GetTick>
 80020d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020d6:	e009      	b.n	80020ec <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d8:	f7fe fe94 	bl	8000e04 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e13a      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 80020ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80020f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020fe:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	fa93 f2a3 	rbit	r2, r3
 8002108:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800210c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002110:	601a      	str	r2, [r3, #0]
  return result;
 8002112:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002116:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800211a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800211c:	fab3 f383 	clz	r3, r3
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b3f      	cmp	r3, #63	@ 0x3f
 8002124:	d802      	bhi.n	800212c <HAL_RCC_OscConfig+0xdd8>
 8002126:	4b7e      	ldr	r3, [pc, #504]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	e027      	b.n	800217c <HAL_RCC_OscConfig+0xe28>
 800212c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002130:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002134:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800213e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	fa93 f2a3 	rbit	r2, r3
 8002148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800214c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002156:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800215a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002164:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	fa93 f2a3 	rbit	r2, r3
 800216e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002172:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	4b69      	ldr	r3, [pc, #420]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 800217a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002180:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002184:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002188:	6011      	str	r1, [r2, #0]
 800218a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800218e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	fa92 f1a2 	rbit	r1, r2
 8002198:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800219c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80021a0:	6011      	str	r1, [r2, #0]
  return result;
 80021a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021a6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	fab2 f282 	clz	r2, r2
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	f042 0220 	orr.w	r2, r2, #32
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	f002 021f 	and.w	r2, r2, #31
 80021bc:	2101      	movs	r1, #1
 80021be:	fa01 f202 	lsl.w	r2, r1, r2
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d087      	beq.n	80020d8 <HAL_RCC_OscConfig+0xd84>
 80021c8:	e0ca      	b.n	8002360 <HAL_RCC_OscConfig+0x100c>
 80021ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ce:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80021d2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80021d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021dc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	fa93 f2a3 	rbit	r2, r3
 80021e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80021ee:	601a      	str	r2, [r3, #0]
  return result;
 80021f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80021f8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fa:	fab3 f383 	clz	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002204:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	461a      	mov	r2, r3
 800220c:	2300      	movs	r3, #0
 800220e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002210:	f7fe fdf8 	bl	8000e04 <HAL_GetTick>
 8002214:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002218:	e009      	b.n	800222e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800221a:	f7fe fdf3 	bl	8000e04 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e099      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 800222e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002232:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002236:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800223a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002240:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	fa93 f2a3 	rbit	r2, r3
 800224a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800224e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002252:	601a      	str	r2, [r3, #0]
  return result;
 8002254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002258:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800225c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225e:	fab3 f383 	clz	r3, r3
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b3f      	cmp	r3, #63	@ 0x3f
 8002266:	d802      	bhi.n	800226e <HAL_RCC_OscConfig+0xf1a>
 8002268:	4b2d      	ldr	r3, [pc, #180]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	e027      	b.n	80022be <HAL_RCC_OscConfig+0xf6a>
 800226e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002272:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002276:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800227a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002280:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	fa93 f2a3 	rbit	r2, r3
 800228a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800228e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800229c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	fa93 f2a3 	rbit	r2, r3
 80022b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	4b19      	ldr	r3, [pc, #100]	@ (8002320 <HAL_RCC_OscConfig+0xfcc>)
 80022bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022c2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80022c6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80022ca:	6011      	str	r1, [r2, #0]
 80022cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022d0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	fa92 f1a2 	rbit	r1, r2
 80022da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022de:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80022e2:	6011      	str	r1, [r2, #0]
  return result;
 80022e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80022e8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	fab2 f282 	clz	r2, r2
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	f042 0220 	orr.w	r2, r2, #32
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	f002 021f 	and.w	r2, r2, #31
 80022fe:	2101      	movs	r1, #1
 8002300:	fa01 f202 	lsl.w	r2, r1, r2
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d187      	bne.n	800221a <HAL_RCC_OscConfig+0xec6>
 800230a:	e029      	b.n	8002360 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800230c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002310:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d103      	bne.n	8002324 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e020      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
 8002320:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <HAL_RCC_OscConfig+0x1018>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800232c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002330:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002334:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002338:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	429a      	cmp	r2, r3
 8002342:	d10b      	bne.n	800235c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002344:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002348:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800234c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40021000 	.word	0x40021000

08002370 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b09e      	sub	sp, #120	@ 0x78
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800237a:	2300      	movs	r3, #0
 800237c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e154      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002388:	4b89      	ldr	r3, [pc, #548]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d910      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002396:	4b86      	ldr	r3, [pc, #536]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 0207 	bic.w	r2, r3, #7
 800239e:	4984      	ldr	r1, [pc, #528]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a6:	4b82      	ldr	r3, [pc, #520]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d001      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e13c      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d008      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c4:	4b7b      	ldr	r3, [pc, #492]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	4978      	ldr	r1, [pc, #480]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 80cd 	beq.w	800257e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d137      	bne.n	800245c <HAL_RCC_ClockConfig+0xec>
 80023ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023f4:	fa93 f3a3 	rbit	r3, r3
 80023f8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80023fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b3f      	cmp	r3, #63	@ 0x3f
 8002404:	d802      	bhi.n	800240c <HAL_RCC_ClockConfig+0x9c>
 8002406:	4b6b      	ldr	r3, [pc, #428]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	e00f      	b.n	800242c <HAL_RCC_ClockConfig+0xbc>
 800240c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002410:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002414:	fa93 f3a3 	rbit	r3, r3
 8002418:	667b      	str	r3, [r7, #100]	@ 0x64
 800241a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800241e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002420:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002422:	fa93 f3a3 	rbit	r3, r3
 8002426:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002428:	4b62      	ldr	r3, [pc, #392]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 800242a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002430:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002432:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002434:	fa92 f2a2 	rbit	r2, r2
 8002438:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800243a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800243c:	fab2 f282 	clz	r2, r2
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	f042 0220 	orr.w	r2, r2, #32
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	f002 021f 	and.w	r2, r2, #31
 800244c:	2101      	movs	r1, #1
 800244e:	fa01 f202 	lsl.w	r2, r1, r2
 8002452:	4013      	ands	r3, r2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d171      	bne.n	800253c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e0ea      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b02      	cmp	r3, #2
 8002462:	d137      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x164>
 8002464:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002468:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b3f      	cmp	r3, #63	@ 0x3f
 800247c:	d802      	bhi.n	8002484 <HAL_RCC_ClockConfig+0x114>
 800247e:	4b4d      	ldr	r3, [pc, #308]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	e00f      	b.n	80024a4 <HAL_RCC_ClockConfig+0x134>
 8002484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002488:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800248c:	fa93 f3a3 	rbit	r3, r3
 8002490:	647b      	str	r3, [r7, #68]	@ 0x44
 8002492:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002496:	643b      	str	r3, [r7, #64]	@ 0x40
 8002498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800249a:	fa93 f3a3 	rbit	r3, r3
 800249e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024a0:	4b44      	ldr	r3, [pc, #272]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 80024a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024a8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80024aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024ac:	fa92 f2a2 	rbit	r2, r2
 80024b0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80024b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80024b4:	fab2 f282 	clz	r2, r2
 80024b8:	b2d2      	uxtb	r2, r2
 80024ba:	f042 0220 	orr.w	r2, r2, #32
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	f002 021f 	and.w	r2, r2, #31
 80024c4:	2101      	movs	r1, #1
 80024c6:	fa01 f202 	lsl.w	r2, r1, r2
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d135      	bne.n	800253c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0ae      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
 80024d4:	2302      	movs	r3, #2
 80024d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024da:	fa93 f3a3 	rbit	r3, r3
 80024de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80024e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80024ea:	d802      	bhi.n	80024f2 <HAL_RCC_ClockConfig+0x182>
 80024ec:	4b31      	ldr	r3, [pc, #196]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	e00d      	b.n	800250e <HAL_RCC_ClockConfig+0x19e>
 80024f2:	2302      	movs	r3, #2
 80024f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80024fe:	2302      	movs	r3, #2
 8002500:	623b      	str	r3, [r7, #32]
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	fa93 f3a3 	rbit	r3, r3
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	4b2a      	ldr	r3, [pc, #168]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	2202      	movs	r2, #2
 8002510:	61ba      	str	r2, [r7, #24]
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	fa92 f2a2 	rbit	r2, r2
 8002518:	617a      	str	r2, [r7, #20]
  return result;
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	fab2 f282 	clz	r2, r2
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	f042 0220 	orr.w	r2, r2, #32
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	f002 021f 	and.w	r2, r2, #31
 800252c:	2101      	movs	r1, #1
 800252e:	fa01 f202 	lsl.w	r2, r1, r2
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e07a      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800253c:	4b1d      	ldr	r3, [pc, #116]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f023 0203 	bic.w	r2, r3, #3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	491a      	ldr	r1, [pc, #104]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 800254a:	4313      	orrs	r3, r2
 800254c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800254e:	f7fe fc59 	bl	8000e04 <HAL_GetTick>
 8002552:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002554:	e00a      	b.n	800256c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002556:	f7fe fc55 	bl	8000e04 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e062      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_RCC_ClockConfig+0x244>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 020c 	and.w	r2, r3, #12
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	429a      	cmp	r2, r3
 800257c:	d1eb      	bne.n	8002556 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	683a      	ldr	r2, [r7, #0]
 8002588:	429a      	cmp	r2, r3
 800258a:	d215      	bcs.n	80025b8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258c:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f023 0207 	bic.w	r2, r3, #7
 8002594:	4906      	ldr	r1, [pc, #24]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	4313      	orrs	r3, r2
 800259a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800259c:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <HAL_RCC_ClockConfig+0x240>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d006      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e041      	b.n	8002632 <HAL_RCC_ClockConfig+0x2c2>
 80025ae:	bf00      	nop
 80025b0:	40022000 	.word	0x40022000
 80025b4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025c4:	4b1d      	ldr	r3, [pc, #116]	@ (800263c <HAL_RCC_ClockConfig+0x2cc>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	491a      	ldr	r1, [pc, #104]	@ (800263c <HAL_RCC_ClockConfig+0x2cc>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d009      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025e2:	4b16      	ldr	r3, [pc, #88]	@ (800263c <HAL_RCC_ClockConfig+0x2cc>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	4912      	ldr	r1, [pc, #72]	@ (800263c <HAL_RCC_ClockConfig+0x2cc>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80025f6:	f000 f829 	bl	800264c <HAL_RCC_GetSysClockFreq>
 80025fa:	4601      	mov	r1, r0
 80025fc:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <HAL_RCC_ClockConfig+0x2cc>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002604:	22f0      	movs	r2, #240	@ 0xf0
 8002606:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	fa92 f2a2 	rbit	r2, r2
 800260e:	60fa      	str	r2, [r7, #12]
  return result;
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	fab2 f282 	clz	r2, r2
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	40d3      	lsrs	r3, r2
 800261a:	4a09      	ldr	r2, [pc, #36]	@ (8002640 <HAL_RCC_ClockConfig+0x2d0>)
 800261c:	5cd3      	ldrb	r3, [r2, r3]
 800261e:	fa21 f303 	lsr.w	r3, r1, r3
 8002622:	4a08      	ldr	r2, [pc, #32]	@ (8002644 <HAL_RCC_ClockConfig+0x2d4>)
 8002624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002626:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <HAL_RCC_ClockConfig+0x2d8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fba6 	bl	8000d7c <HAL_InitTick>
  
  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3778      	adds	r7, #120	@ 0x78
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40021000 	.word	0x40021000
 8002640:	080034a0 	.word	0x080034a0
 8002644:	20000048 	.word	0x20000048
 8002648:	2000004c 	.word	0x2000004c

0800264c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800264c:	b480      	push	{r7}
 800264e:	b087      	sub	sp, #28
 8002650:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	2300      	movs	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002666:	4b1e      	ldr	r3, [pc, #120]	@ (80026e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b04      	cmp	r3, #4
 8002674:	d002      	beq.n	800267c <HAL_RCC_GetSysClockFreq+0x30>
 8002676:	2b08      	cmp	r3, #8
 8002678:	d003      	beq.n	8002682 <HAL_RCC_GetSysClockFreq+0x36>
 800267a:	e026      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800267c:	4b19      	ldr	r3, [pc, #100]	@ (80026e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800267e:	613b      	str	r3, [r7, #16]
      break;
 8002680:	e026      	b.n	80026d0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	0c9b      	lsrs	r3, r3, #18
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	4a17      	ldr	r2, [pc, #92]	@ (80026e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800268c:	5cd3      	ldrb	r3, [r2, r3]
 800268e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002690:	4b13      	ldr	r3, [pc, #76]	@ (80026e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	4a14      	ldr	r2, [pc, #80]	@ (80026ec <HAL_RCC_GetSysClockFreq+0xa0>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80026a8:	4a0e      	ldr	r2, [pc, #56]	@ (80026e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	fb02 f303 	mul.w	r3, r2, r3
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	e004      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a0c      	ldr	r2, [pc, #48]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026be:	fb02 f303 	mul.w	r3, r2, r3
 80026c2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	613b      	str	r3, [r7, #16]
      break;
 80026c8:	e002      	b.n	80026d0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80026cc:	613b      	str	r3, [r7, #16]
      break;
 80026ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026d0:	693b      	ldr	r3, [r7, #16]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	007a1200 	.word	0x007a1200
 80026e8:	080034b0 	.word	0x080034b0
 80026ec:	080034c0 	.word	0x080034c0
 80026f0:	003d0900 	.word	0x003d0900

080026f4 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e072      	b.n	80027ec <HAL_TSC_Init+0xf8>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_TSC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe f982 	bl	8000a24 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2202      	movs	r2, #2
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2201      	movs	r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6819      	ldr	r1, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800273e:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002746:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800274c:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002752:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002758:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 800275e:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002764:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7b1b      	ldrb	r3, [r3, #12]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d107      	bne.n	8002786 <HAL_TSC_Init+0x92>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002784:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800278e:	431a      	orrs	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	43d2      	mvns	r2, r2
 800279c:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027b6:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681c      	ldr	r4, [r3, #0]
 80027c0:	4610      	mov	r0, r2
 80027c2:	f000 f8a0 	bl	8002906 <TSC_extract_groups>
 80027c6:	4603      	mov	r3, r0
 80027c8:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0203 	bic.w	r2, r2, #3
 80027d8:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2203      	movs	r2, #3
 80027e0:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd90      	pop	{r4, r7, pc}

080027f4 <HAL_TSC_Start>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Start(TSC_HandleTypeDef *htsc)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Process locked */
  __HAL_LOCK(htsc);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_TSC_Start+0x16>
 8002806:	2302      	movs	r3, #2
 8002808:	e035      	b.n	8002876 <HAL_TSC_Start+0x82>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Change TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2202      	movs	r2, #2
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Clear interrupts */
  __HAL_TSC_DISABLE_IT(htsc, (TSC_IT_EOA | TSC_IT_MCE));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0203 	bic.w	r2, r2, #3
 8002828:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2203      	movs	r2, #3
 8002830:	609a      	str	r2, [r3, #8]

  /* Set touch sensing IOs not acquired to the specified IODefaultMode */
  if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d108      	bne.n	800284c <HAL_TSC_Start+0x58>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 0210 	bic.w	r2, r2, #16
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	e007      	b.n	800285c <HAL_TSC_Start+0x68>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0210 	orr.w	r2, r2, #16
 800285a:	601a      	str	r2, [r3, #0]
  }

  /* Launch the acquisition */
  __HAL_TSC_START_ACQ(htsc);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0202 	orr.w	r2, r2, #2
 800286a:	601a      	str	r2, [r3, #0]

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <HAL_TSC_GroupGetValue>:
  *         the configuration information for the specified TSC.
  * @param  gx_index Index of the group
  * @retval Acquisition measure
  */
uint32_t HAL_TSC_GroupGetValue(const TSC_HandleTypeDef *htsc, uint32_t gx_index)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_GROUP_INDEX(gx_index));

  /* Return the group acquisition counter */
  return htsc->Instance->IOGXCR[gx_index];
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	330c      	adds	r3, #12
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	685b      	ldr	r3, [r3, #4]
}
 800289a:	4618      	mov	r0, r3
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <HAL_TSC_IODischarge>:
  *         the configuration information for the specified TSC.
  * @param  choice This parameter can be set to ENABLE or DISABLE.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef *htsc, FunctionalState choice)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	460b      	mov	r3, r1
 80028b0:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Process locked */
  __HAL_LOCK(htsc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d101      	bne.n	80028c0 <HAL_TSC_IODischarge+0x1a>
 80028bc:	2302      	movs	r3, #2
 80028be:	e01c      	b.n	80028fa <HAL_TSC_IODischarge+0x54>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (choice == ENABLE)
 80028c8:	78fb      	ldrb	r3, [r7, #3]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d108      	bne.n	80028e0 <HAL_TSC_IODischarge+0x3a>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0210 	bic.w	r2, r2, #16
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e007      	b.n	80028f0 <HAL_TSC_IODischarge+0x4a>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 0210 	orr.w	r2, r2, #16
 80028ee:	601a      	str	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return the group acquisition counter */
  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002906:	b480      	push	{r7}
 8002908:	b085      	sub	sp, #20
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	e011      	b.n	800293c <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	220f      	movs	r2, #15
 800291e:	409a      	lsls	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4013      	ands	r3, r2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d006      	beq.n	8002936 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002928:	2201      	movs	r2, #1
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	3301      	adds	r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2b07      	cmp	r3, #7
 8002940:	d9ea      	bls.n	8002918 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002942:	68fb      	ldr	r3, [r7, #12]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <sniprintf>:
 8002950:	b40c      	push	{r2, r3}
 8002952:	b530      	push	{r4, r5, lr}
 8002954:	4b18      	ldr	r3, [pc, #96]	@ (80029b8 <sniprintf+0x68>)
 8002956:	1e0c      	subs	r4, r1, #0
 8002958:	681d      	ldr	r5, [r3, #0]
 800295a:	b09d      	sub	sp, #116	@ 0x74
 800295c:	da08      	bge.n	8002970 <sniprintf+0x20>
 800295e:	238b      	movs	r3, #139	@ 0x8b
 8002960:	602b      	str	r3, [r5, #0]
 8002962:	f04f 30ff 	mov.w	r0, #4294967295
 8002966:	b01d      	add	sp, #116	@ 0x74
 8002968:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800296c:	b002      	add	sp, #8
 800296e:	4770      	bx	lr
 8002970:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002974:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800297e:	bf14      	ite	ne
 8002980:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002984:	4623      	moveq	r3, r4
 8002986:	9304      	str	r3, [sp, #16]
 8002988:	9307      	str	r3, [sp, #28]
 800298a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800298e:	9002      	str	r0, [sp, #8]
 8002990:	9006      	str	r0, [sp, #24]
 8002992:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002996:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002998:	ab21      	add	r3, sp, #132	@ 0x84
 800299a:	a902      	add	r1, sp, #8
 800299c:	4628      	mov	r0, r5
 800299e:	9301      	str	r3, [sp, #4]
 80029a0:	f000 f9a2 	bl	8002ce8 <_svfiprintf_r>
 80029a4:	1c43      	adds	r3, r0, #1
 80029a6:	bfbc      	itt	lt
 80029a8:	238b      	movlt	r3, #139	@ 0x8b
 80029aa:	602b      	strlt	r3, [r5, #0]
 80029ac:	2c00      	cmp	r4, #0
 80029ae:	d0da      	beq.n	8002966 <sniprintf+0x16>
 80029b0:	9b02      	ldr	r3, [sp, #8]
 80029b2:	2200      	movs	r2, #0
 80029b4:	701a      	strb	r2, [r3, #0]
 80029b6:	e7d6      	b.n	8002966 <sniprintf+0x16>
 80029b8:	20000054 	.word	0x20000054

080029bc <memset>:
 80029bc:	4402      	add	r2, r0
 80029be:	4603      	mov	r3, r0
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d100      	bne.n	80029c6 <memset+0xa>
 80029c4:	4770      	bx	lr
 80029c6:	f803 1b01 	strb.w	r1, [r3], #1
 80029ca:	e7f9      	b.n	80029c0 <memset+0x4>

080029cc <__errno>:
 80029cc:	4b01      	ldr	r3, [pc, #4]	@ (80029d4 <__errno+0x8>)
 80029ce:	6818      	ldr	r0, [r3, #0]
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20000054 	.word	0x20000054

080029d8 <__libc_init_array>:
 80029d8:	b570      	push	{r4, r5, r6, lr}
 80029da:	4d0d      	ldr	r5, [pc, #52]	@ (8002a10 <__libc_init_array+0x38>)
 80029dc:	4c0d      	ldr	r4, [pc, #52]	@ (8002a14 <__libc_init_array+0x3c>)
 80029de:	1b64      	subs	r4, r4, r5
 80029e0:	10a4      	asrs	r4, r4, #2
 80029e2:	2600      	movs	r6, #0
 80029e4:	42a6      	cmp	r6, r4
 80029e6:	d109      	bne.n	80029fc <__libc_init_array+0x24>
 80029e8:	4d0b      	ldr	r5, [pc, #44]	@ (8002a18 <__libc_init_array+0x40>)
 80029ea:	4c0c      	ldr	r4, [pc, #48]	@ (8002a1c <__libc_init_array+0x44>)
 80029ec:	f000 fc64 	bl	80032b8 <_init>
 80029f0:	1b64      	subs	r4, r4, r5
 80029f2:	10a4      	asrs	r4, r4, #2
 80029f4:	2600      	movs	r6, #0
 80029f6:	42a6      	cmp	r6, r4
 80029f8:	d105      	bne.n	8002a06 <__libc_init_array+0x2e>
 80029fa:	bd70      	pop	{r4, r5, r6, pc}
 80029fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a00:	4798      	blx	r3
 8002a02:	3601      	adds	r6, #1
 8002a04:	e7ee      	b.n	80029e4 <__libc_init_array+0xc>
 8002a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a0a:	4798      	blx	r3
 8002a0c:	3601      	adds	r6, #1
 8002a0e:	e7f2      	b.n	80029f6 <__libc_init_array+0x1e>
 8002a10:	0800350c 	.word	0x0800350c
 8002a14:	0800350c 	.word	0x0800350c
 8002a18:	0800350c 	.word	0x0800350c
 8002a1c:	08003510 	.word	0x08003510

08002a20 <__retarget_lock_acquire_recursive>:
 8002a20:	4770      	bx	lr

08002a22 <__retarget_lock_release_recursive>:
 8002a22:	4770      	bx	lr

08002a24 <memcpy>:
 8002a24:	440a      	add	r2, r1
 8002a26:	4291      	cmp	r1, r2
 8002a28:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a2c:	d100      	bne.n	8002a30 <memcpy+0xc>
 8002a2e:	4770      	bx	lr
 8002a30:	b510      	push	{r4, lr}
 8002a32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a3a:	4291      	cmp	r1, r2
 8002a3c:	d1f9      	bne.n	8002a32 <memcpy+0xe>
 8002a3e:	bd10      	pop	{r4, pc}

08002a40 <_free_r>:
 8002a40:	b538      	push	{r3, r4, r5, lr}
 8002a42:	4605      	mov	r5, r0
 8002a44:	2900      	cmp	r1, #0
 8002a46:	d041      	beq.n	8002acc <_free_r+0x8c>
 8002a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a4c:	1f0c      	subs	r4, r1, #4
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	bfb8      	it	lt
 8002a52:	18e4      	addlt	r4, r4, r3
 8002a54:	f000 f8e0 	bl	8002c18 <__malloc_lock>
 8002a58:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad0 <_free_r+0x90>)
 8002a5a:	6813      	ldr	r3, [r2, #0]
 8002a5c:	b933      	cbnz	r3, 8002a6c <_free_r+0x2c>
 8002a5e:	6063      	str	r3, [r4, #4]
 8002a60:	6014      	str	r4, [r2, #0]
 8002a62:	4628      	mov	r0, r5
 8002a64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a68:	f000 b8dc 	b.w	8002c24 <__malloc_unlock>
 8002a6c:	42a3      	cmp	r3, r4
 8002a6e:	d908      	bls.n	8002a82 <_free_r+0x42>
 8002a70:	6820      	ldr	r0, [r4, #0]
 8002a72:	1821      	adds	r1, r4, r0
 8002a74:	428b      	cmp	r3, r1
 8002a76:	bf01      	itttt	eq
 8002a78:	6819      	ldreq	r1, [r3, #0]
 8002a7a:	685b      	ldreq	r3, [r3, #4]
 8002a7c:	1809      	addeq	r1, r1, r0
 8002a7e:	6021      	streq	r1, [r4, #0]
 8002a80:	e7ed      	b.n	8002a5e <_free_r+0x1e>
 8002a82:	461a      	mov	r2, r3
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	b10b      	cbz	r3, 8002a8c <_free_r+0x4c>
 8002a88:	42a3      	cmp	r3, r4
 8002a8a:	d9fa      	bls.n	8002a82 <_free_r+0x42>
 8002a8c:	6811      	ldr	r1, [r2, #0]
 8002a8e:	1850      	adds	r0, r2, r1
 8002a90:	42a0      	cmp	r0, r4
 8002a92:	d10b      	bne.n	8002aac <_free_r+0x6c>
 8002a94:	6820      	ldr	r0, [r4, #0]
 8002a96:	4401      	add	r1, r0
 8002a98:	1850      	adds	r0, r2, r1
 8002a9a:	4283      	cmp	r3, r0
 8002a9c:	6011      	str	r1, [r2, #0]
 8002a9e:	d1e0      	bne.n	8002a62 <_free_r+0x22>
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	6053      	str	r3, [r2, #4]
 8002aa6:	4408      	add	r0, r1
 8002aa8:	6010      	str	r0, [r2, #0]
 8002aaa:	e7da      	b.n	8002a62 <_free_r+0x22>
 8002aac:	d902      	bls.n	8002ab4 <_free_r+0x74>
 8002aae:	230c      	movs	r3, #12
 8002ab0:	602b      	str	r3, [r5, #0]
 8002ab2:	e7d6      	b.n	8002a62 <_free_r+0x22>
 8002ab4:	6820      	ldr	r0, [r4, #0]
 8002ab6:	1821      	adds	r1, r4, r0
 8002ab8:	428b      	cmp	r3, r1
 8002aba:	bf04      	itt	eq
 8002abc:	6819      	ldreq	r1, [r3, #0]
 8002abe:	685b      	ldreq	r3, [r3, #4]
 8002ac0:	6063      	str	r3, [r4, #4]
 8002ac2:	bf04      	itt	eq
 8002ac4:	1809      	addeq	r1, r1, r0
 8002ac6:	6021      	streq	r1, [r4, #0]
 8002ac8:	6054      	str	r4, [r2, #4]
 8002aca:	e7ca      	b.n	8002a62 <_free_r+0x22>
 8002acc:	bd38      	pop	{r3, r4, r5, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000250 	.word	0x20000250

08002ad4 <sbrk_aligned>:
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	4e0f      	ldr	r6, [pc, #60]	@ (8002b14 <sbrk_aligned+0x40>)
 8002ad8:	460c      	mov	r4, r1
 8002ada:	6831      	ldr	r1, [r6, #0]
 8002adc:	4605      	mov	r5, r0
 8002ade:	b911      	cbnz	r1, 8002ae6 <sbrk_aligned+0x12>
 8002ae0:	f000 fba4 	bl	800322c <_sbrk_r>
 8002ae4:	6030      	str	r0, [r6, #0]
 8002ae6:	4621      	mov	r1, r4
 8002ae8:	4628      	mov	r0, r5
 8002aea:	f000 fb9f 	bl	800322c <_sbrk_r>
 8002aee:	1c43      	adds	r3, r0, #1
 8002af0:	d103      	bne.n	8002afa <sbrk_aligned+0x26>
 8002af2:	f04f 34ff 	mov.w	r4, #4294967295
 8002af6:	4620      	mov	r0, r4
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
 8002afa:	1cc4      	adds	r4, r0, #3
 8002afc:	f024 0403 	bic.w	r4, r4, #3
 8002b00:	42a0      	cmp	r0, r4
 8002b02:	d0f8      	beq.n	8002af6 <sbrk_aligned+0x22>
 8002b04:	1a21      	subs	r1, r4, r0
 8002b06:	4628      	mov	r0, r5
 8002b08:	f000 fb90 	bl	800322c <_sbrk_r>
 8002b0c:	3001      	adds	r0, #1
 8002b0e:	d1f2      	bne.n	8002af6 <sbrk_aligned+0x22>
 8002b10:	e7ef      	b.n	8002af2 <sbrk_aligned+0x1e>
 8002b12:	bf00      	nop
 8002b14:	2000024c 	.word	0x2000024c

08002b18 <_malloc_r>:
 8002b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b1c:	1ccd      	adds	r5, r1, #3
 8002b1e:	f025 0503 	bic.w	r5, r5, #3
 8002b22:	3508      	adds	r5, #8
 8002b24:	2d0c      	cmp	r5, #12
 8002b26:	bf38      	it	cc
 8002b28:	250c      	movcc	r5, #12
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	4606      	mov	r6, r0
 8002b2e:	db01      	blt.n	8002b34 <_malloc_r+0x1c>
 8002b30:	42a9      	cmp	r1, r5
 8002b32:	d904      	bls.n	8002b3e <_malloc_r+0x26>
 8002b34:	230c      	movs	r3, #12
 8002b36:	6033      	str	r3, [r6, #0]
 8002b38:	2000      	movs	r0, #0
 8002b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c14 <_malloc_r+0xfc>
 8002b42:	f000 f869 	bl	8002c18 <__malloc_lock>
 8002b46:	f8d8 3000 	ldr.w	r3, [r8]
 8002b4a:	461c      	mov	r4, r3
 8002b4c:	bb44      	cbnz	r4, 8002ba0 <_malloc_r+0x88>
 8002b4e:	4629      	mov	r1, r5
 8002b50:	4630      	mov	r0, r6
 8002b52:	f7ff ffbf 	bl	8002ad4 <sbrk_aligned>
 8002b56:	1c43      	adds	r3, r0, #1
 8002b58:	4604      	mov	r4, r0
 8002b5a:	d158      	bne.n	8002c0e <_malloc_r+0xf6>
 8002b5c:	f8d8 4000 	ldr.w	r4, [r8]
 8002b60:	4627      	mov	r7, r4
 8002b62:	2f00      	cmp	r7, #0
 8002b64:	d143      	bne.n	8002bee <_malloc_r+0xd6>
 8002b66:	2c00      	cmp	r4, #0
 8002b68:	d04b      	beq.n	8002c02 <_malloc_r+0xea>
 8002b6a:	6823      	ldr	r3, [r4, #0]
 8002b6c:	4639      	mov	r1, r7
 8002b6e:	4630      	mov	r0, r6
 8002b70:	eb04 0903 	add.w	r9, r4, r3
 8002b74:	f000 fb5a 	bl	800322c <_sbrk_r>
 8002b78:	4581      	cmp	r9, r0
 8002b7a:	d142      	bne.n	8002c02 <_malloc_r+0xea>
 8002b7c:	6821      	ldr	r1, [r4, #0]
 8002b7e:	1a6d      	subs	r5, r5, r1
 8002b80:	4629      	mov	r1, r5
 8002b82:	4630      	mov	r0, r6
 8002b84:	f7ff ffa6 	bl	8002ad4 <sbrk_aligned>
 8002b88:	3001      	adds	r0, #1
 8002b8a:	d03a      	beq.n	8002c02 <_malloc_r+0xea>
 8002b8c:	6823      	ldr	r3, [r4, #0]
 8002b8e:	442b      	add	r3, r5
 8002b90:	6023      	str	r3, [r4, #0]
 8002b92:	f8d8 3000 	ldr.w	r3, [r8]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	bb62      	cbnz	r2, 8002bf4 <_malloc_r+0xdc>
 8002b9a:	f8c8 7000 	str.w	r7, [r8]
 8002b9e:	e00f      	b.n	8002bc0 <_malloc_r+0xa8>
 8002ba0:	6822      	ldr	r2, [r4, #0]
 8002ba2:	1b52      	subs	r2, r2, r5
 8002ba4:	d420      	bmi.n	8002be8 <_malloc_r+0xd0>
 8002ba6:	2a0b      	cmp	r2, #11
 8002ba8:	d917      	bls.n	8002bda <_malloc_r+0xc2>
 8002baa:	1961      	adds	r1, r4, r5
 8002bac:	42a3      	cmp	r3, r4
 8002bae:	6025      	str	r5, [r4, #0]
 8002bb0:	bf18      	it	ne
 8002bb2:	6059      	strne	r1, [r3, #4]
 8002bb4:	6863      	ldr	r3, [r4, #4]
 8002bb6:	bf08      	it	eq
 8002bb8:	f8c8 1000 	streq.w	r1, [r8]
 8002bbc:	5162      	str	r2, [r4, r5]
 8002bbe:	604b      	str	r3, [r1, #4]
 8002bc0:	4630      	mov	r0, r6
 8002bc2:	f000 f82f 	bl	8002c24 <__malloc_unlock>
 8002bc6:	f104 000b 	add.w	r0, r4, #11
 8002bca:	1d23      	adds	r3, r4, #4
 8002bcc:	f020 0007 	bic.w	r0, r0, #7
 8002bd0:	1ac2      	subs	r2, r0, r3
 8002bd2:	bf1c      	itt	ne
 8002bd4:	1a1b      	subne	r3, r3, r0
 8002bd6:	50a3      	strne	r3, [r4, r2]
 8002bd8:	e7af      	b.n	8002b3a <_malloc_r+0x22>
 8002bda:	6862      	ldr	r2, [r4, #4]
 8002bdc:	42a3      	cmp	r3, r4
 8002bde:	bf0c      	ite	eq
 8002be0:	f8c8 2000 	streq.w	r2, [r8]
 8002be4:	605a      	strne	r2, [r3, #4]
 8002be6:	e7eb      	b.n	8002bc0 <_malloc_r+0xa8>
 8002be8:	4623      	mov	r3, r4
 8002bea:	6864      	ldr	r4, [r4, #4]
 8002bec:	e7ae      	b.n	8002b4c <_malloc_r+0x34>
 8002bee:	463c      	mov	r4, r7
 8002bf0:	687f      	ldr	r7, [r7, #4]
 8002bf2:	e7b6      	b.n	8002b62 <_malloc_r+0x4a>
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	d1fb      	bne.n	8002bf4 <_malloc_r+0xdc>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	6053      	str	r3, [r2, #4]
 8002c00:	e7de      	b.n	8002bc0 <_malloc_r+0xa8>
 8002c02:	230c      	movs	r3, #12
 8002c04:	6033      	str	r3, [r6, #0]
 8002c06:	4630      	mov	r0, r6
 8002c08:	f000 f80c 	bl	8002c24 <__malloc_unlock>
 8002c0c:	e794      	b.n	8002b38 <_malloc_r+0x20>
 8002c0e:	6005      	str	r5, [r0, #0]
 8002c10:	e7d6      	b.n	8002bc0 <_malloc_r+0xa8>
 8002c12:	bf00      	nop
 8002c14:	20000250 	.word	0x20000250

08002c18 <__malloc_lock>:
 8002c18:	4801      	ldr	r0, [pc, #4]	@ (8002c20 <__malloc_lock+0x8>)
 8002c1a:	f7ff bf01 	b.w	8002a20 <__retarget_lock_acquire_recursive>
 8002c1e:	bf00      	nop
 8002c20:	20000248 	.word	0x20000248

08002c24 <__malloc_unlock>:
 8002c24:	4801      	ldr	r0, [pc, #4]	@ (8002c2c <__malloc_unlock+0x8>)
 8002c26:	f7ff befc 	b.w	8002a22 <__retarget_lock_release_recursive>
 8002c2a:	bf00      	nop
 8002c2c:	20000248 	.word	0x20000248

08002c30 <__ssputs_r>:
 8002c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c34:	688e      	ldr	r6, [r1, #8]
 8002c36:	461f      	mov	r7, r3
 8002c38:	42be      	cmp	r6, r7
 8002c3a:	680b      	ldr	r3, [r1, #0]
 8002c3c:	4682      	mov	sl, r0
 8002c3e:	460c      	mov	r4, r1
 8002c40:	4690      	mov	r8, r2
 8002c42:	d82d      	bhi.n	8002ca0 <__ssputs_r+0x70>
 8002c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c4c:	d026      	beq.n	8002c9c <__ssputs_r+0x6c>
 8002c4e:	6965      	ldr	r5, [r4, #20]
 8002c50:	6909      	ldr	r1, [r1, #16]
 8002c52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c56:	eba3 0901 	sub.w	r9, r3, r1
 8002c5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c5e:	1c7b      	adds	r3, r7, #1
 8002c60:	444b      	add	r3, r9
 8002c62:	106d      	asrs	r5, r5, #1
 8002c64:	429d      	cmp	r5, r3
 8002c66:	bf38      	it	cc
 8002c68:	461d      	movcc	r5, r3
 8002c6a:	0553      	lsls	r3, r2, #21
 8002c6c:	d527      	bpl.n	8002cbe <__ssputs_r+0x8e>
 8002c6e:	4629      	mov	r1, r5
 8002c70:	f7ff ff52 	bl	8002b18 <_malloc_r>
 8002c74:	4606      	mov	r6, r0
 8002c76:	b360      	cbz	r0, 8002cd2 <__ssputs_r+0xa2>
 8002c78:	6921      	ldr	r1, [r4, #16]
 8002c7a:	464a      	mov	r2, r9
 8002c7c:	f7ff fed2 	bl	8002a24 <memcpy>
 8002c80:	89a3      	ldrh	r3, [r4, #12]
 8002c82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c8a:	81a3      	strh	r3, [r4, #12]
 8002c8c:	6126      	str	r6, [r4, #16]
 8002c8e:	6165      	str	r5, [r4, #20]
 8002c90:	444e      	add	r6, r9
 8002c92:	eba5 0509 	sub.w	r5, r5, r9
 8002c96:	6026      	str	r6, [r4, #0]
 8002c98:	60a5      	str	r5, [r4, #8]
 8002c9a:	463e      	mov	r6, r7
 8002c9c:	42be      	cmp	r6, r7
 8002c9e:	d900      	bls.n	8002ca2 <__ssputs_r+0x72>
 8002ca0:	463e      	mov	r6, r7
 8002ca2:	6820      	ldr	r0, [r4, #0]
 8002ca4:	4632      	mov	r2, r6
 8002ca6:	4641      	mov	r1, r8
 8002ca8:	f000 faa6 	bl	80031f8 <memmove>
 8002cac:	68a3      	ldr	r3, [r4, #8]
 8002cae:	1b9b      	subs	r3, r3, r6
 8002cb0:	60a3      	str	r3, [r4, #8]
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	4433      	add	r3, r6
 8002cb6:	6023      	str	r3, [r4, #0]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cbe:	462a      	mov	r2, r5
 8002cc0:	f000 fac4 	bl	800324c <_realloc_r>
 8002cc4:	4606      	mov	r6, r0
 8002cc6:	2800      	cmp	r0, #0
 8002cc8:	d1e0      	bne.n	8002c8c <__ssputs_r+0x5c>
 8002cca:	6921      	ldr	r1, [r4, #16]
 8002ccc:	4650      	mov	r0, sl
 8002cce:	f7ff feb7 	bl	8002a40 <_free_r>
 8002cd2:	230c      	movs	r3, #12
 8002cd4:	f8ca 3000 	str.w	r3, [sl]
 8002cd8:	89a3      	ldrh	r3, [r4, #12]
 8002cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cde:	81a3      	strh	r3, [r4, #12]
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	e7e9      	b.n	8002cba <__ssputs_r+0x8a>
	...

08002ce8 <_svfiprintf_r>:
 8002ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cec:	4698      	mov	r8, r3
 8002cee:	898b      	ldrh	r3, [r1, #12]
 8002cf0:	061b      	lsls	r3, r3, #24
 8002cf2:	b09d      	sub	sp, #116	@ 0x74
 8002cf4:	4607      	mov	r7, r0
 8002cf6:	460d      	mov	r5, r1
 8002cf8:	4614      	mov	r4, r2
 8002cfa:	d510      	bpl.n	8002d1e <_svfiprintf_r+0x36>
 8002cfc:	690b      	ldr	r3, [r1, #16]
 8002cfe:	b973      	cbnz	r3, 8002d1e <_svfiprintf_r+0x36>
 8002d00:	2140      	movs	r1, #64	@ 0x40
 8002d02:	f7ff ff09 	bl	8002b18 <_malloc_r>
 8002d06:	6028      	str	r0, [r5, #0]
 8002d08:	6128      	str	r0, [r5, #16]
 8002d0a:	b930      	cbnz	r0, 8002d1a <_svfiprintf_r+0x32>
 8002d0c:	230c      	movs	r3, #12
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	f04f 30ff 	mov.w	r0, #4294967295
 8002d14:	b01d      	add	sp, #116	@ 0x74
 8002d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d1a:	2340      	movs	r3, #64	@ 0x40
 8002d1c:	616b      	str	r3, [r5, #20]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d22:	2320      	movs	r3, #32
 8002d24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d28:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d2c:	2330      	movs	r3, #48	@ 0x30
 8002d2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002ecc <_svfiprintf_r+0x1e4>
 8002d32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d36:	f04f 0901 	mov.w	r9, #1
 8002d3a:	4623      	mov	r3, r4
 8002d3c:	469a      	mov	sl, r3
 8002d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d42:	b10a      	cbz	r2, 8002d48 <_svfiprintf_r+0x60>
 8002d44:	2a25      	cmp	r2, #37	@ 0x25
 8002d46:	d1f9      	bne.n	8002d3c <_svfiprintf_r+0x54>
 8002d48:	ebba 0b04 	subs.w	fp, sl, r4
 8002d4c:	d00b      	beq.n	8002d66 <_svfiprintf_r+0x7e>
 8002d4e:	465b      	mov	r3, fp
 8002d50:	4622      	mov	r2, r4
 8002d52:	4629      	mov	r1, r5
 8002d54:	4638      	mov	r0, r7
 8002d56:	f7ff ff6b 	bl	8002c30 <__ssputs_r>
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	f000 80a7 	beq.w	8002eae <_svfiprintf_r+0x1c6>
 8002d60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d62:	445a      	add	r2, fp
 8002d64:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d66:	f89a 3000 	ldrb.w	r3, [sl]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 809f 	beq.w	8002eae <_svfiprintf_r+0x1c6>
 8002d70:	2300      	movs	r3, #0
 8002d72:	f04f 32ff 	mov.w	r2, #4294967295
 8002d76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d7a:	f10a 0a01 	add.w	sl, sl, #1
 8002d7e:	9304      	str	r3, [sp, #16]
 8002d80:	9307      	str	r3, [sp, #28]
 8002d82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002d86:	931a      	str	r3, [sp, #104]	@ 0x68
 8002d88:	4654      	mov	r4, sl
 8002d8a:	2205      	movs	r2, #5
 8002d8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d90:	484e      	ldr	r0, [pc, #312]	@ (8002ecc <_svfiprintf_r+0x1e4>)
 8002d92:	f7fd fa1d 	bl	80001d0 <memchr>
 8002d96:	9a04      	ldr	r2, [sp, #16]
 8002d98:	b9d8      	cbnz	r0, 8002dd2 <_svfiprintf_r+0xea>
 8002d9a:	06d0      	lsls	r0, r2, #27
 8002d9c:	bf44      	itt	mi
 8002d9e:	2320      	movmi	r3, #32
 8002da0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002da4:	0711      	lsls	r1, r2, #28
 8002da6:	bf44      	itt	mi
 8002da8:	232b      	movmi	r3, #43	@ 0x2b
 8002daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dae:	f89a 3000 	ldrb.w	r3, [sl]
 8002db2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002db4:	d015      	beq.n	8002de2 <_svfiprintf_r+0xfa>
 8002db6:	9a07      	ldr	r2, [sp, #28]
 8002db8:	4654      	mov	r4, sl
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f04f 0c0a 	mov.w	ip, #10
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002dc6:	3b30      	subs	r3, #48	@ 0x30
 8002dc8:	2b09      	cmp	r3, #9
 8002dca:	d94b      	bls.n	8002e64 <_svfiprintf_r+0x17c>
 8002dcc:	b1b0      	cbz	r0, 8002dfc <_svfiprintf_r+0x114>
 8002dce:	9207      	str	r2, [sp, #28]
 8002dd0:	e014      	b.n	8002dfc <_svfiprintf_r+0x114>
 8002dd2:	eba0 0308 	sub.w	r3, r0, r8
 8002dd6:	fa09 f303 	lsl.w	r3, r9, r3
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	9304      	str	r3, [sp, #16]
 8002dde:	46a2      	mov	sl, r4
 8002de0:	e7d2      	b.n	8002d88 <_svfiprintf_r+0xa0>
 8002de2:	9b03      	ldr	r3, [sp, #12]
 8002de4:	1d19      	adds	r1, r3, #4
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	9103      	str	r1, [sp, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	bfbb      	ittet	lt
 8002dee:	425b      	neglt	r3, r3
 8002df0:	f042 0202 	orrlt.w	r2, r2, #2
 8002df4:	9307      	strge	r3, [sp, #28]
 8002df6:	9307      	strlt	r3, [sp, #28]
 8002df8:	bfb8      	it	lt
 8002dfa:	9204      	strlt	r2, [sp, #16]
 8002dfc:	7823      	ldrb	r3, [r4, #0]
 8002dfe:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e00:	d10a      	bne.n	8002e18 <_svfiprintf_r+0x130>
 8002e02:	7863      	ldrb	r3, [r4, #1]
 8002e04:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e06:	d132      	bne.n	8002e6e <_svfiprintf_r+0x186>
 8002e08:	9b03      	ldr	r3, [sp, #12]
 8002e0a:	1d1a      	adds	r2, r3, #4
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	9203      	str	r2, [sp, #12]
 8002e10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e14:	3402      	adds	r4, #2
 8002e16:	9305      	str	r3, [sp, #20]
 8002e18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002edc <_svfiprintf_r+0x1f4>
 8002e1c:	7821      	ldrb	r1, [r4, #0]
 8002e1e:	2203      	movs	r2, #3
 8002e20:	4650      	mov	r0, sl
 8002e22:	f7fd f9d5 	bl	80001d0 <memchr>
 8002e26:	b138      	cbz	r0, 8002e38 <_svfiprintf_r+0x150>
 8002e28:	9b04      	ldr	r3, [sp, #16]
 8002e2a:	eba0 000a 	sub.w	r0, r0, sl
 8002e2e:	2240      	movs	r2, #64	@ 0x40
 8002e30:	4082      	lsls	r2, r0
 8002e32:	4313      	orrs	r3, r2
 8002e34:	3401      	adds	r4, #1
 8002e36:	9304      	str	r3, [sp, #16]
 8002e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e3c:	4824      	ldr	r0, [pc, #144]	@ (8002ed0 <_svfiprintf_r+0x1e8>)
 8002e3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e42:	2206      	movs	r2, #6
 8002e44:	f7fd f9c4 	bl	80001d0 <memchr>
 8002e48:	2800      	cmp	r0, #0
 8002e4a:	d036      	beq.n	8002eba <_svfiprintf_r+0x1d2>
 8002e4c:	4b21      	ldr	r3, [pc, #132]	@ (8002ed4 <_svfiprintf_r+0x1ec>)
 8002e4e:	bb1b      	cbnz	r3, 8002e98 <_svfiprintf_r+0x1b0>
 8002e50:	9b03      	ldr	r3, [sp, #12]
 8002e52:	3307      	adds	r3, #7
 8002e54:	f023 0307 	bic.w	r3, r3, #7
 8002e58:	3308      	adds	r3, #8
 8002e5a:	9303      	str	r3, [sp, #12]
 8002e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e5e:	4433      	add	r3, r6
 8002e60:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e62:	e76a      	b.n	8002d3a <_svfiprintf_r+0x52>
 8002e64:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e68:	460c      	mov	r4, r1
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	e7a8      	b.n	8002dc0 <_svfiprintf_r+0xd8>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	3401      	adds	r4, #1
 8002e72:	9305      	str	r3, [sp, #20]
 8002e74:	4619      	mov	r1, r3
 8002e76:	f04f 0c0a 	mov.w	ip, #10
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e80:	3a30      	subs	r2, #48	@ 0x30
 8002e82:	2a09      	cmp	r2, #9
 8002e84:	d903      	bls.n	8002e8e <_svfiprintf_r+0x1a6>
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0c6      	beq.n	8002e18 <_svfiprintf_r+0x130>
 8002e8a:	9105      	str	r1, [sp, #20]
 8002e8c:	e7c4      	b.n	8002e18 <_svfiprintf_r+0x130>
 8002e8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e92:	4604      	mov	r4, r0
 8002e94:	2301      	movs	r3, #1
 8002e96:	e7f0      	b.n	8002e7a <_svfiprintf_r+0x192>
 8002e98:	ab03      	add	r3, sp, #12
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	462a      	mov	r2, r5
 8002e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed8 <_svfiprintf_r+0x1f0>)
 8002ea0:	a904      	add	r1, sp, #16
 8002ea2:	4638      	mov	r0, r7
 8002ea4:	f3af 8000 	nop.w
 8002ea8:	1c42      	adds	r2, r0, #1
 8002eaa:	4606      	mov	r6, r0
 8002eac:	d1d6      	bne.n	8002e5c <_svfiprintf_r+0x174>
 8002eae:	89ab      	ldrh	r3, [r5, #12]
 8002eb0:	065b      	lsls	r3, r3, #25
 8002eb2:	f53f af2d 	bmi.w	8002d10 <_svfiprintf_r+0x28>
 8002eb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002eb8:	e72c      	b.n	8002d14 <_svfiprintf_r+0x2c>
 8002eba:	ab03      	add	r3, sp, #12
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	462a      	mov	r2, r5
 8002ec0:	4b05      	ldr	r3, [pc, #20]	@ (8002ed8 <_svfiprintf_r+0x1f0>)
 8002ec2:	a904      	add	r1, sp, #16
 8002ec4:	4638      	mov	r0, r7
 8002ec6:	f000 f879 	bl	8002fbc <_printf_i>
 8002eca:	e7ed      	b.n	8002ea8 <_svfiprintf_r+0x1c0>
 8002ecc:	080034d0 	.word	0x080034d0
 8002ed0:	080034da 	.word	0x080034da
 8002ed4:	00000000 	.word	0x00000000
 8002ed8:	08002c31 	.word	0x08002c31
 8002edc:	080034d6 	.word	0x080034d6

08002ee0 <_printf_common>:
 8002ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ee4:	4616      	mov	r6, r2
 8002ee6:	4698      	mov	r8, r3
 8002ee8:	688a      	ldr	r2, [r1, #8]
 8002eea:	690b      	ldr	r3, [r1, #16]
 8002eec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	bfb8      	it	lt
 8002ef4:	4613      	movlt	r3, r2
 8002ef6:	6033      	str	r3, [r6, #0]
 8002ef8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002efc:	4607      	mov	r7, r0
 8002efe:	460c      	mov	r4, r1
 8002f00:	b10a      	cbz	r2, 8002f06 <_printf_common+0x26>
 8002f02:	3301      	adds	r3, #1
 8002f04:	6033      	str	r3, [r6, #0]
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	0699      	lsls	r1, r3, #26
 8002f0a:	bf42      	ittt	mi
 8002f0c:	6833      	ldrmi	r3, [r6, #0]
 8002f0e:	3302      	addmi	r3, #2
 8002f10:	6033      	strmi	r3, [r6, #0]
 8002f12:	6825      	ldr	r5, [r4, #0]
 8002f14:	f015 0506 	ands.w	r5, r5, #6
 8002f18:	d106      	bne.n	8002f28 <_printf_common+0x48>
 8002f1a:	f104 0a19 	add.w	sl, r4, #25
 8002f1e:	68e3      	ldr	r3, [r4, #12]
 8002f20:	6832      	ldr	r2, [r6, #0]
 8002f22:	1a9b      	subs	r3, r3, r2
 8002f24:	42ab      	cmp	r3, r5
 8002f26:	dc26      	bgt.n	8002f76 <_printf_common+0x96>
 8002f28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f2c:	6822      	ldr	r2, [r4, #0]
 8002f2e:	3b00      	subs	r3, #0
 8002f30:	bf18      	it	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	0692      	lsls	r2, r2, #26
 8002f36:	d42b      	bmi.n	8002f90 <_printf_common+0xb0>
 8002f38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f3c:	4641      	mov	r1, r8
 8002f3e:	4638      	mov	r0, r7
 8002f40:	47c8      	blx	r9
 8002f42:	3001      	adds	r0, #1
 8002f44:	d01e      	beq.n	8002f84 <_printf_common+0xa4>
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	6922      	ldr	r2, [r4, #16]
 8002f4a:	f003 0306 	and.w	r3, r3, #6
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	bf02      	ittt	eq
 8002f52:	68e5      	ldreq	r5, [r4, #12]
 8002f54:	6833      	ldreq	r3, [r6, #0]
 8002f56:	1aed      	subeq	r5, r5, r3
 8002f58:	68a3      	ldr	r3, [r4, #8]
 8002f5a:	bf0c      	ite	eq
 8002f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f60:	2500      	movne	r5, #0
 8002f62:	4293      	cmp	r3, r2
 8002f64:	bfc4      	itt	gt
 8002f66:	1a9b      	subgt	r3, r3, r2
 8002f68:	18ed      	addgt	r5, r5, r3
 8002f6a:	2600      	movs	r6, #0
 8002f6c:	341a      	adds	r4, #26
 8002f6e:	42b5      	cmp	r5, r6
 8002f70:	d11a      	bne.n	8002fa8 <_printf_common+0xc8>
 8002f72:	2000      	movs	r0, #0
 8002f74:	e008      	b.n	8002f88 <_printf_common+0xa8>
 8002f76:	2301      	movs	r3, #1
 8002f78:	4652      	mov	r2, sl
 8002f7a:	4641      	mov	r1, r8
 8002f7c:	4638      	mov	r0, r7
 8002f7e:	47c8      	blx	r9
 8002f80:	3001      	adds	r0, #1
 8002f82:	d103      	bne.n	8002f8c <_printf_common+0xac>
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f8c:	3501      	adds	r5, #1
 8002f8e:	e7c6      	b.n	8002f1e <_printf_common+0x3e>
 8002f90:	18e1      	adds	r1, r4, r3
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	2030      	movs	r0, #48	@ 0x30
 8002f96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f9a:	4422      	add	r2, r4
 8002f9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002fa0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	e7c7      	b.n	8002f38 <_printf_common+0x58>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	4622      	mov	r2, r4
 8002fac:	4641      	mov	r1, r8
 8002fae:	4638      	mov	r0, r7
 8002fb0:	47c8      	blx	r9
 8002fb2:	3001      	adds	r0, #1
 8002fb4:	d0e6      	beq.n	8002f84 <_printf_common+0xa4>
 8002fb6:	3601      	adds	r6, #1
 8002fb8:	e7d9      	b.n	8002f6e <_printf_common+0x8e>
	...

08002fbc <_printf_i>:
 8002fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fc0:	7e0f      	ldrb	r7, [r1, #24]
 8002fc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002fc4:	2f78      	cmp	r7, #120	@ 0x78
 8002fc6:	4691      	mov	r9, r2
 8002fc8:	4680      	mov	r8, r0
 8002fca:	460c      	mov	r4, r1
 8002fcc:	469a      	mov	sl, r3
 8002fce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002fd2:	d807      	bhi.n	8002fe4 <_printf_i+0x28>
 8002fd4:	2f62      	cmp	r7, #98	@ 0x62
 8002fd6:	d80a      	bhi.n	8002fee <_printf_i+0x32>
 8002fd8:	2f00      	cmp	r7, #0
 8002fda:	f000 80d1 	beq.w	8003180 <_printf_i+0x1c4>
 8002fde:	2f58      	cmp	r7, #88	@ 0x58
 8002fe0:	f000 80b8 	beq.w	8003154 <_printf_i+0x198>
 8002fe4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fe8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002fec:	e03a      	b.n	8003064 <_printf_i+0xa8>
 8002fee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002ff2:	2b15      	cmp	r3, #21
 8002ff4:	d8f6      	bhi.n	8002fe4 <_printf_i+0x28>
 8002ff6:	a101      	add	r1, pc, #4	@ (adr r1, 8002ffc <_printf_i+0x40>)
 8002ff8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ffc:	08003055 	.word	0x08003055
 8003000:	08003069 	.word	0x08003069
 8003004:	08002fe5 	.word	0x08002fe5
 8003008:	08002fe5 	.word	0x08002fe5
 800300c:	08002fe5 	.word	0x08002fe5
 8003010:	08002fe5 	.word	0x08002fe5
 8003014:	08003069 	.word	0x08003069
 8003018:	08002fe5 	.word	0x08002fe5
 800301c:	08002fe5 	.word	0x08002fe5
 8003020:	08002fe5 	.word	0x08002fe5
 8003024:	08002fe5 	.word	0x08002fe5
 8003028:	08003167 	.word	0x08003167
 800302c:	08003093 	.word	0x08003093
 8003030:	08003121 	.word	0x08003121
 8003034:	08002fe5 	.word	0x08002fe5
 8003038:	08002fe5 	.word	0x08002fe5
 800303c:	08003189 	.word	0x08003189
 8003040:	08002fe5 	.word	0x08002fe5
 8003044:	08003093 	.word	0x08003093
 8003048:	08002fe5 	.word	0x08002fe5
 800304c:	08002fe5 	.word	0x08002fe5
 8003050:	08003129 	.word	0x08003129
 8003054:	6833      	ldr	r3, [r6, #0]
 8003056:	1d1a      	adds	r2, r3, #4
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6032      	str	r2, [r6, #0]
 800305c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003060:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003064:	2301      	movs	r3, #1
 8003066:	e09c      	b.n	80031a2 <_printf_i+0x1e6>
 8003068:	6833      	ldr	r3, [r6, #0]
 800306a:	6820      	ldr	r0, [r4, #0]
 800306c:	1d19      	adds	r1, r3, #4
 800306e:	6031      	str	r1, [r6, #0]
 8003070:	0606      	lsls	r6, r0, #24
 8003072:	d501      	bpl.n	8003078 <_printf_i+0xbc>
 8003074:	681d      	ldr	r5, [r3, #0]
 8003076:	e003      	b.n	8003080 <_printf_i+0xc4>
 8003078:	0645      	lsls	r5, r0, #25
 800307a:	d5fb      	bpl.n	8003074 <_printf_i+0xb8>
 800307c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003080:	2d00      	cmp	r5, #0
 8003082:	da03      	bge.n	800308c <_printf_i+0xd0>
 8003084:	232d      	movs	r3, #45	@ 0x2d
 8003086:	426d      	negs	r5, r5
 8003088:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800308c:	4858      	ldr	r0, [pc, #352]	@ (80031f0 <_printf_i+0x234>)
 800308e:	230a      	movs	r3, #10
 8003090:	e011      	b.n	80030b6 <_printf_i+0xfa>
 8003092:	6821      	ldr	r1, [r4, #0]
 8003094:	6833      	ldr	r3, [r6, #0]
 8003096:	0608      	lsls	r0, r1, #24
 8003098:	f853 5b04 	ldr.w	r5, [r3], #4
 800309c:	d402      	bmi.n	80030a4 <_printf_i+0xe8>
 800309e:	0649      	lsls	r1, r1, #25
 80030a0:	bf48      	it	mi
 80030a2:	b2ad      	uxthmi	r5, r5
 80030a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80030a6:	4852      	ldr	r0, [pc, #328]	@ (80031f0 <_printf_i+0x234>)
 80030a8:	6033      	str	r3, [r6, #0]
 80030aa:	bf14      	ite	ne
 80030ac:	230a      	movne	r3, #10
 80030ae:	2308      	moveq	r3, #8
 80030b0:	2100      	movs	r1, #0
 80030b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80030b6:	6866      	ldr	r6, [r4, #4]
 80030b8:	60a6      	str	r6, [r4, #8]
 80030ba:	2e00      	cmp	r6, #0
 80030bc:	db05      	blt.n	80030ca <_printf_i+0x10e>
 80030be:	6821      	ldr	r1, [r4, #0]
 80030c0:	432e      	orrs	r6, r5
 80030c2:	f021 0104 	bic.w	r1, r1, #4
 80030c6:	6021      	str	r1, [r4, #0]
 80030c8:	d04b      	beq.n	8003162 <_printf_i+0x1a6>
 80030ca:	4616      	mov	r6, r2
 80030cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80030d0:	fb03 5711 	mls	r7, r3, r1, r5
 80030d4:	5dc7      	ldrb	r7, [r0, r7]
 80030d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030da:	462f      	mov	r7, r5
 80030dc:	42bb      	cmp	r3, r7
 80030de:	460d      	mov	r5, r1
 80030e0:	d9f4      	bls.n	80030cc <_printf_i+0x110>
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d10b      	bne.n	80030fe <_printf_i+0x142>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	07df      	lsls	r7, r3, #31
 80030ea:	d508      	bpl.n	80030fe <_printf_i+0x142>
 80030ec:	6923      	ldr	r3, [r4, #16]
 80030ee:	6861      	ldr	r1, [r4, #4]
 80030f0:	4299      	cmp	r1, r3
 80030f2:	bfde      	ittt	le
 80030f4:	2330      	movle	r3, #48	@ 0x30
 80030f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80030fe:	1b92      	subs	r2, r2, r6
 8003100:	6122      	str	r2, [r4, #16]
 8003102:	f8cd a000 	str.w	sl, [sp]
 8003106:	464b      	mov	r3, r9
 8003108:	aa03      	add	r2, sp, #12
 800310a:	4621      	mov	r1, r4
 800310c:	4640      	mov	r0, r8
 800310e:	f7ff fee7 	bl	8002ee0 <_printf_common>
 8003112:	3001      	adds	r0, #1
 8003114:	d14a      	bne.n	80031ac <_printf_i+0x1f0>
 8003116:	f04f 30ff 	mov.w	r0, #4294967295
 800311a:	b004      	add	sp, #16
 800311c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	f043 0320 	orr.w	r3, r3, #32
 8003126:	6023      	str	r3, [r4, #0]
 8003128:	4832      	ldr	r0, [pc, #200]	@ (80031f4 <_printf_i+0x238>)
 800312a:	2778      	movs	r7, #120	@ 0x78
 800312c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003130:	6823      	ldr	r3, [r4, #0]
 8003132:	6831      	ldr	r1, [r6, #0]
 8003134:	061f      	lsls	r7, r3, #24
 8003136:	f851 5b04 	ldr.w	r5, [r1], #4
 800313a:	d402      	bmi.n	8003142 <_printf_i+0x186>
 800313c:	065f      	lsls	r7, r3, #25
 800313e:	bf48      	it	mi
 8003140:	b2ad      	uxthmi	r5, r5
 8003142:	6031      	str	r1, [r6, #0]
 8003144:	07d9      	lsls	r1, r3, #31
 8003146:	bf44      	itt	mi
 8003148:	f043 0320 	orrmi.w	r3, r3, #32
 800314c:	6023      	strmi	r3, [r4, #0]
 800314e:	b11d      	cbz	r5, 8003158 <_printf_i+0x19c>
 8003150:	2310      	movs	r3, #16
 8003152:	e7ad      	b.n	80030b0 <_printf_i+0xf4>
 8003154:	4826      	ldr	r0, [pc, #152]	@ (80031f0 <_printf_i+0x234>)
 8003156:	e7e9      	b.n	800312c <_printf_i+0x170>
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	f023 0320 	bic.w	r3, r3, #32
 800315e:	6023      	str	r3, [r4, #0]
 8003160:	e7f6      	b.n	8003150 <_printf_i+0x194>
 8003162:	4616      	mov	r6, r2
 8003164:	e7bd      	b.n	80030e2 <_printf_i+0x126>
 8003166:	6833      	ldr	r3, [r6, #0]
 8003168:	6825      	ldr	r5, [r4, #0]
 800316a:	6961      	ldr	r1, [r4, #20]
 800316c:	1d18      	adds	r0, r3, #4
 800316e:	6030      	str	r0, [r6, #0]
 8003170:	062e      	lsls	r6, r5, #24
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	d501      	bpl.n	800317a <_printf_i+0x1be>
 8003176:	6019      	str	r1, [r3, #0]
 8003178:	e002      	b.n	8003180 <_printf_i+0x1c4>
 800317a:	0668      	lsls	r0, r5, #25
 800317c:	d5fb      	bpl.n	8003176 <_printf_i+0x1ba>
 800317e:	8019      	strh	r1, [r3, #0]
 8003180:	2300      	movs	r3, #0
 8003182:	6123      	str	r3, [r4, #16]
 8003184:	4616      	mov	r6, r2
 8003186:	e7bc      	b.n	8003102 <_printf_i+0x146>
 8003188:	6833      	ldr	r3, [r6, #0]
 800318a:	1d1a      	adds	r2, r3, #4
 800318c:	6032      	str	r2, [r6, #0]
 800318e:	681e      	ldr	r6, [r3, #0]
 8003190:	6862      	ldr	r2, [r4, #4]
 8003192:	2100      	movs	r1, #0
 8003194:	4630      	mov	r0, r6
 8003196:	f7fd f81b 	bl	80001d0 <memchr>
 800319a:	b108      	cbz	r0, 80031a0 <_printf_i+0x1e4>
 800319c:	1b80      	subs	r0, r0, r6
 800319e:	6060      	str	r0, [r4, #4]
 80031a0:	6863      	ldr	r3, [r4, #4]
 80031a2:	6123      	str	r3, [r4, #16]
 80031a4:	2300      	movs	r3, #0
 80031a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031aa:	e7aa      	b.n	8003102 <_printf_i+0x146>
 80031ac:	6923      	ldr	r3, [r4, #16]
 80031ae:	4632      	mov	r2, r6
 80031b0:	4649      	mov	r1, r9
 80031b2:	4640      	mov	r0, r8
 80031b4:	47d0      	blx	sl
 80031b6:	3001      	adds	r0, #1
 80031b8:	d0ad      	beq.n	8003116 <_printf_i+0x15a>
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	079b      	lsls	r3, r3, #30
 80031be:	d413      	bmi.n	80031e8 <_printf_i+0x22c>
 80031c0:	68e0      	ldr	r0, [r4, #12]
 80031c2:	9b03      	ldr	r3, [sp, #12]
 80031c4:	4298      	cmp	r0, r3
 80031c6:	bfb8      	it	lt
 80031c8:	4618      	movlt	r0, r3
 80031ca:	e7a6      	b.n	800311a <_printf_i+0x15e>
 80031cc:	2301      	movs	r3, #1
 80031ce:	4632      	mov	r2, r6
 80031d0:	4649      	mov	r1, r9
 80031d2:	4640      	mov	r0, r8
 80031d4:	47d0      	blx	sl
 80031d6:	3001      	adds	r0, #1
 80031d8:	d09d      	beq.n	8003116 <_printf_i+0x15a>
 80031da:	3501      	adds	r5, #1
 80031dc:	68e3      	ldr	r3, [r4, #12]
 80031de:	9903      	ldr	r1, [sp, #12]
 80031e0:	1a5b      	subs	r3, r3, r1
 80031e2:	42ab      	cmp	r3, r5
 80031e4:	dcf2      	bgt.n	80031cc <_printf_i+0x210>
 80031e6:	e7eb      	b.n	80031c0 <_printf_i+0x204>
 80031e8:	2500      	movs	r5, #0
 80031ea:	f104 0619 	add.w	r6, r4, #25
 80031ee:	e7f5      	b.n	80031dc <_printf_i+0x220>
 80031f0:	080034e1 	.word	0x080034e1
 80031f4:	080034f2 	.word	0x080034f2

080031f8 <memmove>:
 80031f8:	4288      	cmp	r0, r1
 80031fa:	b510      	push	{r4, lr}
 80031fc:	eb01 0402 	add.w	r4, r1, r2
 8003200:	d902      	bls.n	8003208 <memmove+0x10>
 8003202:	4284      	cmp	r4, r0
 8003204:	4623      	mov	r3, r4
 8003206:	d807      	bhi.n	8003218 <memmove+0x20>
 8003208:	1e43      	subs	r3, r0, #1
 800320a:	42a1      	cmp	r1, r4
 800320c:	d008      	beq.n	8003220 <memmove+0x28>
 800320e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003212:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003216:	e7f8      	b.n	800320a <memmove+0x12>
 8003218:	4402      	add	r2, r0
 800321a:	4601      	mov	r1, r0
 800321c:	428a      	cmp	r2, r1
 800321e:	d100      	bne.n	8003222 <memmove+0x2a>
 8003220:	bd10      	pop	{r4, pc}
 8003222:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003226:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800322a:	e7f7      	b.n	800321c <memmove+0x24>

0800322c <_sbrk_r>:
 800322c:	b538      	push	{r3, r4, r5, lr}
 800322e:	4d06      	ldr	r5, [pc, #24]	@ (8003248 <_sbrk_r+0x1c>)
 8003230:	2300      	movs	r3, #0
 8003232:	4604      	mov	r4, r0
 8003234:	4608      	mov	r0, r1
 8003236:	602b      	str	r3, [r5, #0]
 8003238:	f7fd fd06 	bl	8000c48 <_sbrk>
 800323c:	1c43      	adds	r3, r0, #1
 800323e:	d102      	bne.n	8003246 <_sbrk_r+0x1a>
 8003240:	682b      	ldr	r3, [r5, #0]
 8003242:	b103      	cbz	r3, 8003246 <_sbrk_r+0x1a>
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	bd38      	pop	{r3, r4, r5, pc}
 8003248:	20000244 	.word	0x20000244

0800324c <_realloc_r>:
 800324c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003250:	4607      	mov	r7, r0
 8003252:	4614      	mov	r4, r2
 8003254:	460d      	mov	r5, r1
 8003256:	b921      	cbnz	r1, 8003262 <_realloc_r+0x16>
 8003258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800325c:	4611      	mov	r1, r2
 800325e:	f7ff bc5b 	b.w	8002b18 <_malloc_r>
 8003262:	b92a      	cbnz	r2, 8003270 <_realloc_r+0x24>
 8003264:	f7ff fbec 	bl	8002a40 <_free_r>
 8003268:	4625      	mov	r5, r4
 800326a:	4628      	mov	r0, r5
 800326c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003270:	f000 f81a 	bl	80032a8 <_malloc_usable_size_r>
 8003274:	4284      	cmp	r4, r0
 8003276:	4606      	mov	r6, r0
 8003278:	d802      	bhi.n	8003280 <_realloc_r+0x34>
 800327a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800327e:	d8f4      	bhi.n	800326a <_realloc_r+0x1e>
 8003280:	4621      	mov	r1, r4
 8003282:	4638      	mov	r0, r7
 8003284:	f7ff fc48 	bl	8002b18 <_malloc_r>
 8003288:	4680      	mov	r8, r0
 800328a:	b908      	cbnz	r0, 8003290 <_realloc_r+0x44>
 800328c:	4645      	mov	r5, r8
 800328e:	e7ec      	b.n	800326a <_realloc_r+0x1e>
 8003290:	42b4      	cmp	r4, r6
 8003292:	4622      	mov	r2, r4
 8003294:	4629      	mov	r1, r5
 8003296:	bf28      	it	cs
 8003298:	4632      	movcs	r2, r6
 800329a:	f7ff fbc3 	bl	8002a24 <memcpy>
 800329e:	4629      	mov	r1, r5
 80032a0:	4638      	mov	r0, r7
 80032a2:	f7ff fbcd 	bl	8002a40 <_free_r>
 80032a6:	e7f1      	b.n	800328c <_realloc_r+0x40>

080032a8 <_malloc_usable_size_r>:
 80032a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032ac:	1f18      	subs	r0, r3, #4
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bfbc      	itt	lt
 80032b2:	580b      	ldrlt	r3, [r1, r0]
 80032b4:	18c0      	addlt	r0, r0, r3
 80032b6:	4770      	bx	lr

080032b8 <_init>:
 80032b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ba:	bf00      	nop
 80032bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032be:	bc08      	pop	{r3}
 80032c0:	469e      	mov	lr, r3
 80032c2:	4770      	bx	lr

080032c4 <_fini>:
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	bf00      	nop
 80032c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ca:	bc08      	pop	{r3}
 80032cc:	469e      	mov	lr, r3
 80032ce:	4770      	bx	lr
