// Seed: 3113066586
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5
);
  assign id_5 = !id_4 != 1 - -1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input tri id_6,
    output wor id_7
    , id_9
);
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_5 = 0;
  assign id_0 = -1;
  initial begin : LABEL_0
    $clog2(91);
    ;
    id_2 <= id_3;
  end
endmodule
