
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.323098                       # Number of seconds simulated
sim_ticks                                323097892000                       # Number of ticks simulated
final_tick                               323097892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1202309                       # Simulator instruction rate (inst/s)
host_op_rate                                  1354507                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1638857581                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671592                       # Number of bytes of host memory used
host_seconds                                   197.15                       # Real time elapsed on the host
sim_insts                                   237033049                       # Number of instructions simulated
sim_ops                                     267038627                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           30400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              47744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              94089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              53680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                147769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         94089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             94089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             53680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               148364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        100                       # Number of write requests accepted
system.mem_ctrls.readBursts                       746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  47616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   47744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  323097823500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.635983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.736183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.741070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           96     40.17%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           69     28.87%     69.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     15.90%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.35%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.77%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.51%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.42%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.26%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          239                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     85.252004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.099225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2     40.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.195180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     12598500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26548500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16933.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35683.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  381912320.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3905580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9854730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               269760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        35284140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3784800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      77517759840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            77581722675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.118319                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         323075598000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       343000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3605750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 322988365000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      9856250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      18345250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     77376750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7935540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               679200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        18986130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8780160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      77524517280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            77569264410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.079760                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         323078682750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 323014219500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     22864500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      15046500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     41641500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        646195784                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   237033049                       # Number of instructions committed
system.cpu.committedOps                     267038627                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             250034669                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                  2259                       # Number of vector alu accesses
system.cpu.num_func_calls                    18001184                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     20004898                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    250034669                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                         2259                       # number of vector instructions
system.cpu.num_int_register_reads           303049686                       # number of times the integer registers were read
system.cpu.num_int_register_writes          203025961                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                2946                       # number of times the vector registers were read
system.cpu.num_vec_register_writes               1569                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             45009042                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45008736                       # number of times the CC registers were written
system.cpu.num_mem_refs                      86013016                       # number of memory refs
system.cpu.num_load_insts                    47006204                       # Number of load instructions
system.cpu.num_store_insts                   39006812                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  646195784                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          41006497                       # Number of branches fetched
system.cpu.op_class::No_OpClass                    95      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 179024135     67.04%     67.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1000070      0.37%     67.42% # Class of executed instruction
system.cpu.op_class::IntDiv                   1000002      0.37%     67.79% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdAdd                      236      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                      417      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdCmp                      380      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                     293      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::MemRead                 47006204     17.60%     85.39% # Class of executed instruction
system.cpu.op_class::MemWrite                39006812     14.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  267038644                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           214.989759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86013119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          317391.583026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   214.989759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.209951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172026511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172026511                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     47005871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47005871                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     39006553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39006553                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          129                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           129                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          147                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          148                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      86012424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86012424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     86012553                       # number of overall hits
system.cpu.dcache.overall_hits::total        86012553                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          271                       # number of overall misses
system.cpu.dcache.overall_misses::total           271                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9208500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9208500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9245500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     18454000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18454000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     18454000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18454000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47005998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47005998                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39006695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     86012693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86012693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     86012824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86012824                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015267                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.006757                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006757                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72507.874016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72507.874016                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65109.154930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65109.154930                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68602.230483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68602.230483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68095.940959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68095.940959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9015500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9015500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9103500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       162000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18281000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.006757                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71551.587302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71551.587302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64109.154930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64109.154930                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        81000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67608.208955                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67608.208955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67707.407407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67707.407407                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           325.977058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           237033067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          499016.983158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   325.977058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.636674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.636674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         474066609                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        474066609                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    237032592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       237032592                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     237032592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        237032592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    237032592                       # number of overall hits
system.cpu.icache.overall_hits::total       237032592                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           475                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            475                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          475                       # number of overall misses
system.cpu.icache.overall_misses::total           475                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32106500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32106500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32106500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32106500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32106500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32106500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    237033067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    237033067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    237033067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    237033067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    237033067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    237033067                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67592.631579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67592.631579                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67592.631579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67592.631579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67592.631579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67592.631579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           98                       # number of writebacks
system.cpu.icache.writebacks::total                98                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     31631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     31631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     31631500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31631500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66592.631579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66592.631579                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66592.631579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66592.631579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66592.631579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66592.631579                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.membus.snoop_filter.tot_requests           847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 323097892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean           98                       # Transaction distribution
system.membus.trans_dist::ReadExReq               142                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           129                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        36672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               746                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.016086                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.125890                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     734     98.39%     98.39% # Request fanout histogram
system.membus.snoop_fanout::1                      12      1.61%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 746                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1269500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2538750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1459750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
