

================================================================
== Vitis HLS Report for 'mem_transfer_Pipeline_UNPACK_U'
================================================================
* Date:           Mon Nov 17 18:41:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.168 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UNPACK_U  |      128|      128|         1|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [vole.cpp:103]   --->   Operation 4 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%u_t_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %u_t"   --->   Operation 7 'read' 'u_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_165_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %tmp_165"   --->   Operation 8 'read' 'tmp_165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %s"   --->   Operation 9 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln103 = store i9 0, i9 %b" [vole.cpp:103]   --->   Operation 10 'store' 'store_ln103' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_2 = load i9 %b" [vole.cpp:103]   --->   Operation 12 'load' 'b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %b_2, i32 8" [vole.cpp:103]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp, void %for.body4.split, void %READ_V.exitStub" [vole.cpp:103]   --->   Operation 14 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %b_2" [vole.cpp:103]   --->   Operation 15 'zext' 'zext_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i9 %b_2" [vole.cpp:103]   --->   Operation 16 'trunc' 'trunc_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [vole.cpp:103]   --->   Operation 17 'specpipeline' 'specpipeline_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [vole.cpp:103]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [vole.cpp:103]   --->   Operation 19 'specloopname' 'specloopname_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln105 = add i16 %tmp_165_read, i16 %zext_ln103" [vole.cpp:105]   --->   Operation 20 'add' 'add_ln105' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %b_2, i32 1, i32 7" [vole.cpp:106]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %s_read, i7 %lshr_ln" [vole.cpp:106]   --->   Operation 22 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i15 %or_ln" [vole.cpp:106]   --->   Operation 23 'zext' 'zext_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_ult  i16 %add_ln105, i16 40273" [vole.cpp:106]   --->   Operation 24 'icmp' 'icmp_ln106' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc, void %if.then" [vole.cpp:106]   --->   Operation 25 'br' 'br_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.91ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i8, i256 %u_t_read, i8 %trunc_ln103" [vole.cpp:107]   --->   Operation 26 'bitselect' 'tmp_415' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.91> <CoreInst = "BitSelector">   --->   Core 163 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln106" [vole.cpp:107]   --->   Operation 27 'getelementptr' 'u_0_addr' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln107 = store i1 %tmp_415, i18 %u_0_addr" [vole.cpp:107]   --->   Operation 28 'store' 'store_ln107' <Predicate = (!tmp & icmp_ln106)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc" [vole.cpp:108]   --->   Operation 29 'br' 'br_ln108' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %lshr_ln, i1 1" [vole.cpp:103]   --->   Operation 30 'bitconcatenate' 'or_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i7.i1, i8 %s_read, i7 %lshr_ln, i1 1" [vole.cpp:105]   --->   Operation 31 'bitconcatenate' 'or_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln106_1 = icmp_ult  i16 %or_ln1, i16 40273" [vole.cpp:106]   --->   Operation 32 'icmp' 'icmp_ln106_1' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106_1, void %for.inc.1, void %if.then.1" [vole.cpp:106]   --->   Operation 33 'br' 'br_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i8, i256 %u_t_read, i8 %or_ln4" [vole.cpp:107]   --->   Operation 34 'bitselect' 'tmp_416' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.91> <CoreInst = "BitSelector">   --->   Core 163 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln106" [vole.cpp:107]   --->   Operation 35 'getelementptr' 'u_1_addr' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln107 = store i1 %tmp_416, i18 %u_1_addr" [vole.cpp:107]   --->   Operation 36 'store' 'store_ln107' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.1" [vole.cpp:108]   --->   Operation 37 'br' 'br_ln108' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln103 = add i9 %b_2, i9 2" [vole.cpp:103]   --->   Operation 38 'add' 'add_ln103' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln103 = store i9 %add_ln103, i9 %b" [vole.cpp:103]   --->   Operation 39 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body4" [vole.cpp:103]   --->   Operation 40 'br' 'br_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 3.168ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln103', vole.cpp:103) of constant 0 on local variable 'b', vole.cpp:103 [12]  (0.387 ns)
	'load' operation 9 bit ('b', vole.cpp:103) on local variable 'b', vole.cpp:103 [15]  (0.000 ns)
	'add' operation 16 bit ('add_ln105', vole.cpp:105) [24]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln106', vole.cpp:106) [28]  (0.785 ns)
	'store' operation 0 bit ('store_ln107', vole.cpp:107) of variable 'tmp_415', vole.cpp:107 on array 'u_0' [33]  (1.211 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
