
VSSS_FIRMWARE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0c4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800a2a8  0800a2a8  0000b2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a680  0800a680  0000c1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a680  0800a680  0000b680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a688  0800a688  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a688  0800a688  0000b688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a68c  0800a68c  0000b68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a690  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000558  200001f0  0800a87c  0000c1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000748  0800a87c  0000c748  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016cd1  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030c7  00000000  00000000  00022eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00025fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb7  00000000  00000000  000273f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002087b  00000000  00000000  000283a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000175c6  00000000  00000000  00048c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb171  00000000  00000000  000601e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b359  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000674c  00000000  00000000  0012b39c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00131ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a28c 	.word	0x0800a28c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800a28c 	.word	0x0800a28c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <PID_Init>:
#include "PID.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	6879      	ldr	r1, [r7, #4]
 8000f9a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8000fb8:	f7ff fdd6 	bl	8000b68 <__aeabi_dcmpgt>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8000fc8:	6879      	ldr	r1, [r7, #4]
 8000fca:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 8000fce:	e011      	b.n	8000ff4 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8000fdc:	f7ff fda6 	bl	8000b2c <__aeabi_dcmplt>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d100      	bne.n	8000fe8 <PID_Init+0x60>
}
 8000fe6:	e005      	b.n	8000ff4 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	0000      	movs	r0, r0
	...

08001000 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6278      	str	r0, [r7, #36]	@ 0x24
 8001008:	6239      	str	r1, [r7, #32]
 800100a:	61fa      	str	r2, [r7, #28]
 800100c:	61bb      	str	r3, [r7, #24]
 800100e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001012:	ed87 1b02 	vstr	d1, [r7, #8]
 8001016:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101c:	69fa      	ldr	r2, [r7, #28]
 800101e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 8001020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001022:	6a3a      	ldr	r2, [r7, #32]
 8001024:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800102c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102e:	2200      	movs	r2, #0
 8001030:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8001032:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8001088 <PID+0x88>
 8001036:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8001090 <PID+0x90>
 800103a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800103c:	f000 f956 	bl	80012ec <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8001040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001042:	2264      	movs	r2, #100	@ 0x64
 8001044:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8001046:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800104a:	4619      	mov	r1, r3
 800104c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800104e:	f000 fa63 	bl	8001518 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8001052:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001056:	4619      	mov	r1, r3
 8001058:	ed97 2b00 	vldr	d2, [r7]
 800105c:	ed97 1b02 	vldr	d1, [r7, #8]
 8001060:	ed97 0b04 	vldr	d0, [r7, #16]
 8001064:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001066:	f000 f9af 	bl	80013c8 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800106a:	f001 ff5d 	bl	8002f28 <HAL_GetTick>
 800106e:	4602      	mov	r2, r0
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001078:	605a      	str	r2, [r3, #4]

}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	@ 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	f3af 8000 	nop.w
 8001088:	00000000 	.word	0x00000000
 800108c:	406fe000 	.word	0x406fe000
	...

08001098 <PID2>:

void PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08c      	sub	sp, #48	@ 0x30
 800109c:	af02      	add	r7, sp, #8
 800109e:	6278      	str	r0, [r7, #36]	@ 0x24
 80010a0:	6239      	str	r1, [r7, #32]
 80010a2:	61fa      	str	r2, [r7, #28]
 80010a4:	61bb      	str	r3, [r7, #24]
 80010a6:	ed87 0b04 	vstr	d0, [r7, #16]
 80010aa:	ed87 1b02 	vstr	d1, [r7, #8]
 80010ae:	ed87 2b00 	vstr	d2, [r7]
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
 80010b2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	2301      	movs	r3, #1
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	ed97 2b00 	vldr	d2, [r7]
 80010c0:	ed97 1b02 	vldr	d1, [r7, #8]
 80010c4:	ed97 0b04 	vldr	d0, [r7, #16]
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	69fa      	ldr	r2, [r7, #28]
 80010cc:	6a39      	ldr	r1, [r7, #32]
 80010ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010d0:	f7ff ff96 	bl	8001000 <PID>
}
 80010d4:	bf00      	nop
 80010d6:	3728      	adds	r7, #40	@ 0x28
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <PID_Compute>:

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80010dc:	b5b0      	push	{r4, r5, r7, lr}
 80010de:	b08c      	sub	sp, #48	@ 0x30
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	785b      	ldrb	r3, [r3, #1]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <PID_Compute+0x14>
	{
		return _FALSE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	e0db      	b.n	80012a8 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80010f0:	f001 ff1a 	bl	8002f28 <HAL_GetTick>
 80010f4:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	6a3a      	ldr	r2, [r7, #32]
 8001106:	429a      	cmp	r2, r3
 8001108:	f0c0 80cd 	bcc.w	80012a6 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800111c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001120:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001124:	f7ff f8d8 	bl	80002d8 <__aeabi_dsub>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001136:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800113a:	f7ff f8cd 	bl	80002d8 <__aeabi_dsub>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001152:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001156:	f7ff fa77 	bl	8000648 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4620      	mov	r0, r4
 8001160:	4629      	mov	r1, r5
 8001162:	f7ff f8bb 	bl	80002dc <__adddf3>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d114      	bne.n	80011a2 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001184:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001188:	f7ff fa5e 	bl	8000648 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4620      	mov	r0, r4
 8001192:	4629      	mov	r1, r5
 8001194:	f7ff f8a0 	bl	80002d8 <__aeabi_dsub>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80011ae:	f7ff fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80011be:	6879      	ldr	r1, [r7, #4]
 80011c0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80011c4:	e010      	b.n	80011e8 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80011d2:	f7ff fcab 	bl	8000b2c <__aeabi_dcmplt>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d005      	beq.n	80011e8 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00b      	beq.n	8001208 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80011f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011fa:	f7ff fa25 	bl	8000648 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001206:	e005      	b.n	8001214 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 8001208:	f04f 0200 	mov.w	r2, #0
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001220:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001224:	f7ff fa10 	bl	8000648 <__aeabi_dmul>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4620      	mov	r0, r4
 800122e:	4629      	mov	r1, r5
 8001230:	f7ff f852 	bl	80002d8 <__aeabi_dsub>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800123c:	f7ff f84e 	bl	80002dc <__adddf3>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800124e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001252:	f7ff fc89 	bl	8000b68 <__aeabi_dcmpgt>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001262:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001266:	e00e      	b.n	8001286 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800126e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001272:	f7ff fc5b 	bl	8000b2c <__aeabi_dcmplt>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d004      	beq.n	8001286 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001282:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800128a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800128e:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001298:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a0:	605a      	str	r2, [r3, #4]

		return _TRUE;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e000      	b.n	80012a8 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 80012a6:	2300      	movs	r3, #0
	}

}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3730      	adds	r7, #48	@ 0x30
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bdb0      	pop	{r4, r5, r7, pc}

080012b0 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	bf0c      	ite	eq
 80012c2:	2301      	moveq	r3, #1
 80012c4:	2300      	movne	r3, #0
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d006      	beq.n	80012de <PID_SetMode+0x2e>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	785b      	ldrb	r3, [r3, #1]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff fe55 	bl	8000f88 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7bfa      	ldrb	r2, [r7, #15]
 80012e2:	705a      	strb	r2, [r3, #1]

}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6178      	str	r0, [r7, #20]
 80012f4:	ed87 0b02 	vstr	d0, [r7, #8]
 80012f8:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 80012fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001300:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001304:	f7ff fc26 	bl	8000b54 <__aeabi_dcmpge>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d158      	bne.n	80013c0 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800130e:	6979      	ldr	r1, [r7, #20]
 8001310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001314:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8001318:	6979      	ldr	r1, [r7, #20]
 800131a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800131e:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	785b      	ldrb	r3, [r3, #1]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d04b      	beq.n	80013c2 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001338:	f7ff fc16 	bl	8000b68 <__aeabi_dcmpgt>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d007      	beq.n	8001352 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800134c:	e9c1 2300 	strd	r2, r3, [r1]
 8001350:	e012      	b.n	8001378 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	e9d3 0100 	ldrd	r0, r1, [r3]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001360:	f7ff fbe4 	bl	8000b2c <__aeabi_dcmplt>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d006      	beq.n	8001378 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001374:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001384:	f7ff fbf0 	bl	8000b68 <__aeabi_dcmpgt>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d006      	beq.n	800139c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001394:	6979      	ldr	r1, [r7, #20]
 8001396:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800139a:	e012      	b.n	80013c2 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80013a8:	f7ff fbc0 	bl	8000b2c <__aeabi_dcmplt>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80013b8:	6979      	ldr	r1, [r7, #20]
 80013ba:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80013be:	e000      	b.n	80013c2 <PID_SetOutputLimits+0xd6>
		return;
 80013c0:	bf00      	nop
		}
		else { }

	}

}
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	61f8      	str	r0, [r7, #28]
 80013d0:	ed87 0b04 	vstr	d0, [r7, #16]
 80013d4:	ed87 1b02 	vstr	d1, [r7, #8]
 80013d8:	ed87 2b00 	vstr	d2, [r7]
 80013dc:	460b      	mov	r3, r1
 80013de:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013ec:	f7ff fb9e 	bl	8000b2c <__aeabi_dcmplt>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 8089 	bne.w	800150a <PID_SetTunings2+0x142>
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001404:	f7ff fb92 	bl	8000b2c <__aeabi_dcmplt>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d17d      	bne.n	800150a <PID_SetTunings2+0x142>
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	e9d7 0100 	ldrd	r0, r1, [r7]
 800141a:	f7ff fb87 	bl	8000b2c <__aeabi_dcmplt>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d172      	bne.n	800150a <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	7efa      	ldrb	r2, [r7, #27]
 8001428:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800142a:	7efb      	ldrb	r3, [r7, #27]
 800142c:	2b01      	cmp	r3, #1
 800142e:	bf0c      	ite	eq
 8001430:	2301      	moveq	r3, #1
 8001432:	2300      	movne	r3, #0
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800143c:	69f9      	ldr	r1, [r7, #28]
 800143e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001442:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8001446:	69f9      	ldr	r1, [r7, #28]
 8001448:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800144c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8001450:	69f9      	ldr	r1, [r7, #28]
 8001452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001456:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f878 	bl	8000554 <__aeabi_ui2d>
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b2a      	ldr	r3, [pc, #168]	@ (8001514 <PID_SetTunings2+0x14c>)
 800146a:	f7ff fa17 	bl	800089c <__aeabi_ddiv>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 8001476:	69f9      	ldr	r1, [r7, #28]
 8001478:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800147c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8001480:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001484:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001488:	f7ff f8de 	bl	8000648 <__aeabi_dmul>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	69f9      	ldr	r1, [r7, #28]
 8001492:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8001496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800149a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800149e:	f7ff f9fd 	bl	800089c <__aeabi_ddiv>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	69f9      	ldr	r1, [r7, #28]
 80014a8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	78db      	ldrb	r3, [r3, #3]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d12b      	bne.n	800150c <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80014ba:	f04f 0000 	mov.w	r0, #0
 80014be:	f04f 0100 	mov.w	r1, #0
 80014c2:	f7fe ff09 	bl	80002d8 <__aeabi_dsub>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	69f9      	ldr	r1, [r7, #28]
 80014cc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80014d6:	f04f 0000 	mov.w	r0, #0
 80014da:	f04f 0100 	mov.w	r1, #0
 80014de:	f7fe fefb 	bl	80002d8 <__aeabi_dsub>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	69f9      	ldr	r1, [r7, #28]
 80014e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80014f2:	f04f 0000 	mov.w	r0, #0
 80014f6:	f04f 0100 	mov.w	r1, #0
 80014fa:	f7fe feed 	bl	80002d8 <__aeabi_dsub>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	69f9      	ldr	r1, [r7, #28]
 8001504:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8001508:	e000      	b.n	800150c <PID_SetTunings2+0x144>
		return;
 800150a:	bf00      	nop

	}

}
 800150c:	3728      	adds	r7, #40	@ 0x28
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	408f4000 	.word	0x408f4000

08001518 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	785b      	ldrb	r3, [r3, #1]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d02e      	beq.n	800158a <PID_SetControllerDirection+0x72>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	78db      	ldrb	r3, [r3, #3]
 8001530:	78fa      	ldrb	r2, [r7, #3]
 8001532:	429a      	cmp	r2, r3
 8001534:	d029      	beq.n	800158a <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800153c:	f04f 0000 	mov.w	r0, #0
 8001540:	f04f 0100 	mov.w	r1, #0
 8001544:	f7fe fec8 	bl	80002d8 <__aeabi_dsub>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	6879      	ldr	r1, [r7, #4]
 800154e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001558:	f04f 0000 	mov.w	r0, #0
 800155c:	f04f 0100 	mov.w	r1, #0
 8001560:	f7fe feba 	bl	80002d8 <__aeabi_dsub>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001574:	f04f 0000 	mov.w	r0, #0
 8001578:	f04f 0100 	mov.w	r1, #0
 800157c:	f7fe feac 	bl	80002d8 <__aeabi_dsub>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	78fa      	ldrb	r2, [r7, #3]
 800158e:	70da      	strb	r2, [r3, #3]

}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	dd2e      	ble.n	8001606 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80015a8:	6838      	ldr	r0, [r7, #0]
 80015aa:	f7fe ffe3 	bl	8000574 <__aeabi_i2d>
 80015ae:	4604      	mov	r4, r0
 80015b0:	460d      	mov	r5, r1
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffcc 	bl	8000554 <__aeabi_ui2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4620      	mov	r0, r4
 80015c2:	4629      	mov	r1, r5
 80015c4:	f7ff f96a 	bl	800089c <__aeabi_ddiv>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80015d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015da:	f7ff f835 	bl	8000648 <__aeabi_dmul>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80015ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015f2:	f7ff f953 	bl	800089c <__aeabi_ddiv>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	609a      	str	r2, [r3, #8]

	}

}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bdb0      	pop	{r4, r5, r7, pc}

0800160e <Encoder_Init>:
#define ENCODER_PULSES_PER_REV 2750

Encoder left_encoder;
Encoder right_encoder;

void Encoder_Init(Encoder *encoder, TIM_HandleTypeDef *htim) {
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	6039      	str	r1, [r7, #0]
    encoder->htim = htim;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	601a      	str	r2, [r3, #0]
    encoder->last_encoder_value = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001624:	b21a      	sxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	809a      	strh	r2, [r3, #4]
    encoder->last_time = HAL_GetTick();
 800162a:	f001 fc7d 	bl	8002f28 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	609a      	str	r2, [r3, #8]
    encoder->rpm = 0;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f04f 0200 	mov.w	r2, #0
 800163a:	60da      	str	r2, [r3, #12]
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	0000      	movs	r0, r0
	...

08001648 <Encoder_Calculate_RPM>:

void Encoder_Calculate_RPM(Encoder *encoder) {
 8001648:	b5b0      	push	{r4, r5, r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    uint32_t current_time = HAL_GetTick();
 8001650:	f001 fc6a 	bl	8002f28 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]
    int16_t current_encoder_value = (int16_t)__HAL_TIM_GET_COUNTER(encoder->htim);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165e:	81fb      	strh	r3, [r7, #14]
    int16_t delta_encoder = current_encoder_value - encoder->last_encoder_value;
 8001660:	89fa      	ldrh	r2, [r7, #14]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001668:	b29b      	uxth	r3, r3
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	b29b      	uxth	r3, r3
 800166e:	82fb      	strh	r3, [r7, #22]

    if (delta_encoder > (ENCODER_PULSES_PER_REV / 2)) {
 8001670:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001674:	f5b3 6fac 	cmp.w	r3, #1376	@ 0x560
 8001678:	db05      	blt.n	8001686 <Encoder_Calculate_RPM+0x3e>
        delta_encoder -= ENCODER_PULSES_PER_REV;
 800167a:	8afb      	ldrh	r3, [r7, #22]
 800167c:	f6a3 23be 	subw	r3, r3, #2750	@ 0xabe
 8001680:	b29b      	uxth	r3, r3
 8001682:	82fb      	strh	r3, [r7, #22]
 8001684:	e009      	b.n	800169a <Encoder_Calculate_RPM+0x52>
    } else if (delta_encoder < -(ENCODER_PULSES_PER_REV / 2)) {
 8001686:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800168a:	f513 6fac 	cmn.w	r3, #1376	@ 0x560
 800168e:	dc04      	bgt.n	800169a <Encoder_Calculate_RPM+0x52>
        delta_encoder += ENCODER_PULSES_PER_REV;
 8001690:	8afb      	ldrh	r3, [r7, #22]
 8001692:	f603 23be 	addw	r3, r3, #2750	@ 0xabe
 8001696:	b29b      	uxth	r3, r3
 8001698:	82fb      	strh	r3, [r7, #22]
    }

    uint32_t delta_time = current_time - encoder->last_time;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	60bb      	str	r3, [r7, #8]
    if (delta_time > 0) {
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d024      	beq.n	80016f4 <Encoder_Calculate_RPM+0xac>
        encoder->rpm = (delta_encoder * 60000.0) / (ENCODER_PULSES_PER_REV * delta_time);
 80016aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe ff60 	bl	8000574 <__aeabi_i2d>
 80016b4:	a314      	add	r3, pc, #80	@ (adr r3, 8001708 <Encoder_Calculate_RPM+0xc0>)
 80016b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ba:	f7fe ffc5 	bl	8000648 <__aeabi_dmul>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4614      	mov	r4, r2
 80016c4:	461d      	mov	r5, r3
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	f640 22be 	movw	r2, #2750	@ 0xabe
 80016cc:	fb02 f303 	mul.w	r3, r2, r3
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe ff3f 	bl	8000554 <__aeabi_ui2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7ff f8dd 	bl	800089c <__aeabi_ddiv>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff fa85 	bl	8000bf8 <__aeabi_d2f>
 80016ee:	4602      	mov	r2, r0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	60da      	str	r2, [r3, #12]
    }

    encoder->last_encoder_value = current_encoder_value;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	89fa      	ldrh	r2, [r7, #14]
 80016f8:	809a      	strh	r2, [r3, #4]
    encoder->last_time = current_time;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	609a      	str	r2, [r3, #8]
}
 8001700:	bf00      	nop
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bdb0      	pop	{r4, r5, r7, pc}
 8001708:	00000000 	.word	0x00000000
 800170c:	40ed4c00 	.word	0x40ed4c00

08001710 <Encoder_Update>:

void Encoder_Update(void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
    Encoder_Calculate_RPM(&left_encoder);
 8001714:	4803      	ldr	r0, [pc, #12]	@ (8001724 <Encoder_Update+0x14>)
 8001716:	f7ff ff97 	bl	8001648 <Encoder_Calculate_RPM>
    Encoder_Calculate_RPM(&right_encoder);
 800171a:	4803      	ldr	r0, [pc, #12]	@ (8001728 <Encoder_Update+0x18>)
 800171c:	f7ff ff94 	bl	8001648 <Encoder_Calculate_RPM>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000020c 	.word	0x2000020c
 8001728:	2000021c 	.word	0x2000021c
 800172c:	00000000 	.word	0x00000000

08001730 <Kinematics_Init>:
double inputRight  = 0.0;

PID_TypeDef pidLeft, pidRight;


void Kinematics_Init(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af02      	add	r7, sp, #8
	  PID2(&pidLeft, &inputLeft, &outputLeft, &setpoint_left_rpm, 19.42, 435.7, 0.2, _PID_CD_DIRECT);
 8001736:	2300      	movs	r3, #0
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	ed9f 2b1d 	vldr	d2, [pc, #116]	@ 80017b0 <Kinematics_Init+0x80>
 800173e:	ed9f 1b1e 	vldr	d1, [pc, #120]	@ 80017b8 <Kinematics_Init+0x88>
 8001742:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 80017c0 <Kinematics_Init+0x90>
 8001746:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <Kinematics_Init+0xa8>)
 8001748:	4a24      	ldr	r2, [pc, #144]	@ (80017dc <Kinematics_Init+0xac>)
 800174a:	4925      	ldr	r1, [pc, #148]	@ (80017e0 <Kinematics_Init+0xb0>)
 800174c:	4825      	ldr	r0, [pc, #148]	@ (80017e4 <Kinematics_Init+0xb4>)
 800174e:	f7ff fca3 	bl	8001098 <PID2>
	  PID2(&pidRight, &inputRight, &outputRight, &setpoint_right_rpm, 19.42, 435.7, 0.2, _PID_CD_DIRECT);
 8001752:	2300      	movs	r3, #0
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	ed9f 2b16 	vldr	d2, [pc, #88]	@ 80017b0 <Kinematics_Init+0x80>
 800175a:	ed9f 1b17 	vldr	d1, [pc, #92]	@ 80017b8 <Kinematics_Init+0x88>
 800175e:	ed9f 0b18 	vldr	d0, [pc, #96]	@ 80017c0 <Kinematics_Init+0x90>
 8001762:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <Kinematics_Init+0xb8>)
 8001764:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <Kinematics_Init+0xbc>)
 8001766:	4922      	ldr	r1, [pc, #136]	@ (80017f0 <Kinematics_Init+0xc0>)
 8001768:	4822      	ldr	r0, [pc, #136]	@ (80017f4 <Kinematics_Init+0xc4>)
 800176a:	f7ff fc95 	bl	8001098 <PID2>

	  PID_SetOutputLimits(&pidLeft, -PWM_MAX, PWM_MAX);
 800176e:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 80017c8 <Kinematics_Init+0x98>
 8001772:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80017d0 <Kinematics_Init+0xa0>
 8001776:	481b      	ldr	r0, [pc, #108]	@ (80017e4 <Kinematics_Init+0xb4>)
 8001778:	f7ff fdb8 	bl	80012ec <PID_SetOutputLimits>
	  PID_SetOutputLimits(&pidRight, -PWM_MAX, PWM_MAX);
 800177c:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 80017c8 <Kinematics_Init+0x98>
 8001780:	ed9f 0b13 	vldr	d0, [pc, #76]	@ 80017d0 <Kinematics_Init+0xa0>
 8001784:	481b      	ldr	r0, [pc, #108]	@ (80017f4 <Kinematics_Init+0xc4>)
 8001786:	f7ff fdb1 	bl	80012ec <PID_SetOutputLimits>

	  PID_SetSampleTime(&pidLeft, 10);
 800178a:	210a      	movs	r1, #10
 800178c:	4815      	ldr	r0, [pc, #84]	@ (80017e4 <Kinematics_Init+0xb4>)
 800178e:	f7ff ff03 	bl	8001598 <PID_SetSampleTime>
	  PID_SetSampleTime(&pidRight, 10);
 8001792:	210a      	movs	r1, #10
 8001794:	4817      	ldr	r0, [pc, #92]	@ (80017f4 <Kinematics_Init+0xc4>)
 8001796:	f7ff feff 	bl	8001598 <PID_SetSampleTime>

	  PID_SetMode(&pidLeft, _PID_MODE_AUTOMATIC);
 800179a:	2101      	movs	r1, #1
 800179c:	4811      	ldr	r0, [pc, #68]	@ (80017e4 <Kinematics_Init+0xb4>)
 800179e:	f7ff fd87 	bl	80012b0 <PID_SetMode>
	  PID_SetMode(&pidRight, _PID_MODE_AUTOMATIC);
 80017a2:	2101      	movs	r1, #1
 80017a4:	4813      	ldr	r0, [pc, #76]	@ (80017f4 <Kinematics_Init+0xc4>)
 80017a6:	f7ff fd83 	bl	80012b0 <PID_SetMode>
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	9999999a 	.word	0x9999999a
 80017b4:	3fc99999 	.word	0x3fc99999
 80017b8:	33333333 	.word	0x33333333
 80017bc:	407b3b33 	.word	0x407b3b33
 80017c0:	1eb851ec 	.word	0x1eb851ec
 80017c4:	40336b85 	.word	0x40336b85
 80017c8:	00000000 	.word	0x00000000
 80017cc:	409a8c00 	.word	0x409a8c00
 80017d0:	00000000 	.word	0x00000000
 80017d4:	c09a8c00 	.word	0xc09a8c00
 80017d8:	20000230 	.word	0x20000230
 80017dc:	20000240 	.word	0x20000240
 80017e0:	20000250 	.word	0x20000250
 80017e4:	20000260 	.word	0x20000260
 80017e8:	20000238 	.word	0x20000238
 80017ec:	20000248 	.word	0x20000248
 80017f0:	20000258 	.word	0x20000258
 80017f4:	200002d0 	.word	0x200002d0

080017f8 <LinearToRPM>:

/**
 * @brief Converte velocidade linear para RPM.
 */
float LinearToRPM(float v) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	ed87 0a01 	vstr	s0, [r7, #4]
    return (v * 60.0) / (2 * M_PI * WHEEL_RADIUS);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7fe fec8 	bl	8000598 <__aeabi_f2d>
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <LinearToRPM+0x50>)
 800180e:	f7fe ff1b 	bl	8000648 <__aeabi_dmul>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	a309      	add	r3, pc, #36	@ (adr r3, 8001840 <LinearToRPM+0x48>)
 800181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001820:	f7ff f83c 	bl	800089c <__aeabi_ddiv>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f7ff f9e4 	bl	8000bf8 <__aeabi_d2f>
 8001830:	4603      	mov	r3, r0
 8001832:	ee07 3a90 	vmov	s15, r3
}
 8001836:	eeb0 0a67 	vmov.f32	s0, s15
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	5b22baa6 	.word	0x5b22baa6
 8001844:	3fd8209f 	.word	0x3fd8209f
 8001848:	404e0000 	.word	0x404e0000
 800184c:	00000000 	.word	0x00000000

08001850 <Kinematics_SetSpeeds>:

/**
 * @brief Define as velocidades do robô com base em velocidades lineares (m/s).
 *        Chama `Set_Motor_Speeds()` do `motor_control.c` para aplicar nos motores.
 */
void Kinematics_SetSpeeds(float vL, float vR) {
 8001850:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001854:	b088      	sub	sp, #32
 8001856:	af00      	add	r7, sp, #0
 8001858:	ed87 0a01 	vstr	s0, [r7, #4]
 800185c:	edc7 0a00 	vstr	s1, [r7]
	Encoder_Update();
 8001860:	f7ff ff56 	bl	8001710 <Encoder_Update>
    float target_rpm_left = LinearToRPM(vL);
 8001864:	ed97 0a01 	vldr	s0, [r7, #4]
 8001868:	f7ff ffc6 	bl	80017f8 <LinearToRPM>
 800186c:	ed87 0a07 	vstr	s0, [r7, #28]
    float target_rpm_right = LinearToRPM(vR);
 8001870:	ed97 0a00 	vldr	s0, [r7]
 8001874:	f7ff ffc0 	bl	80017f8 <LinearToRPM>
 8001878:	ed87 0a06 	vstr	s0, [r7, #24]

    setpoint_left_rpm  = target_rpm_left;
 800187c:	69f8      	ldr	r0, [r7, #28]
 800187e:	f7fe fe8b 	bl	8000598 <__aeabi_f2d>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	49a6      	ldr	r1, [pc, #664]	@ (8001b20 <Kinematics_SetSpeeds+0x2d0>)
 8001888:	e9c1 2300 	strd	r2, r3, [r1]
    setpoint_right_rpm = target_rpm_right;
 800188c:	69b8      	ldr	r0, [r7, #24]
 800188e:	f7fe fe83 	bl	8000598 <__aeabi_f2d>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	49a3      	ldr	r1, [pc, #652]	@ (8001b24 <Kinematics_SetSpeeds+0x2d4>)
 8001898:	e9c1 2300 	strd	r2, r3, [r1]

    inputLeft  = left_encoder.rpm;
 800189c:	4ba2      	ldr	r3, [pc, #648]	@ (8001b28 <Kinematics_SetSpeeds+0x2d8>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe79 	bl	8000598 <__aeabi_f2d>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	49a0      	ldr	r1, [pc, #640]	@ (8001b2c <Kinematics_SetSpeeds+0x2dc>)
 80018ac:	e9c1 2300 	strd	r2, r3, [r1]
    inputRight = right_encoder.rpm;
 80018b0:	4b9f      	ldr	r3, [pc, #636]	@ (8001b30 <Kinematics_SetSpeeds+0x2e0>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe6f 	bl	8000598 <__aeabi_f2d>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	499d      	ldr	r1, [pc, #628]	@ (8001b34 <Kinematics_SetSpeeds+0x2e4>)
 80018c0:	e9c1 2300 	strd	r2, r3, [r1]


    PID_Compute(&pidLeft);
 80018c4:	489c      	ldr	r0, [pc, #624]	@ (8001b38 <Kinematics_SetSpeeds+0x2e8>)
 80018c6:	f7ff fc09 	bl	80010dc <PID_Compute>
    PID_Compute(&pidRight);
 80018ca:	489c      	ldr	r0, [pc, #624]	@ (8001b3c <Kinematics_SetSpeeds+0x2ec>)
 80018cc:	f7ff fc06 	bl	80010dc <PID_Compute>

    if (outputLeft > PWM_MAX) {
 80018d0:	4b9b      	ldr	r3, [pc, #620]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 80018d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018d6:	a38c      	add	r3, pc, #560	@ (adr r3, 8001b08 <Kinematics_SetSpeeds+0x2b8>)
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	f7ff f944 	bl	8000b68 <__aeabi_dcmpgt>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d006      	beq.n	80018f4 <Kinematics_SetSpeeds+0xa4>
        outputLeft = PWM_MAX;
 80018e6:	4996      	ldr	r1, [pc, #600]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 80018e8:	a387      	add	r3, pc, #540	@ (adr r3, 8001b08 <Kinematics_SetSpeeds+0x2b8>)
 80018ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ee:	e9c1 2300 	strd	r2, r3, [r1]
 80018f2:	e010      	b.n	8001916 <Kinematics_SetSpeeds+0xc6>
    } else if (outputLeft < -PWM_MAX) {
 80018f4:	4b92      	ldr	r3, [pc, #584]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 80018f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018fa:	a385      	add	r3, pc, #532	@ (adr r3, 8001b10 <Kinematics_SetSpeeds+0x2c0>)
 80018fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001900:	f7ff f914 	bl	8000b2c <__aeabi_dcmplt>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d005      	beq.n	8001916 <Kinematics_SetSpeeds+0xc6>
        outputLeft = -PWM_MAX;
 800190a:	498d      	ldr	r1, [pc, #564]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 800190c:	a380      	add	r3, pc, #512	@ (adr r3, 8001b10 <Kinematics_SetSpeeds+0x2c0>)
 800190e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001912:	e9c1 2300 	strd	r2, r3, [r1]
    }

    if (outputRight > PWM_MAX) {
 8001916:	4b8b      	ldr	r3, [pc, #556]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 8001918:	e9d3 0100 	ldrd	r0, r1, [r3]
 800191c:	a37a      	add	r3, pc, #488	@ (adr r3, 8001b08 <Kinematics_SetSpeeds+0x2b8>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	f7ff f921 	bl	8000b68 <__aeabi_dcmpgt>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <Kinematics_SetSpeeds+0xea>
        outputRight = PWM_MAX;
 800192c:	4985      	ldr	r1, [pc, #532]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 800192e:	a376      	add	r3, pc, #472	@ (adr r3, 8001b08 <Kinematics_SetSpeeds+0x2b8>)
 8001930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001934:	e9c1 2300 	strd	r2, r3, [r1]
 8001938:	e010      	b.n	800195c <Kinematics_SetSpeeds+0x10c>
    } else if (outputRight < -PWM_MAX) {
 800193a:	4b82      	ldr	r3, [pc, #520]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 800193c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001940:	a373      	add	r3, pc, #460	@ (adr r3, 8001b10 <Kinematics_SetSpeeds+0x2c0>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7ff f8f1 	bl	8000b2c <__aeabi_dcmplt>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d005      	beq.n	800195c <Kinematics_SetSpeeds+0x10c>
        outputRight = -PWM_MAX;
 8001950:	497c      	ldr	r1, [pc, #496]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 8001952:	a36f      	add	r3, pc, #444	@ (adr r3, 8001b10 <Kinematics_SetSpeeds+0x2c0>)
 8001954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001958:	e9c1 2300 	strd	r2, r3, [r1]
    }


    if (fabs(outputLeft) < OUTPUT_TOLERANCE) outputLeft = 0;
 800195c:	4b78      	ldr	r3, [pc, #480]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 800195e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001962:	4690      	mov	r8, r2
 8001964:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4b76      	ldr	r3, [pc, #472]	@ (8001b48 <Kinematics_SetSpeeds+0x2f8>)
 800196e:	4640      	mov	r0, r8
 8001970:	4649      	mov	r1, r9
 8001972:	f7ff f8db 	bl	8000b2c <__aeabi_dcmplt>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <Kinematics_SetSpeeds+0x13a>
 800197c:	4970      	ldr	r1, [pc, #448]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	e9c1 2300 	strd	r2, r3, [r1]
    if (fabs(outputRight) < OUTPUT_TOLERANCE) outputRight = 0;
 800198a:	4b6e      	ldr	r3, [pc, #440]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 800198c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001990:	4614      	mov	r4, r2
 8001992:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	4b6b      	ldr	r3, [pc, #428]	@ (8001b48 <Kinematics_SetSpeeds+0x2f8>)
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7ff f8c4 	bl	8000b2c <__aeabi_dcmplt>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d006      	beq.n	80019b8 <Kinematics_SetSpeeds+0x168>
 80019aa:	4966      	ldr	r1, [pc, #408]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e9c1 2300 	strd	r2, r3, [r1]


    float pwm_left  = fabs(outputLeft);
 80019b8:	4b61      	ldr	r3, [pc, #388]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 80019ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019be:	4610      	mov	r0, r2
 80019c0:	4619      	mov	r1, r3
 80019c2:	f7ff f919 	bl	8000bf8 <__aeabi_d2f>
 80019c6:	ee07 0a90 	vmov	s15, r0
 80019ca:	eef0 7ae7 	vabs.f32	s15, s15
 80019ce:	edc7 7a05 	vstr	s15, [r7, #20]
    float pwm_right = fabs(outputRight);
 80019d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	f7ff f90c 	bl	8000bf8 <__aeabi_d2f>
 80019e0:	ee07 0a90 	vmov	s15, r0
 80019e4:	eef0 7ae7 	vabs.f32	s15, s15
 80019e8:	edc7 7a04 	vstr	s15, [r7, #16]

    pwm_left  = fmax(pwm_left, PWM_MIN);
 80019ec:	6978      	ldr	r0, [r7, #20]
 80019ee:	f7fe fdd3 	bl	8000598 <__aeabi_f2d>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	ed9f 1b48 	vldr	d1, [pc, #288]	@ 8001b18 <Kinematics_SetSpeeds+0x2c8>
 80019fa:	ec43 2b10 	vmov	d0, r2, r3
 80019fe:	f008 fbc7 	bl	800a190 <fmax>
 8001a02:	ec53 2b10 	vmov	r2, r3, d0
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f8f5 	bl	8000bf8 <__aeabi_d2f>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	617b      	str	r3, [r7, #20]
    pwm_left  = fmin(pwm_left, PWM_MAX);
 8001a12:	6978      	ldr	r0, [r7, #20]
 8001a14:	f7fe fdc0 	bl	8000598 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	ed9f 1b3a 	vldr	d1, [pc, #232]	@ 8001b08 <Kinematics_SetSpeeds+0x2b8>
 8001a20:	ec43 2b10 	vmov	d0, r2, r3
 8001a24:	f008 fbde 	bl	800a1e4 <fmin>
 8001a28:	ec53 2b10 	vmov	r2, r3, d0
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f7ff f8e2 	bl	8000bf8 <__aeabi_d2f>
 8001a34:	4603      	mov	r3, r0
 8001a36:	617b      	str	r3, [r7, #20]
    pwm_right = fmax(pwm_right, PWM_MIN);
 8001a38:	6938      	ldr	r0, [r7, #16]
 8001a3a:	f7fe fdad 	bl	8000598 <__aeabi_f2d>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	ed9f 1b35 	vldr	d1, [pc, #212]	@ 8001b18 <Kinematics_SetSpeeds+0x2c8>
 8001a46:	ec43 2b10 	vmov	d0, r2, r3
 8001a4a:	f008 fba1 	bl	800a190 <fmax>
 8001a4e:	ec53 2b10 	vmov	r2, r3, d0
 8001a52:	4610      	mov	r0, r2
 8001a54:	4619      	mov	r1, r3
 8001a56:	f7ff f8cf 	bl	8000bf8 <__aeabi_d2f>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	613b      	str	r3, [r7, #16]
    pwm_right = fmin(pwm_right, PWM_MAX);
 8001a5e:	6938      	ldr	r0, [r7, #16]
 8001a60:	f7fe fd9a 	bl	8000598 <__aeabi_f2d>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8001b08 <Kinematics_SetSpeeds+0x2b8>
 8001a6c:	ec43 2b10 	vmov	d0, r2, r3
 8001a70:	f008 fbb8 	bl	800a1e4 <fmin>
 8001a74:	ec53 2b10 	vmov	r2, r3, d0
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f7ff f8bc 	bl	8000bf8 <__aeabi_d2f>
 8001a80:	4603      	mov	r3, r0
 8001a82:	613b      	str	r3, [r7, #16]


    uint8_t dir_left  = (outputLeft >= 0) ? 0 : 1;
 8001a84:	4b2e      	ldr	r3, [pc, #184]	@ (8001b40 <Kinematics_SetSpeeds+0x2f0>)
 8001a86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	461c      	mov	r4, r3
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	f04f 0300 	mov.w	r3, #0
 8001a96:	f7ff f85d 	bl	8000b54 <__aeabi_dcmpge>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <Kinematics_SetSpeeds+0x254>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	461c      	mov	r4, r3
 8001aa4:	b2e3      	uxtb	r3, r4
 8001aa6:	f083 0301 	eor.w	r3, r3, #1
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	73fb      	strb	r3, [r7, #15]
    uint8_t dir_right = (outputRight >= 0) ? 0 : 1;
 8001aae:	4b25      	ldr	r3, [pc, #148]	@ (8001b44 <Kinematics_SetSpeeds+0x2f4>)
 8001ab0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	461c      	mov	r4, r3
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	f7ff f848 	bl	8000b54 <__aeabi_dcmpge>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <Kinematics_SetSpeeds+0x27e>
 8001aca:	2300      	movs	r3, #0
 8001acc:	461c      	mov	r4, r3
 8001ace:	b2e3      	uxtb	r3, r4
 8001ad0:	f083 0301 	eor.w	r3, r3, #1
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	73bb      	strb	r3, [r7, #14]

    Motor_Control(pwm_left, dir_left, pwm_right, dir_right);
 8001ad8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001adc:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8001ae0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ae4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ae8:	7bbb      	ldrb	r3, [r7, #14]
 8001aea:	7bf9      	ldrb	r1, [r7, #15]
 8001aec:	ee17 2a90 	vmov	r2, s15
 8001af0:	ee17 0a10 	vmov	r0, s14
 8001af4:	f000 fc42 	bl	800237c <Motor_Control>
}
 8001af8:	bf00      	nop
 8001afa:	3720      	adds	r7, #32
 8001afc:	46bd      	mov	sp, r7
 8001afe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b02:	bf00      	nop
 8001b04:	f3af 8000 	nop.w
 8001b08:	00000000 	.word	0x00000000
 8001b0c:	409a8c00 	.word	0x409a8c00
 8001b10:	00000000 	.word	0x00000000
 8001b14:	c09a8c00 	.word	0xc09a8c00
 8001b18:	00000000 	.word	0x00000000
 8001b1c:	405e0000 	.word	0x405e0000
 8001b20:	20000230 	.word	0x20000230
 8001b24:	20000238 	.word	0x20000238
 8001b28:	2000020c 	.word	0x2000020c
 8001b2c:	20000250 	.word	0x20000250
 8001b30:	2000021c 	.word	0x2000021c
 8001b34:	20000258 	.word	0x20000258
 8001b38:	20000260 	.word	0x20000260
 8001b3c:	200002d0 	.word	0x200002d0
 8001b40:	20000240 	.word	0x20000240
 8001b44:	20000248 	.word	0x20000248
 8001b48:	40080000 	.word	0x40080000

08001b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b4c:	b5b0      	push	{r4, r5, r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b52:	f001 f984 	bl	8002e5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b56:	f000 f8bb 	bl	8001cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b5a:	f000 fb61 	bl	8002220 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001b5e:	f000 f93f 	bl	8001de0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b62:	f000 f9ed 	bl	8001f40 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b66:	f000 fa61 	bl	800202c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b6a:	f000 fab5 	bl	80020d8 <MX_TIM4_Init>
  MX_SPI1_Init();
 8001b6e:	f000 f8f9 	bl	8001d64 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001b72:	f000 fb07 	bl	8002184 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001b76:	213c      	movs	r1, #60	@ 0x3c
 8001b78:	4845      	ldr	r0, [pc, #276]	@ (8001c90 <main+0x144>)
 8001b7a:	f003 fde5 	bl	8005748 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001b7e:	213c      	movs	r1, #60	@ 0x3c
 8001b80:	4844      	ldr	r0, [pc, #272]	@ (8001c94 <main+0x148>)
 8001b82:	f003 fde1 	bl	8005748 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001b86:	2100      	movs	r1, #0
 8001b88:	4843      	ldr	r0, [pc, #268]	@ (8001c98 <main+0x14c>)
 8001b8a:	f003 fc37 	bl	80053fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4842      	ldr	r0, [pc, #264]	@ (8001c9c <main+0x150>)
 8001b92:	f003 fc33 	bl	80053fc <HAL_TIM_PWM_Start>


  Encoder_Init(&left_encoder, &htim3);
 8001b96:	493e      	ldr	r1, [pc, #248]	@ (8001c90 <main+0x144>)
 8001b98:	4841      	ldr	r0, [pc, #260]	@ (8001ca0 <main+0x154>)
 8001b9a:	f7ff fd38 	bl	800160e <Encoder_Init>
  Encoder_Init(&right_encoder, &htim4);
 8001b9e:	493d      	ldr	r1, [pc, #244]	@ (8001c94 <main+0x148>)
 8001ba0:	4840      	ldr	r0, [pc, #256]	@ (8001ca4 <main+0x158>)
 8001ba2:	f7ff fd34 	bl	800160e <Encoder_Init>
  Motor_Init(&motorLeft, &htim2, TIM_CHANNEL_1, INA1_GPIO_Port, INA1_Pin, INA2_GPIO_Port, INA2_Pin);
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	9302      	str	r3, [sp, #8]
 8001baa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4938      	ldr	r1, [pc, #224]	@ (8001c9c <main+0x150>)
 8001bbc:	483a      	ldr	r0, [pc, #232]	@ (8001ca8 <main+0x15c>)
 8001bbe:	f000 fbb7 	bl	8002330 <Motor_Init>
  Motor_Init(&motorRight, &htim1, TIM_CHANNEL_1, INB1_GPIO_Port, INB1_Pin, INB2_GPIO_Port, INB2_Pin);
 8001bc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bc6:	9302      	str	r3, [sp, #8]
 8001bc8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bd8:	2200      	movs	r2, #0
 8001bda:	492f      	ldr	r1, [pc, #188]	@ (8001c98 <main+0x14c>)
 8001bdc:	4833      	ldr	r0, [pc, #204]	@ (8001cac <main+0x160>)
 8001bde:	f000 fba7 	bl	8002330 <Motor_Init>
  Kinematics_Init();
 8001be2:	f7ff fda5 	bl	8001730 <Kinematics_Init>
  NRF24_Init();
 8001be6:	f000 fd5f 	bl	80026a8 <NRF24_Init>
  NRF24_RxMode(RxAddress,76);
 8001bea:	214c      	movs	r1, #76	@ 0x4c
 8001bec:	4830      	ldr	r0, [pc, #192]	@ (8001cb0 <main+0x164>)
 8001bee:	f000 fd82 	bl	80026f6 <NRF24_RxMode>


  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8001bf2:	4830      	ldr	r0, [pc, #192]	@ (8001cb4 <main+0x168>)
 8001bf4:	f7fe fb64 	bl	80002c0 <strlen>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c00:	492c      	ldr	r1, [pc, #176]	@ (8001cb4 <main+0x168>)
 8001c02:	482d      	ldr	r0, [pc, #180]	@ (8001cb8 <main+0x16c>)
 8001c04:	f004 fdee 	bl	80067e4 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      if (isDataAvailable(2) == 1)
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f000 fdb3 	bl	8002774 <isDataAvailable>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d10a      	bne.n	8001c2a <main+0xde>
      {
    	  NRF24_Receive(RxData);
 8001c14:	4829      	ldr	r0, [pc, #164]	@ (8001cbc <main+0x170>)
 8001c16:	f000 fdcd 	bl	80027b4 <NRF24_Receive>
    	  memcpy(&vL, &RxData[0], sizeof(float));
 8001c1a:	4b28      	ldr	r3, [pc, #160]	@ (8001cbc <main+0x170>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a28      	ldr	r2, [pc, #160]	@ (8001cc0 <main+0x174>)
 8001c20:	6013      	str	r3, [r2, #0]
          memcpy(&vR, &RxData[4], sizeof(float));
 8001c22:	4b26      	ldr	r3, [pc, #152]	@ (8001cbc <main+0x170>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	4a27      	ldr	r2, [pc, #156]	@ (8001cc4 <main+0x178>)
 8001c28:	6013      	str	r3, [r2, #0]
      }

      snprintf((char *)data, sizeof(data), "vL: %.2f, vR: %.2f\r\n", vL, vR);
 8001c2a:	4b25      	ldr	r3, [pc, #148]	@ (8001cc0 <main+0x174>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe fcb2 	bl	8000598 <__aeabi_f2d>
 8001c34:	4604      	mov	r4, r0
 8001c36:	460d      	mov	r5, r1
 8001c38:	4b22      	ldr	r3, [pc, #136]	@ (8001cc4 <main+0x178>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe fcab 	bl	8000598 <__aeabi_f2d>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c4a:	e9cd 4500 	strd	r4, r5, [sp]
 8001c4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc8 <main+0x17c>)
 8001c50:	2132      	movs	r1, #50	@ 0x32
 8001c52:	481e      	ldr	r0, [pc, #120]	@ (8001ccc <main+0x180>)
 8001c54:	f006 f95c 	bl	8007f10 <sniprintf>
      HAL_UART_Transmit(&huart1, data, strlen((char *)data), 1000);
 8001c58:	481c      	ldr	r0, [pc, #112]	@ (8001ccc <main+0x180>)
 8001c5a:	f7fe fb31 	bl	80002c0 <strlen>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c66:	4919      	ldr	r1, [pc, #100]	@ (8001ccc <main+0x180>)
 8001c68:	4813      	ldr	r0, [pc, #76]	@ (8001cb8 <main+0x16c>)
 8001c6a:	f004 fdbb 	bl	80067e4 <HAL_UART_Transmit>
      Kinematics_SetSpeeds(vL, vR);
 8001c6e:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <main+0x174>)
 8001c70:	edd3 7a00 	vldr	s15, [r3]
 8001c74:	4b13      	ldr	r3, [pc, #76]	@ (8001cc4 <main+0x178>)
 8001c76:	ed93 7a00 	vldr	s14, [r3]
 8001c7a:	eef0 0a47 	vmov.f32	s1, s14
 8001c7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c82:	f7ff fde5 	bl	8001850 <Kinematics_SetSpeeds>
      HAL_Delay(10);
 8001c86:	200a      	movs	r0, #10
 8001c88:	f001 f95a 	bl	8002f40 <HAL_Delay>
      if (isDataAvailable(2) == 1)
 8001c8c:	e7bc      	b.n	8001c08 <main+0xbc>
 8001c8e:	bf00      	nop
 8001c90:	2000043c 	.word	0x2000043c
 8001c94:	20000488 	.word	0x20000488
 8001c98:	200003a4 	.word	0x200003a4
 8001c9c:	200003f0 	.word	0x200003f0
 8001ca0:	2000020c 	.word	0x2000020c
 8001ca4:	2000021c 	.word	0x2000021c
 8001ca8:	200005c4 	.word	0x200005c4
 8001cac:	200005dc 	.word	0x200005dc
 8001cb0:	20000000 	.word	0x20000000
 8001cb4:	20000008 	.word	0x20000008
 8001cb8:	200004d4 	.word	0x200004d4
 8001cbc:	20000570 	.word	0x20000570
 8001cc0:	20000568 	.word	0x20000568
 8001cc4:	2000056c 	.word	0x2000056c
 8001cc8:	0800a2a8 	.word	0x0800a2a8
 8001ccc:	20000590 	.word	0x20000590

08001cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b094      	sub	sp, #80	@ 0x50
 8001cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd6:	f107 0318 	add.w	r3, r7, #24
 8001cda:	2238      	movs	r2, #56	@ 0x38
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f006 f98d 	bl	8007ffe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f001 fbc4 	bl	8003480 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d02:	2302      	movs	r3, #2
 8001d04:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d06:	2303      	movs	r3, #3
 8001d08:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001d0e:	2355      	movs	r3, #85	@ 0x55
 8001d10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d12:	2302      	movs	r3, #2
 8001d14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d16:	2302      	movs	r3, #2
 8001d18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d1e:	f107 0318 	add.w	r3, r7, #24
 8001d22:	4618      	mov	r0, r3
 8001d24:	f001 fc60 	bl	80035e8 <HAL_RCC_OscConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001d2e:	f000 faf9 	bl	8002324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d32:	230f      	movs	r3, #15
 8001d34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d36:	2303      	movs	r3, #3
 8001d38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f001 ff5e 	bl	8003c0c <HAL_RCC_ClockConfig>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001d56:	f000 fae5 	bl	8002324 <Error_Handler>
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	3750      	adds	r7, #80	@ 0x50
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <MX_SPI1_Init+0x78>)
 8001d6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d7e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001d82:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d8a:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d96:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001d9a:	2220      	movs	r2, #32
 8001d9c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001db0:	4b09      	ldr	r3, [pc, #36]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001db2:	2207      	movs	r2, #7
 8001db4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001db6:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dc2:	4805      	ldr	r0, [pc, #20]	@ (8001dd8 <MX_SPI1_Init+0x74>)
 8001dc4:	f002 fb2e 	bl	8004424 <HAL_SPI_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001dce:	f000 faa9 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000340 	.word	0x20000340
 8001ddc:	40013000 	.word	0x40013000

08001de0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b09c      	sub	sp, #112	@ 0x70
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001de6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e00:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
 8001e10:	615a      	str	r2, [r3, #20]
 8001e12:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	2234      	movs	r2, #52	@ 0x34
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f006 f8ef 	bl	8007ffe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e20:	4b45      	ldr	r3, [pc, #276]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e22:	4a46      	ldr	r2, [pc, #280]	@ (8001f3c <MX_TIM1_Init+0x15c>)
 8001e24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e26:	4b44      	ldr	r3, [pc, #272]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2c:	4b42      	ldr	r3, [pc, #264]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1699;
 8001e32:	4b41      	ldr	r3, [pc, #260]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e34:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001e38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e40:	4b3d      	ldr	r3, [pc, #244]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e46:	4b3c      	ldr	r3, [pc, #240]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e4c:	483a      	ldr	r0, [pc, #232]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e4e:	f003 fa1d 	bl	800528c <HAL_TIM_Base_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001e58:	f000 fa64 	bl	8002324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e60:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e62:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001e66:	4619      	mov	r1, r3
 8001e68:	4833      	ldr	r0, [pc, #204]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e6a:	f003 fe0f 	bl	8005a8c <HAL_TIM_ConfigClockSource>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e74:	f000 fa56 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e78:	482f      	ldr	r0, [pc, #188]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e7a:	f003 fa5e 	bl	800533a <HAL_TIM_PWM_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001e84:	f000 fa4e 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4827      	ldr	r0, [pc, #156]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001e9c:	f004 fb44 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001ea6:	f000 fa3d 	bl	8002324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eaa:	2360      	movs	r3, #96	@ 0x60
 8001eac:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ec6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001eca:	2200      	movs	r2, #0
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481a      	ldr	r0, [pc, #104]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001ed0:	f003 fcc8 	bl	8005864 <HAL_TIM_PWM_ConfigChannel>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001eda:	f000 fa23 	bl	8002324 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ef2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ef6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f16:	1d3b      	adds	r3, r7, #4
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4807      	ldr	r0, [pc, #28]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001f1c:	f004 fb86 	bl	800662c <HAL_TIMEx_ConfigBreakDeadTime>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001f26:	f000 f9fd 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f2a:	4803      	ldr	r0, [pc, #12]	@ (8001f38 <MX_TIM1_Init+0x158>)
 8001f2c:	f000 fd96 	bl	8002a5c <HAL_TIM_MspPostInit>

}
 8001f30:	bf00      	nop
 8001f32:	3770      	adds	r7, #112	@ 0x70
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200003a4 	.word	0x200003a4
 8001f3c:	40012c00 	.word	0x40012c00

08001f40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08e      	sub	sp, #56	@ 0x38
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f54:	f107 031c 	add.w	r3, r7, #28
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f60:	463b      	mov	r3, r7
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
 8001f6c:	611a      	str	r2, [r3, #16]
 8001f6e:	615a      	str	r2, [r3, #20]
 8001f70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f72:	4b2d      	ldr	r3, [pc, #180]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f78:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f80:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1699;
 8001f86:	4b28      	ldr	r3, [pc, #160]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f88:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001f8c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8e:	4b26      	ldr	r3, [pc, #152]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f94:	4b24      	ldr	r3, [pc, #144]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f9a:	4823      	ldr	r0, [pc, #140]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001f9c:	f003 f976 	bl	800528c <HAL_TIM_Base_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001fa6:	f000 f9bd 	bl	8002324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001faa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fb0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	481c      	ldr	r0, [pc, #112]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001fb8:	f003 fd68 	bl	8005a8c <HAL_TIM_ConfigClockSource>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001fc2:	f000 f9af 	bl	8002324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fc6:	4818      	ldr	r0, [pc, #96]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001fc8:	f003 f9b7 	bl	800533a <HAL_TIM_PWM_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001fd2:	f000 f9a7 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4810      	ldr	r0, [pc, #64]	@ (8002028 <MX_TIM2_Init+0xe8>)
 8001fe6:	f004 fa9f 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001ff0:	f000 f998 	bl	8002324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ff4:	2360      	movs	r3, #96	@ 0x60
 8001ff6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002004:	463b      	mov	r3, r7
 8002006:	2200      	movs	r2, #0
 8002008:	4619      	mov	r1, r3
 800200a:	4807      	ldr	r0, [pc, #28]	@ (8002028 <MX_TIM2_Init+0xe8>)
 800200c:	f003 fc2a 	bl	8005864 <HAL_TIM_PWM_ConfigChannel>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002016:	f000 f985 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800201a:	4803      	ldr	r0, [pc, #12]	@ (8002028 <MX_TIM2_Init+0xe8>)
 800201c:	f000 fd1e 	bl	8002a5c <HAL_TIM_MspPostInit>

}
 8002020:	bf00      	nop
 8002022:	3738      	adds	r7, #56	@ 0x38
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	200003f0 	.word	0x200003f0

0800202c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08c      	sub	sp, #48	@ 0x30
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002032:	f107 030c 	add.w	r3, r7, #12
 8002036:	2224      	movs	r2, #36	@ 0x24
 8002038:	2100      	movs	r1, #0
 800203a:	4618      	mov	r0, r3
 800203c:	f005 ffdf 	bl	8007ffe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002040:	463b      	mov	r3, r7
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800204a:	4b21      	ldr	r3, [pc, #132]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 800204c:	4a21      	ldr	r2, [pc, #132]	@ (80020d4 <MX_TIM3_Init+0xa8>)
 800204e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002050:	4b1f      	ldr	r3, [pc, #124]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 8002052:	2200      	movs	r2, #0
 8002054:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002056:	4b1e      	ldr	r3, [pc, #120]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 8002058:	2200      	movs	r2, #0
 800205a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800205c:	4b1c      	ldr	r3, [pc, #112]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 800205e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002062:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002064:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 8002066:	2200      	movs	r2, #0
 8002068:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206a:	4b19      	ldr	r3, [pc, #100]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 800206c:	2200      	movs	r2, #0
 800206e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002070:	2303      	movs	r3, #3
 8002072:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002078:	2301      	movs	r3, #1
 800207a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800207c:	2300      	movs	r3, #0
 800207e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002084:	2300      	movs	r3, #0
 8002086:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002088:	2301      	movs	r3, #1
 800208a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002094:	f107 030c 	add.w	r3, r7, #12
 8002098:	4619      	mov	r1, r3
 800209a:	480d      	ldr	r0, [pc, #52]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 800209c:	f003 faae 	bl	80055fc <HAL_TIM_Encoder_Init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80020a6:	f000 f93d 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020b2:	463b      	mov	r3, r7
 80020b4:	4619      	mov	r1, r3
 80020b6:	4806      	ldr	r0, [pc, #24]	@ (80020d0 <MX_TIM3_Init+0xa4>)
 80020b8:	f004 fa36 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80020c2:	f000 f92f 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020c6:	bf00      	nop
 80020c8:	3730      	adds	r7, #48	@ 0x30
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	2000043c 	.word	0x2000043c
 80020d4:	40000400 	.word	0x40000400

080020d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08c      	sub	sp, #48	@ 0x30
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	2224      	movs	r2, #36	@ 0x24
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f005 ff89 	bl	8007ffe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	463b      	mov	r3, r7
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020f6:	4b21      	ldr	r3, [pc, #132]	@ (800217c <MX_TIM4_Init+0xa4>)
 80020f8:	4a21      	ldr	r2, [pc, #132]	@ (8002180 <MX_TIM4_Init+0xa8>)
 80020fa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80020fc:	4b1f      	ldr	r3, [pc, #124]	@ (800217c <MX_TIM4_Init+0xa4>)
 80020fe:	2200      	movs	r2, #0
 8002100:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002102:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <MX_TIM4_Init+0xa4>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002108:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <MX_TIM4_Init+0xa4>)
 800210a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800210e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002110:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <MX_TIM4_Init+0xa4>)
 8002112:	2200      	movs	r2, #0
 8002114:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002116:	4b19      	ldr	r3, [pc, #100]	@ (800217c <MX_TIM4_Init+0xa4>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800211c:	2303      	movs	r3, #3
 800211e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002124:	2301      	movs	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002128:	2300      	movs	r3, #0
 800212a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002130:	2300      	movs	r3, #0
 8002132:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002134:	2301      	movs	r3, #1
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002138:	2300      	movs	r3, #0
 800213a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	4619      	mov	r1, r3
 8002146:	480d      	ldr	r0, [pc, #52]	@ (800217c <MX_TIM4_Init+0xa4>)
 8002148:	f003 fa58 	bl	80055fc <HAL_TIM_Encoder_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002152:	f000 f8e7 	bl	8002324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800215e:	463b      	mov	r3, r7
 8002160:	4619      	mov	r1, r3
 8002162:	4806      	ldr	r0, [pc, #24]	@ (800217c <MX_TIM4_Init+0xa4>)
 8002164:	f004 f9e0 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800216e:	f000 f8d9 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	3730      	adds	r7, #48	@ 0x30
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20000488 	.word	0x20000488
 8002180:	40000800 	.word	0x40000800

08002184 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002188:	4b22      	ldr	r3, [pc, #136]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 800218a:	4a23      	ldr	r2, [pc, #140]	@ (8002218 <MX_USART1_UART_Init+0x94>)
 800218c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 800218e:	4b21      	ldr	r3, [pc, #132]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 8002190:	4a22      	ldr	r2, [pc, #136]	@ (800221c <MX_USART1_UART_Init+0x98>)
 8002192:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002194:	4b1f      	ldr	r3, [pc, #124]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800219a:	4b1e      	ldr	r3, [pc, #120]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021a8:	220c      	movs	r2, #12
 80021aa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ac:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b2:	4b18      	ldr	r3, [pc, #96]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021b8:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021be:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c4:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ca:	4812      	ldr	r0, [pc, #72]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021cc:	f004 faba 	bl	8006744 <HAL_UART_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80021d6:	f000 f8a5 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021da:	2100      	movs	r1, #0
 80021dc:	480d      	ldr	r0, [pc, #52]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021de:	f005 f8b3 	bl	8007348 <HAL_UARTEx_SetTxFifoThreshold>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 80021e8:	f000 f89c 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ec:	2100      	movs	r1, #0
 80021ee:	4809      	ldr	r0, [pc, #36]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 80021f0:	f005 f8e8 	bl	80073c4 <HAL_UARTEx_SetRxFifoThreshold>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 80021fa:	f000 f893 	bl	8002324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021fe:	4805      	ldr	r0, [pc, #20]	@ (8002214 <MX_USART1_UART_Init+0x90>)
 8002200:	f005 f869 	bl	80072d6 <HAL_UARTEx_DisableFifoMode>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 800220a:	f000 f88b 	bl	8002324 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200004d4 	.word	0x200004d4
 8002218:	40013800 	.word	0x40013800
 800221c:	000f4240 	.word	0x000f4240

08002220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08a      	sub	sp, #40	@ 0x28
 8002224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]
 8002232:	60da      	str	r2, [r3, #12]
 8002234:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002236:	4b38      	ldr	r3, [pc, #224]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223a:	4a37      	ldr	r2, [pc, #220]	@ (8002318 <MX_GPIO_Init+0xf8>)
 800223c:	f043 0320 	orr.w	r3, r3, #32
 8002240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002242:	4b35      	ldr	r3, [pc, #212]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800224e:	4b32      	ldr	r3, [pc, #200]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002252:	4a31      	ldr	r2, [pc, #196]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800225a:	4b2f      	ldr	r3, [pc, #188]	@ (8002318 <MX_GPIO_Init+0xf8>)
 800225c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002266:	4b2c      	ldr	r3, [pc, #176]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226a:	4a2b      	ldr	r2, [pc, #172]	@ (8002318 <MX_GPIO_Init+0xf8>)
 800226c:	f043 0304 	orr.w	r3, r3, #4
 8002270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002272:	4b29      	ldr	r3, [pc, #164]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227e:	4b26      	ldr	r3, [pc, #152]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002282:	4a25      	ldr	r2, [pc, #148]	@ (8002318 <MX_GPIO_Init+0xf8>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800228a:	4b23      	ldr	r3, [pc, #140]	@ (8002318 <MX_GPIO_Init+0xf8>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin, GPIO_PIN_RESET);
 8002296:	2200      	movs	r2, #0
 8002298:	f240 6106 	movw	r1, #1542	@ 0x606
 800229c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a0:	f001 f8d6 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 80022a4:	2200      	movs	r2, #0
 80022a6:	2103      	movs	r1, #3
 80022a8:	481c      	ldr	r0, [pc, #112]	@ (800231c <MX_GPIO_Init+0xfc>)
 80022aa:	f001 f8d1 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2140      	movs	r1, #64	@ 0x40
 80022b2:	481b      	ldr	r0, [pc, #108]	@ (8002320 <MX_GPIO_Init+0x100>)
 80022b4:	f001 f8cc 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INA1_Pin INA2_Pin INB1_Pin INB2_Pin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin|INB1_Pin|INB2_Pin;
 80022b8:	f240 6306 	movw	r3, #1542	@ 0x606
 80022bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022be:	2301      	movs	r3, #1
 80022c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022d4:	f000 ff3a 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 80022d8:	2303      	movs	r3, #3
 80022da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022dc:	2301      	movs	r3, #1
 80022de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e4:	2300      	movs	r3, #0
 80022e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	4619      	mov	r1, r3
 80022ee:	480b      	ldr	r0, [pc, #44]	@ (800231c <MX_GPIO_Init+0xfc>)
 80022f0:	f000 ff2c 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80022f4:	2340      	movs	r3, #64	@ 0x40
 80022f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f8:	2301      	movs	r3, #1
 80022fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002300:	2300      	movs	r3, #0
 8002302:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	4619      	mov	r1, r3
 800230a:	4805      	ldr	r0, [pc, #20]	@ (8002320 <MX_GPIO_Init+0x100>)
 800230c:	f000 ff1e 	bl	800314c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000
 800231c:	48000400 	.word	0x48000400
 8002320:	48000800 	.word	0x48000800

08002324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
}
 800232a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800232c:	bf00      	nop
 800232e:	e7fd      	b.n	800232c <Error_Handler+0x8>

08002330 <Motor_Init>:
Motor_t motorLeft;
Motor_t motorRight;

void Motor_Init(Motor_t *motor, TIM_HandleTypeDef *pwm_timer, uint32_t pwm_channel,
                GPIO_TypeDef *gpio_port1, uint16_t gpio_pin1,
                GPIO_TypeDef *gpio_port2, uint16_t gpio_pin2) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	603b      	str	r3, [r7, #0]
    motor->pwm_timer = pwm_timer;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	601a      	str	r2, [r3, #0]
    motor->pwm_channel = pwm_channel;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	605a      	str	r2, [r3, #4]
    motor->gpio_port1 = gpio_port1;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	609a      	str	r2, [r3, #8]
    motor->gpio_pin1 = gpio_pin1;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8b3a      	ldrh	r2, [r7, #24]
 8002354:	819a      	strh	r2, [r3, #12]
    motor->gpio_port2 = gpio_port2;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	69fa      	ldr	r2, [r7, #28]
 800235a:	611a      	str	r2, [r3, #16]
    motor->gpio_pin2 = gpio_pin2;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8c3a      	ldrh	r2, [r7, #32]
 8002360:	829a      	strh	r2, [r3, #20]

    HAL_TIM_PWM_Start(motor->pwm_timer, motor->pwm_channel);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4619      	mov	r1, r3
 800236c:	4610      	mov	r0, r2
 800236e:	f003 f845 	bl	80053fc <HAL_TIM_PWM_Start>
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <Motor_Control>:

void Motor_Control(uint32_t pwm_left, uint8_t dir_left, uint32_t pwm_right, uint8_t dir_right) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	461a      	mov	r2, r3
 8002388:	460b      	mov	r3, r1
 800238a:	72fb      	strb	r3, [r7, #11]
 800238c:	4613      	mov	r3, r2
 800238e:	72bb      	strb	r3, [r7, #10]
       pinos de direção: PA9 (dir_right), PA10 (!dir_right) (exemplo)
     Ajuste conforme seu hardware.
    */

    // Motor Esquerdo
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_left);
 8002390:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <Motor_Control+0x7c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, (GPIO_PinState)(dir_left));
 8002398:	7afb      	ldrb	r3, [r7, #11]
 800239a:	461a      	mov	r2, r3
 800239c:	2102      	movs	r1, #2
 800239e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023a2:	f001 f855 	bl	8003450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, (GPIO_PinState)(!dir_left));
 80023a6:	7afb      	ldrb	r3, [r7, #11]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bf0c      	ite	eq
 80023ac:	2301      	moveq	r3, #1
 80023ae:	2300      	movne	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	461a      	mov	r2, r3
 80023b4:	2104      	movs	r1, #4
 80023b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ba:	f001 f849 	bl	8003450 <HAL_GPIO_WritePin>

    // Motor Direito
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_right);
 80023be:	4b0f      	ldr	r3, [pc, #60]	@ (80023fc <Motor_Control+0x80>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,  (GPIO_PinState)(dir_right));
 80023c6:	7abb      	ldrb	r3, [r7, #10]
 80023c8:	461a      	mov	r2, r3
 80023ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023d2:	f001 f83d 	bl	8003450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, (GPIO_PinState)(!dir_right));
 80023d6:	7abb      	ldrb	r3, [r7, #10]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	461a      	mov	r2, r3
 80023e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ec:	f001 f830 	bl	8003450 <HAL_GPIO_WritePin>
}
 80023f0:	bf00      	nop
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	200003f0 	.word	0x200003f0
 80023fc:	200003a4 	.word	0x200003a4

08002400 <CS_Select>:
#define NRF24_CSN_PORT   GPIOB
#define NRF24_CSN_PIN    GPIO_PIN_0


void CS_Select (void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	2101      	movs	r1, #1
 8002408:	4802      	ldr	r0, [pc, #8]	@ (8002414 <CS_Select+0x14>)
 800240a:	f001 f821 	bl	8003450 <HAL_GPIO_WritePin>
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	48000400 	.word	0x48000400

08002418 <CS_UnSelect>:

void CS_UnSelect (void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
 800241c:	2201      	movs	r2, #1
 800241e:	2101      	movs	r1, #1
 8002420:	4802      	ldr	r0, [pc, #8]	@ (800242c <CS_UnSelect+0x14>)
 8002422:	f001 f815 	bl	8003450 <HAL_GPIO_WritePin>
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	48000400 	.word	0x48000400

08002430 <CE_Enable>:


void CE_Enable (void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 8002434:	2201      	movs	r2, #1
 8002436:	2102      	movs	r1, #2
 8002438:	4802      	ldr	r0, [pc, #8]	@ (8002444 <CE_Enable+0x14>)
 800243a:	f001 f809 	bl	8003450 <HAL_GPIO_WritePin>
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	48000400 	.word	0x48000400

08002448 <CE_Disable>:

void CE_Disable (void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
 800244c:	2200      	movs	r2, #0
 800244e:	2102      	movs	r1, #2
 8002450:	4802      	ldr	r0, [pc, #8]	@ (800245c <CE_Disable+0x14>)
 8002452:	f000 fffd 	bl	8003450 <HAL_GPIO_WritePin>
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	48000400 	.word	0x48000400

08002460 <nrf24_WriteReg>:



// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	460a      	mov	r2, r1
 800246a:	71fb      	strb	r3, [r7, #7]
 800246c:	4613      	mov	r3, r2
 800246e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	f043 0320 	orr.w	r3, r3, #32
 8002476:	b2db      	uxtb	r3, r3
 8002478:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 800247a:	79bb      	ldrb	r3, [r7, #6]
 800247c:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 800247e:	f7ff ffbf 	bl	8002400 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 8002482:	f107 010c 	add.w	r1, r7, #12
 8002486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248a:	2202      	movs	r2, #2
 800248c:	4804      	ldr	r0, [pc, #16]	@ (80024a0 <nrf24_WriteReg+0x40>)
 800248e:	f002 f874 	bl	800457a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8002492:	f7ff ffc1 	bl	8002418 <CS_UnSelect>
}
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000340 	.word	0x20000340

080024a4 <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	4603      	mov	r3, r0
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
 80024b0:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	f043 0320 	orr.w	r3, r3, #32
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 80024bc:	f7ff ffa0 	bl	8002400 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 80024c0:	f107 0114 	add.w	r1, r7, #20
 80024c4:	2364      	movs	r3, #100	@ 0x64
 80024c6:	2201      	movs	r2, #1
 80024c8:	4808      	ldr	r0, [pc, #32]	@ (80024ec <nrf24_WriteRegMulti+0x48>)
 80024ca:	f002 f856 	bl	800457a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024d6:	68b9      	ldr	r1, [r7, #8]
 80024d8:	4804      	ldr	r0, [pc, #16]	@ (80024ec <nrf24_WriteRegMulti+0x48>)
 80024da:	f002 f84e 	bl	800457a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80024de:	f7ff ff9b 	bl	8002418 <CS_UnSelect>
}
 80024e2:	bf00      	nop
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000340 	.word	0x20000340

080024f0 <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 80024fe:	f7ff ff7f 	bl	8002400 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 8002502:	1df9      	adds	r1, r7, #7
 8002504:	2364      	movs	r3, #100	@ 0x64
 8002506:	2201      	movs	r2, #1
 8002508:	4808      	ldr	r0, [pc, #32]	@ (800252c <nrf24_ReadReg+0x3c>)
 800250a:	f002 f836 	bl	800457a <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 800250e:	f107 010f 	add.w	r1, r7, #15
 8002512:	2364      	movs	r3, #100	@ 0x64
 8002514:	2201      	movs	r2, #1
 8002516:	4805      	ldr	r0, [pc, #20]	@ (800252c <nrf24_ReadReg+0x3c>)
 8002518:	f002 f9a5 	bl	8004866 <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 800251c:	f7ff ff7c 	bl	8002418 <CS_UnSelect>

	return data;
 8002520:	7bfb      	ldrb	r3, [r7, #15]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000340 	.word	0x20000340

08002530 <nrfsendCmd>:
}


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 800253a:	f7ff ff61 	bl	8002400 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 800253e:	1df9      	adds	r1, r7, #7
 8002540:	2364      	movs	r3, #100	@ 0x64
 8002542:	2201      	movs	r2, #1
 8002544:	4804      	ldr	r0, [pc, #16]	@ (8002558 <nrfsendCmd+0x28>)
 8002546:	f002 f818 	bl	800457a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 800254a:	f7ff ff65 	bl	8002418 <CS_UnSelect>
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000340 	.word	0x20000340

0800255c <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	2b07      	cmp	r3, #7
 800256a:	d104      	bne.n	8002576 <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 800256c:	2100      	movs	r1, #0
 800256e:	2007      	movs	r0, #7
 8002570:	f7ff ff76 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 8002574:	e090      	b.n	8002698 <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b17      	cmp	r3, #23
 800257a:	d104      	bne.n	8002586 <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 800257c:	2111      	movs	r1, #17
 800257e:	2017      	movs	r0, #23
 8002580:	f7ff ff6e 	bl	8002460 <nrf24_WriteReg>
}
 8002584:	e088      	b.n	8002698 <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 8002586:	2108      	movs	r1, #8
 8002588:	2000      	movs	r0, #0
 800258a:	f7ff ff69 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 800258e:	213f      	movs	r1, #63	@ 0x3f
 8002590:	2001      	movs	r0, #1
 8002592:	f7ff ff65 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 8002596:	2103      	movs	r1, #3
 8002598:	2002      	movs	r0, #2
 800259a:	f7ff ff61 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 800259e:	2103      	movs	r1, #3
 80025a0:	2003      	movs	r0, #3
 80025a2:	f7ff ff5d 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x03);
 80025a6:	2103      	movs	r1, #3
 80025a8:	2004      	movs	r0, #4
 80025aa:	f7ff ff59 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 80025ae:	2102      	movs	r1, #2
 80025b0:	2005      	movs	r0, #5
 80025b2:	f7ff ff55 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 80025b6:	210e      	movs	r1, #14
 80025b8:	2006      	movs	r0, #6
 80025ba:	f7ff ff51 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);
 80025be:	2100      	movs	r1, #0
 80025c0:	2007      	movs	r0, #7
 80025c2:	f7ff ff4d 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 80025c6:	2100      	movs	r1, #0
 80025c8:	2008      	movs	r0, #8
 80025ca:	f7ff ff49 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);
 80025ce:	2100      	movs	r1, #0
 80025d0:	2009      	movs	r0, #9
 80025d2:	f7ff ff45 	bl	8002460 <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80025d6:	4a32      	ldr	r2, [pc, #200]	@ (80026a0 <nrf24_reset+0x144>)
 80025d8:	f107 0318 	add.w	r3, r7, #24
 80025dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025e0:	6018      	str	r0, [r3, #0]
 80025e2:	3304      	adds	r3, #4
 80025e4:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 80025e6:	f107 0318 	add.w	r3, r7, #24
 80025ea:	2205      	movs	r2, #5
 80025ec:	4619      	mov	r1, r3
 80025ee:	200a      	movs	r0, #10
 80025f0:	f7ff ff58 	bl	80024a4 <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 80025f4:	4a2b      	ldr	r2, [pc, #172]	@ (80026a4 <nrf24_reset+0x148>)
 80025f6:	f107 0310 	add.w	r3, r7, #16
 80025fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025fe:	6018      	str	r0, [r3, #0]
 8002600:	3304      	adds	r3, #4
 8002602:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8002604:	f107 0310 	add.w	r3, r7, #16
 8002608:	2205      	movs	r2, #5
 800260a:	4619      	mov	r1, r3
 800260c:	200b      	movs	r0, #11
 800260e:	f7ff ff49 	bl	80024a4 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 8002612:	21c3      	movs	r1, #195	@ 0xc3
 8002614:	200c      	movs	r0, #12
 8002616:	f7ff ff23 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 800261a:	21c4      	movs	r1, #196	@ 0xc4
 800261c:	200d      	movs	r0, #13
 800261e:	f7ff ff1f 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 8002622:	21c5      	movs	r1, #197	@ 0xc5
 8002624:	200e      	movs	r0, #14
 8002626:	f7ff ff1b 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 800262a:	21c6      	movs	r1, #198	@ 0xc6
 800262c:	200f      	movs	r0, #15
 800262e:	f7ff ff17 	bl	8002460 <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8002632:	4a1b      	ldr	r2, [pc, #108]	@ (80026a0 <nrf24_reset+0x144>)
 8002634:	f107 0308 	add.w	r3, r7, #8
 8002638:	e892 0003 	ldmia.w	r2, {r0, r1}
 800263c:	6018      	str	r0, [r3, #0]
 800263e:	3304      	adds	r3, #4
 8002640:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 8002642:	f107 0308 	add.w	r3, r7, #8
 8002646:	2205      	movs	r2, #5
 8002648:	4619      	mov	r1, r3
 800264a:	2010      	movs	r0, #16
 800264c:	f7ff ff2a 	bl	80024a4 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 8002650:	2100      	movs	r1, #0
 8002652:	2011      	movs	r0, #17
 8002654:	f7ff ff04 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 8002658:	2100      	movs	r1, #0
 800265a:	2012      	movs	r0, #18
 800265c:	f7ff ff00 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 8002660:	2100      	movs	r1, #0
 8002662:	2013      	movs	r0, #19
 8002664:	f7ff fefc 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 8002668:	2100      	movs	r1, #0
 800266a:	2014      	movs	r0, #20
 800266c:	f7ff fef8 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 8002670:	2100      	movs	r1, #0
 8002672:	2015      	movs	r0, #21
 8002674:	f7ff fef4 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 8002678:	2100      	movs	r1, #0
 800267a:	2016      	movs	r0, #22
 800267c:	f7ff fef0 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 8002680:	2111      	movs	r1, #17
 8002682:	2017      	movs	r0, #23
 8002684:	f7ff feec 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 8002688:	2100      	movs	r1, #0
 800268a:	201c      	movs	r0, #28
 800268c:	f7ff fee8 	bl	8002460 <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 8002690:	2100      	movs	r1, #0
 8002692:	201d      	movs	r0, #29
 8002694:	f7ff fee4 	bl	8002460 <nrf24_WriteReg>
}
 8002698:	bf00      	nop
 800269a:	3720      	adds	r7, #32
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	0800a2c0 	.word	0x0800a2c0
 80026a4:	0800a2c8 	.word	0x0800a2c8

080026a8 <NRF24_Init>:




void NRF24_Init (void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 80026ac:	f7ff fecc 	bl	8002448 <CE_Disable>


	// reset everything
	nrf24_reset (0);
 80026b0:	2000      	movs	r0, #0
 80026b2:	f7ff ff53 	bl	800255c <nrf24_reset>

	nrf24_WriteReg(CONFIG, 0);  // will be configured later
 80026b6:	2100      	movs	r1, #0
 80026b8:	2000      	movs	r0, #0
 80026ba:	f7ff fed1 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg(EN_AA, 0);  // No Auto ACK
 80026be:	2100      	movs	r1, #0
 80026c0:	2001      	movs	r0, #1
 80026c2:	f7ff fecd 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 80026c6:	2100      	movs	r1, #0
 80026c8:	2002      	movs	r0, #2
 80026ca:	f7ff fec9 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 80026ce:	2103      	movs	r1, #3
 80026d0:	2003      	movs	r0, #3
 80026d2:	f7ff fec5 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_RETR, 0);   // No retransmission
 80026d6:	2100      	movs	r1, #0
 80026d8:	2004      	movs	r0, #4
 80026da:	f7ff fec1 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX
 80026de:	2100      	movs	r1, #0
 80026e0:	2005      	movs	r0, #5
 80026e2:	f7ff febd 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (RF_SETUP, 0x0E);   // Power= 0db, data rate = 2Mbps
 80026e6:	210e      	movs	r1, #14
 80026e8:	2006      	movs	r0, #6
 80026ea:	f7ff feb9 	bl	8002460 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 80026ee:	f7ff fe9f 	bl	8002430 <CE_Enable>

}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <NRF24_RxMode>:
	return 0;
}


void NRF24_RxMode (uint8_t *Address, uint8_t channel)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b084      	sub	sp, #16
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	460b      	mov	r3, r1
 8002700:	70fb      	strb	r3, [r7, #3]
	// disable the chip before configuring the device
	CE_Disable();
 8002702:	f7ff fea1 	bl	8002448 <CE_Disable>

	nrf24_reset (STATUS);
 8002706:	2007      	movs	r0, #7
 8002708:	f7ff ff28 	bl	800255c <nrf24_reset>

	nrf24_WriteReg (RF_CH, channel);  // select the channel
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	4619      	mov	r1, r3
 8002710:	2005      	movs	r0, #5
 8002712:	f7ff fea5 	bl	8002460 <nrf24_WriteReg>

	// select data pipe 2
	uint8_t en_rxaddr = nrf24_ReadReg(EN_RXADDR);
 8002716:	2002      	movs	r0, #2
 8002718:	f7ff feea 	bl	80024f0 <nrf24_ReadReg>
 800271c:	4603      	mov	r3, r0
 800271e:	73fb      	strb	r3, [r7, #15]
	en_rxaddr = en_rxaddr | (1<<2);
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	f043 0304 	orr.w	r3, r3, #4
 8002726:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg (EN_RXADDR, en_rxaddr);
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	4619      	mov	r1, r3
 800272c:	2002      	movs	r0, #2
 800272e:	f7ff fe97 	bl	8002460 <nrf24_WriteReg>
	 * Pipe 1 ADDR = 0xAABBCCDD11
	 * Pipe 2 ADDR = 0xAABBCCDD22
	 * Pipe 3 ADDR = 0xAABBCCDD33
	 *
	 */
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);  // Write the Pipe1 address
 8002732:	2205      	movs	r2, #5
 8002734:	6879      	ldr	r1, [r7, #4]
 8002736:	200b      	movs	r0, #11
 8002738:	f7ff feb4 	bl	80024a4 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address
 800273c:	21ee      	movs	r1, #238	@ 0xee
 800273e:	200c      	movs	r0, #12
 8002740:	f7ff fe8e 	bl	8002460 <nrf24_WriteReg>

	nrf24_WriteReg (RX_PW_P2, 32);   // 32 bit payload size for pipe 2
 8002744:	2120      	movs	r1, #32
 8002746:	2013      	movs	r0, #19
 8002748:	f7ff fe8a 	bl	8002460 <nrf24_WriteReg>


	// power up the device in Rx mode
	uint8_t config = nrf24_ReadReg(CONFIG);
 800274c:	2000      	movs	r0, #0
 800274e:	f7ff fecf 	bl	80024f0 <nrf24_ReadReg>
 8002752:	4603      	mov	r3, r0
 8002754:	73bb      	strb	r3, [r7, #14]
	config = config | (1<<1) | (1<<0);
 8002756:	7bbb      	ldrb	r3, [r7, #14]
 8002758:	f043 0303 	orr.w	r3, r3, #3
 800275c:	73bb      	strb	r3, [r7, #14]
	nrf24_WriteReg (CONFIG, config);
 800275e:	7bbb      	ldrb	r3, [r7, #14]
 8002760:	4619      	mov	r1, r3
 8002762:	2000      	movs	r0, #0
 8002764:	f7ff fe7c 	bl	8002460 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8002768:	f7ff fe62 	bl	8002430 <CE_Enable>
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <isDataAvailable>:


uint8_t isDataAvailable (int pipenum)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	uint8_t status = nrf24_ReadReg(STATUS);
 800277c:	2007      	movs	r0, #7
 800277e:	f7ff feb7 	bl	80024f0 <nrf24_ReadReg>
 8002782:	4603      	mov	r3, r0
 8002784:	73fb      	strb	r3, [r7, #15]

	if ((status&(1<<6))&&(status&(pipenum<<1)))
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00b      	beq.n	80027a8 <isDataAvailable+0x34>
 8002790:	7bfa      	ldrb	r2, [r7, #15]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	4013      	ands	r3, r2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <isDataAvailable+0x34>
	{

		nrf24_WriteReg(STATUS, (1<<6));
 800279c:	2140      	movs	r1, #64	@ 0x40
 800279e:	2007      	movs	r0, #7
 80027a0:	f7ff fe5e 	bl	8002460 <nrf24_WriteReg>

		return 1;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <isDataAvailable+0x36>
	}

	return 0;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <NRF24_Receive>:


void NRF24_Receive (uint8_t *data)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	73fb      	strb	r3, [r7, #15]

	// select the device
	CS_Select();
 80027c0:	f7ff fe1e 	bl	8002400 <CS_Select>

	// payload command
	cmdtosend = R_RX_PAYLOAD;
 80027c4:	2361      	movs	r3, #97	@ 0x61
 80027c6:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 80027c8:	f107 010f 	add.w	r1, r7, #15
 80027cc:	2364      	movs	r3, #100	@ 0x64
 80027ce:	2201      	movs	r2, #1
 80027d0:	480c      	ldr	r0, [pc, #48]	@ (8002804 <NRF24_Receive+0x50>)
 80027d2:	f001 fed2 	bl	800457a <HAL_SPI_Transmit>

	// Receive the payload
	HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 80027d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027da:	2220      	movs	r2, #32
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	4809      	ldr	r0, [pc, #36]	@ (8002804 <NRF24_Receive+0x50>)
 80027e0:	f002 f841 	bl	8004866 <HAL_SPI_Receive>

	// Unselect the device
	CS_UnSelect();
 80027e4:	f7ff fe18 	bl	8002418 <CS_UnSelect>

	HAL_Delay(1);
 80027e8:	2001      	movs	r0, #1
 80027ea:	f000 fba9 	bl	8002f40 <HAL_Delay>

	cmdtosend = FLUSH_RX;
 80027ee:	23e2      	movs	r3, #226	@ 0xe2
 80027f0:	73fb      	strb	r3, [r7, #15]
	nrfsendCmd(cmdtosend);
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fe9b 	bl	8002530 <nrfsendCmd>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000340 	.word	0x20000340

08002808 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280e:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <HAL_MspInit+0x44>)
 8002810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002812:	4a0e      	ldr	r2, [pc, #56]	@ (800284c <HAL_MspInit+0x44>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6613      	str	r3, [r2, #96]	@ 0x60
 800281a:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <HAL_MspInit+0x44>)
 800281c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002826:	4b09      	ldr	r3, [pc, #36]	@ (800284c <HAL_MspInit+0x44>)
 8002828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282a:	4a08      	ldr	r2, [pc, #32]	@ (800284c <HAL_MspInit+0x44>)
 800282c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002830:	6593      	str	r3, [r2, #88]	@ 0x58
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_MspInit+0x44>)
 8002834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800283e:	f000 fec3 	bl	80035c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000

08002850 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08a      	sub	sp, #40	@ 0x28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]
 8002866:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a25      	ldr	r2, [pc, #148]	@ (8002904 <HAL_SPI_MspInit+0xb4>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d144      	bne.n	80028fc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002872:	4b25      	ldr	r3, [pc, #148]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 8002874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002876:	4a24      	ldr	r2, [pc, #144]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 8002878:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800287c:	6613      	str	r3, [r2, #96]	@ 0x60
 800287e:	4b22      	ldr	r3, [pc, #136]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 8002880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288a:	4b1f      	ldr	r3, [pc, #124]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 800288c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288e:	4a1e      	ldr	r2, [pc, #120]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002896:	4b1c      	ldr	r3, [pc, #112]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 8002898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 80028a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a6:	4a18      	ldr	r2, [pc, #96]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 80028a8:	f043 0302 	orr.w	r3, r3, #2
 80028ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <HAL_SPI_MspInit+0xb8>)
 80028b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 80028ba:	23a0      	movs	r3, #160	@ 0xa0
 80028bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ca:	2305      	movs	r3, #5
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ce:	f107 0314 	add.w	r3, r7, #20
 80028d2:	4619      	mov	r1, r3
 80028d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d8:	f000 fc38 	bl	800314c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 80028dc:	2310      	movs	r3, #16
 80028de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e0:	2302      	movs	r3, #2
 80028e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e8:	2300      	movs	r3, #0
 80028ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ec:	2305      	movs	r3, #5
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 80028f0:	f107 0314 	add.w	r3, r7, #20
 80028f4:	4619      	mov	r1, r3
 80028f6:	4805      	ldr	r0, [pc, #20]	@ (800290c <HAL_SPI_MspInit+0xbc>)
 80028f8:	f000 fc28 	bl	800314c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80028fc:	bf00      	nop
 80028fe:	3728      	adds	r7, #40	@ 0x28
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40013000 	.word	0x40013000
 8002908:	40021000 	.word	0x40021000
 800290c:	48000400 	.word	0x48000400

08002910 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a13      	ldr	r2, [pc, #76]	@ (800296c <HAL_TIM_Base_MspInit+0x5c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d10c      	bne.n	800293c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002922:	4b13      	ldr	r3, [pc, #76]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 8002924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002926:	4a12      	ldr	r2, [pc, #72]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 8002928:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800292c:	6613      	str	r3, [r2, #96]	@ 0x60
 800292e:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 8002930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002932:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800293a:	e010      	b.n	800295e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002944:	d10b      	bne.n	800295e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002946:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 8002948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294a:	4a09      	ldr	r2, [pc, #36]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	6593      	str	r3, [r2, #88]	@ 0x58
 8002952:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <HAL_TIM_Base_MspInit+0x60>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
}
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40012c00 	.word	0x40012c00
 8002970:	40021000 	.word	0x40021000

08002974 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08c      	sub	sp, #48	@ 0x30
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 031c 	add.w	r3, r7, #28
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a2f      	ldr	r2, [pc, #188]	@ (8002a50 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d129      	bne.n	80029ea <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002996:	4b2f      	ldr	r3, [pc, #188]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80029a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	61bb      	str	r3, [r7, #24]
 80029ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ae:	4b29      	ldr	r3, [pc, #164]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b2:	4a28      	ldr	r2, [pc, #160]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ba:	4b26      	ldr	r3, [pc, #152]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = E2B_Pin|E2A_Pin;
 80029c6:	2350      	movs	r3, #80	@ 0x50
 80029c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ca:	2302      	movs	r3, #2
 80029cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029d6:	2302      	movs	r3, #2
 80029d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 031c 	add.w	r3, r7, #28
 80029de:	4619      	mov	r1, r3
 80029e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029e4:	f000 fbb2 	bl	800314c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029e8:	e02e      	b.n	8002a48 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(htim_encoder->Instance==TIM4)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002a58 <HAL_TIM_Encoder_MspInit+0xe4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d129      	bne.n	8002a48 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029f4:	4b17      	ldr	r3, [pc, #92]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f8:	4a16      	ldr	r2, [pc, #88]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 80029fa:	f043 0304 	orr.w	r3, r3, #4
 80029fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a00:	4b14      	ldr	r3, [pc, #80]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a10:	4a10      	ldr	r2, [pc, #64]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a18:	4b0e      	ldr	r3, [pc, #56]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = E1A_Pin|E1B_Pin;
 8002a24:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a32:	2300      	movs	r3, #0
 8002a34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002a36:	230a      	movs	r3, #10
 8002a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3a:	f107 031c 	add.w	r3, r7, #28
 8002a3e:	4619      	mov	r1, r3
 8002a40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a44:	f000 fb82 	bl	800314c <HAL_GPIO_Init>
}
 8002a48:	bf00      	nop
 8002a4a:	3730      	adds	r7, #48	@ 0x30
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40000400 	.word	0x40000400
 8002a54:	40021000 	.word	0x40021000
 8002a58:	40000800 	.word	0x40000800

08002a5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08a      	sub	sp, #40	@ 0x28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a64:	f107 0314 	add.w	r3, r7, #20
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a23      	ldr	r2, [pc, #140]	@ (8002b08 <HAL_TIM_MspPostInit+0xac>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d11e      	bne.n	8002abc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7e:	4b23      	ldr	r3, [pc, #140]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a82:	4a22      	ldr	r2, [pc, #136]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a8a:	4b20      	ldr	r3, [pc, #128]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = M1_Pin;
 8002a96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002aa8:	2306      	movs	r3, #6
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1_GPIO_Port, &GPIO_InitStruct);
 8002aac:	f107 0314 	add.w	r3, r7, #20
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab6:	f000 fb49 	bl	800314c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002aba:	e021      	b.n	8002b00 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM2)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ac4:	d11c      	bne.n	8002b00 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	4b11      	ldr	r3, [pc, #68]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aca:	4a10      	ldr	r2, [pc, #64]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b0c <HAL_TIM_MspPostInit+0xb0>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2_Pin;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2300      	movs	r3, #0
 8002aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002aee:	2301      	movs	r3, #1
 8002af0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 8002af2:	f107 0314 	add.w	r3, r7, #20
 8002af6:	4619      	mov	r1, r3
 8002af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002afc:	f000 fb26 	bl	800314c <HAL_GPIO_Init>
}
 8002b00:	bf00      	nop
 8002b02:	3728      	adds	r7, #40	@ 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40012c00 	.word	0x40012c00
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b09c      	sub	sp, #112	@ 0x70
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b28:	f107 0318 	add.w	r3, r7, #24
 8002b2c:	2244      	movs	r2, #68	@ 0x44
 8002b2e:	2100      	movs	r1, #0
 8002b30:	4618      	mov	r0, r3
 8002b32:	f005 fa64 	bl	8007ffe <memset>
  if(huart->Instance==USART1)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8002bec <HAL_UART_MspInit+0xdc>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d151      	bne.n	8002be4 <HAL_UART_MspInit+0xd4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b40:	2301      	movs	r3, #1
 8002b42:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b48:	f107 0318 	add.w	r3, r7, #24
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f001 fa79 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b58:	f7ff fbe4 	bl	8002324 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b5c:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b60:	4a23      	ldr	r2, [pc, #140]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b66:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b68:	4b21      	ldr	r3, [pc, #132]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b74:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b78:	4a1d      	ldr	r2, [pc, #116]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b7a:	f043 0304 	orr.w	r3, r3, #4
 8002b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b80:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8c:	4b18      	ldr	r3, [pc, #96]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b90:	4a17      	ldr	r2, [pc, #92]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b92:	f043 0302 	orr.w	r3, r3, #2
 8002b96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b98:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <HAL_UART_MspInit+0xe0>)
 8002b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin;
 8002ba4:	2310      	movs	r3, #16
 8002ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bb4:	2307      	movs	r3, #7
 8002bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 8002bb8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	480d      	ldr	r0, [pc, #52]	@ (8002bf4 <HAL_UART_MspInit+0xe4>)
 8002bc0:	f000 fac4 	bl	800314c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_Pin;
 8002bc4:	2380      	movs	r3, #128	@ 0x80
 8002bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bd4:	2307      	movs	r3, #7
 8002bd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 8002bd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4806      	ldr	r0, [pc, #24]	@ (8002bf8 <HAL_UART_MspInit+0xe8>)
 8002be0:	f000 fab4 	bl	800314c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002be4:	bf00      	nop
 8002be6:	3770      	adds	r7, #112	@ 0x70
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40013800 	.word	0x40013800
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	48000800 	.word	0x48000800
 8002bf8:	48000400 	.word	0x48000400

08002bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c00:	bf00      	nop
 8002c02:	e7fd      	b.n	8002c00 <NMI_Handler+0x4>

08002c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <HardFault_Handler+0x4>

08002c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <MemManage_Handler+0x4>

08002c14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <BusFault_Handler+0x4>

08002c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <UsageFault_Handler+0x4>

08002c24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c52:	f000 f957 	bl	8002f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  return 1;
 8002c5e:	2301      	movs	r3, #1
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <_kill>:

int _kill(int pid, int sig)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b082      	sub	sp, #8
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c74:	f005 fa16 	bl	80080a4 <__errno>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2216      	movs	r2, #22
 8002c7c:	601a      	str	r2, [r3, #0]
  return -1;
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <_exit>:

void _exit (int status)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c92:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ffe7 	bl	8002c6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <_exit+0x12>

08002ca0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	e00a      	b.n	8002cc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cb2:	f3af 8000 	nop.w
 8002cb6:	4601      	mov	r1, r0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	1c5a      	adds	r2, r3, #1
 8002cbc:	60ba      	str	r2, [r7, #8]
 8002cbe:	b2ca      	uxtb	r2, r1
 8002cc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	dbf0      	blt.n	8002cb2 <_read+0x12>
  }

  return len;
 8002cd0:	687b      	ldr	r3, [r7, #4]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b086      	sub	sp, #24
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]
 8002cea:	e009      	b.n	8002d00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	60ba      	str	r2, [r7, #8]
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	dbf1      	blt.n	8002cec <_write+0x12>
  }
  return len;
 8002d08:	687b      	ldr	r3, [r7, #4]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3718      	adds	r7, #24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <_close>:

int _close(int file)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
 8002d32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d3a:	605a      	str	r2, [r3, #4]
  return 0;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <_isatty>:

int _isatty(int file)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d52:	2301      	movs	r3, #1
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d84:	4a14      	ldr	r2, [pc, #80]	@ (8002dd8 <_sbrk+0x5c>)
 8002d86:	4b15      	ldr	r3, [pc, #84]	@ (8002ddc <_sbrk+0x60>)
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d90:	4b13      	ldr	r3, [pc, #76]	@ (8002de0 <_sbrk+0x64>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d102      	bne.n	8002d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d98:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <_sbrk+0x64>)
 8002d9a:	4a12      	ldr	r2, [pc, #72]	@ (8002de4 <_sbrk+0x68>)
 8002d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d9e:	4b10      	ldr	r3, [pc, #64]	@ (8002de0 <_sbrk+0x64>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4413      	add	r3, r2
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d207      	bcs.n	8002dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dac:	f005 f97a 	bl	80080a4 <__errno>
 8002db0:	4603      	mov	r3, r0
 8002db2:	220c      	movs	r2, #12
 8002db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002db6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dba:	e009      	b.n	8002dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dbc:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <_sbrk+0x64>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dc2:	4b07      	ldr	r3, [pc, #28]	@ (8002de0 <_sbrk+0x64>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	4a05      	ldr	r2, [pc, #20]	@ (8002de0 <_sbrk+0x64>)
 8002dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3718      	adds	r7, #24
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20008000 	.word	0x20008000
 8002ddc:	00000400 	.word	0x00000400
 8002de0:	200005f4 	.word	0x200005f4
 8002de4:	20000748 	.word	0x20000748

08002de8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002dec:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <SystemInit+0x20>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df2:	4a05      	ldr	r2, [pc, #20]	@ (8002e08 <SystemInit+0x20>)
 8002df4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002df8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e0c:	480d      	ldr	r0, [pc, #52]	@ (8002e44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e0e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e10:	f7ff ffea 	bl	8002de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e14:	480c      	ldr	r0, [pc, #48]	@ (8002e48 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e16:	490d      	ldr	r1, [pc, #52]	@ (8002e4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e18:	4a0d      	ldr	r2, [pc, #52]	@ (8002e50 <LoopForever+0xe>)
  movs r3, #0
 8002e1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002e1c:	e002      	b.n	8002e24 <LoopCopyDataInit>

08002e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e22:	3304      	adds	r3, #4

08002e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e28:	d3f9      	bcc.n	8002e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e2c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e58 <LoopForever+0x16>)
  movs r3, #0
 8002e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e30:	e001      	b.n	8002e36 <LoopFillZerobss>

08002e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e34:	3204      	adds	r2, #4

08002e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e38:	d3fb      	bcc.n	8002e32 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002e3a:	f005 f939 	bl	80080b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e3e:	f7fe fe85 	bl	8001b4c <main>

08002e42 <LoopForever>:

LoopForever:
    b LoopForever
 8002e42:	e7fe      	b.n	8002e42 <LoopForever>
  ldr   r0, =_estack
 8002e44:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e4c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002e50:	0800a690 	.word	0x0800a690
  ldr r2, =_sbss
 8002e54:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002e58:	20000748 	.word	0x20000748

08002e5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e5c:	e7fe      	b.n	8002e5c <ADC1_2_IRQHandler>

08002e5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b082      	sub	sp, #8
 8002e62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e68:	2003      	movs	r0, #3
 8002e6a:	f000 f93d 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e6e:	200f      	movs	r0, #15
 8002e70:	f000 f80e 	bl	8002e90 <HAL_InitTick>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d002      	beq.n	8002e80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	71fb      	strb	r3, [r7, #7]
 8002e7e:	e001      	b.n	8002e84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e80:	f7ff fcc2 	bl	8002808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e84:	79fb      	ldrb	r3, [r7, #7]

}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002e9c:	4b16      	ldr	r3, [pc, #88]	@ (8002ef8 <HAL_InitTick+0x68>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d022      	beq.n	8002eea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002ea4:	4b15      	ldr	r3, [pc, #84]	@ (8002efc <HAL_InitTick+0x6c>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4b13      	ldr	r3, [pc, #76]	@ (8002ef8 <HAL_InitTick+0x68>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002eb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 f93a 	bl	8003132 <HAL_SYSTICK_Config>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10f      	bne.n	8002ee4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	d809      	bhi.n	8002ede <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ed2:	f000 f914 	bl	80030fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f00 <HAL_InitTick+0x70>)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	e007      	b.n	8002eee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	73fb      	strb	r3, [r7, #15]
 8002ee2:	e004      	b.n	8002eee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	73fb      	strb	r3, [r7, #15]
 8002ee8:	e001      	b.n	8002eee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20000020 	.word	0x20000020
 8002efc:	20000018 	.word	0x20000018
 8002f00:	2000001c 	.word	0x2000001c

08002f04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_IncTick+0x1c>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <HAL_IncTick+0x20>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4413      	add	r3, r2
 8002f12:	4a03      	ldr	r2, [pc, #12]	@ (8002f20 <HAL_IncTick+0x1c>)
 8002f14:	6013      	str	r3, [r2, #0]
}
 8002f16:	bf00      	nop
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	200005f8 	.word	0x200005f8
 8002f24:	20000020 	.word	0x20000020

08002f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f2c:	4b03      	ldr	r3, [pc, #12]	@ (8002f3c <HAL_GetTick+0x14>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	200005f8 	.word	0x200005f8

08002f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f48:	f7ff ffee 	bl	8002f28 <HAL_GetTick>
 8002f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f58:	d004      	beq.n	8002f64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f5a:	4b09      	ldr	r3, [pc, #36]	@ (8002f80 <HAL_Delay+0x40>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4413      	add	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f64:	bf00      	nop
 8002f66:	f7ff ffdf 	bl	8002f28 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d8f7      	bhi.n	8002f66 <HAL_Delay+0x26>
  {
  }
}
 8002f76:	bf00      	nop
 8002f78:	bf00      	nop
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	20000020 	.word	0x20000020

08002f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f94:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fb6:	4a04      	ldr	r2, [pc, #16]	@ (8002fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	60d3      	str	r3, [r2, #12]
}
 8002fbc:	bf00      	nop
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	e000ed00 	.word	0xe000ed00

08002fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd0:	4b04      	ldr	r3, [pc, #16]	@ (8002fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	0a1b      	lsrs	r3, r3, #8
 8002fd6:	f003 0307 	and.w	r3, r3, #7
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	db0a      	blt.n	8003012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	490c      	ldr	r1, [pc, #48]	@ (8003034 <__NVIC_SetPriority+0x4c>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	0112      	lsls	r2, r2, #4
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	440b      	add	r3, r1
 800300c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003010:	e00a      	b.n	8003028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	4908      	ldr	r1, [pc, #32]	@ (8003038 <__NVIC_SetPriority+0x50>)
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	3b04      	subs	r3, #4
 8003020:	0112      	lsls	r2, r2, #4
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	440b      	add	r3, r1
 8003026:	761a      	strb	r2, [r3, #24]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f1c3 0307 	rsb	r3, r3, #7
 8003056:	2b04      	cmp	r3, #4
 8003058:	bf28      	it	cs
 800305a:	2304      	movcs	r3, #4
 800305c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3304      	adds	r3, #4
 8003062:	2b06      	cmp	r3, #6
 8003064:	d902      	bls.n	800306c <NVIC_EncodePriority+0x30>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	3b03      	subs	r3, #3
 800306a:	e000      	b.n	800306e <NVIC_EncodePriority+0x32>
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003084:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fa01 f303 	lsl.w	r3, r1, r3
 800308e:	43d9      	mvns	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	4313      	orrs	r3, r2
         );
}
 8003096:	4618      	mov	r0, r3
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b4:	d301      	bcc.n	80030ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00f      	b.n	80030da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ba:	4a0a      	ldr	r2, [pc, #40]	@ (80030e4 <SysTick_Config+0x40>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3b01      	subs	r3, #1
 80030c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c2:	210f      	movs	r1, #15
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030c8:	f7ff ff8e 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030cc:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <SysTick_Config+0x40>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d2:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <SysTick_Config+0x40>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	e000e010 	.word	0xe000e010

080030e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff47 	bl	8002f84 <__NVIC_SetPriorityGrouping>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800310c:	f7ff ff5e 	bl	8002fcc <__NVIC_GetPriorityGrouping>
 8003110:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f7ff ff90 	bl	800303c <NVIC_EncodePriority>
 800311c:	4602      	mov	r2, r0
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff5f 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ffb2 	bl	80030a4 <SysTick_Config>
 8003140:	4603      	mov	r3, r0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800315a:	e15a      	b.n	8003412 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	2101      	movs	r1, #1
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	fa01 f303 	lsl.w	r3, r1, r3
 8003168:	4013      	ands	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 814c 	beq.w	800340c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d005      	beq.n	800318c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003188:	2b02      	cmp	r3, #2
 800318a:	d130      	bne.n	80031ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	2203      	movs	r2, #3
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031c2:	2201      	movs	r2, #1
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43db      	mvns	r3, r3
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	4013      	ands	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	091b      	lsrs	r3, r3, #4
 80031d8:	f003 0201 	and.w	r2, r3, #1
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d017      	beq.n	800322a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2203      	movs	r2, #3
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 0303 	and.w	r3, r3, #3
 8003232:	2b02      	cmp	r3, #2
 8003234:	d123      	bne.n	800327e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	08da      	lsrs	r2, r3, #3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3208      	adds	r2, #8
 800323e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	220f      	movs	r2, #15
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4013      	ands	r3, r2
 8003258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	691a      	ldr	r2, [r3, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	08da      	lsrs	r2, r3, #3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3208      	adds	r2, #8
 8003278:	6939      	ldr	r1, [r7, #16]
 800327a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	4013      	ands	r3, r2
 8003294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0203 	and.w	r2, r3, #3
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 80a6 	beq.w	800340c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c0:	4b5b      	ldr	r3, [pc, #364]	@ (8003430 <HAL_GPIO_Init+0x2e4>)
 80032c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003430 <HAL_GPIO_Init+0x2e4>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80032cc:	4b58      	ldr	r3, [pc, #352]	@ (8003430 <HAL_GPIO_Init+0x2e4>)
 80032ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	60bb      	str	r3, [r7, #8]
 80032d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032d8:	4a56      	ldr	r2, [pc, #344]	@ (8003434 <HAL_GPIO_Init+0x2e8>)
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	089b      	lsrs	r3, r3, #2
 80032de:	3302      	adds	r3, #2
 80032e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	220f      	movs	r2, #15
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4013      	ands	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003302:	d01f      	beq.n	8003344 <HAL_GPIO_Init+0x1f8>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a4c      	ldr	r2, [pc, #304]	@ (8003438 <HAL_GPIO_Init+0x2ec>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d019      	beq.n	8003340 <HAL_GPIO_Init+0x1f4>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a4b      	ldr	r2, [pc, #300]	@ (800343c <HAL_GPIO_Init+0x2f0>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d013      	beq.n	800333c <HAL_GPIO_Init+0x1f0>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a4a      	ldr	r2, [pc, #296]	@ (8003440 <HAL_GPIO_Init+0x2f4>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00d      	beq.n	8003338 <HAL_GPIO_Init+0x1ec>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a49      	ldr	r2, [pc, #292]	@ (8003444 <HAL_GPIO_Init+0x2f8>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d007      	beq.n	8003334 <HAL_GPIO_Init+0x1e8>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a48      	ldr	r2, [pc, #288]	@ (8003448 <HAL_GPIO_Init+0x2fc>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d101      	bne.n	8003330 <HAL_GPIO_Init+0x1e4>
 800332c:	2305      	movs	r3, #5
 800332e:	e00a      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 8003330:	2306      	movs	r3, #6
 8003332:	e008      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 8003334:	2304      	movs	r3, #4
 8003336:	e006      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 8003338:	2303      	movs	r3, #3
 800333a:	e004      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 800333c:	2302      	movs	r3, #2
 800333e:	e002      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <HAL_GPIO_Init+0x1fa>
 8003344:	2300      	movs	r3, #0
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	f002 0203 	and.w	r2, r2, #3
 800334c:	0092      	lsls	r2, r2, #2
 800334e:	4093      	lsls	r3, r2
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003356:	4937      	ldr	r1, [pc, #220]	@ (8003434 <HAL_GPIO_Init+0x2e8>)
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	089b      	lsrs	r3, r3, #2
 800335c:	3302      	adds	r3, #2
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003364:	4b39      	ldr	r3, [pc, #228]	@ (800344c <HAL_GPIO_Init+0x300>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	43db      	mvns	r3, r3
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4013      	ands	r3, r2
 8003372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	4313      	orrs	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003388:	4a30      	ldr	r2, [pc, #192]	@ (800344c <HAL_GPIO_Init+0x300>)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800338e:	4b2f      	ldr	r3, [pc, #188]	@ (800344c <HAL_GPIO_Init+0x300>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	43db      	mvns	r3, r3
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4013      	ands	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033b2:	4a26      	ldr	r2, [pc, #152]	@ (800344c <HAL_GPIO_Init+0x300>)
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80033b8:	4b24      	ldr	r3, [pc, #144]	@ (800344c <HAL_GPIO_Init+0x300>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4013      	ands	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033dc:	4a1b      	ldr	r2, [pc, #108]	@ (800344c <HAL_GPIO_Init+0x300>)
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80033e2:	4b1a      	ldr	r3, [pc, #104]	@ (800344c <HAL_GPIO_Init+0x300>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4013      	ands	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003406:	4a11      	ldr	r2, [pc, #68]	@ (800344c <HAL_GPIO_Init+0x300>)
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	3301      	adds	r3, #1
 8003410:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	f47f ae9d 	bne.w	800315c <HAL_GPIO_Init+0x10>
  }
}
 8003422:	bf00      	nop
 8003424:	bf00      	nop
 8003426:	371c      	adds	r7, #28
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	40021000 	.word	0x40021000
 8003434:	40010000 	.word	0x40010000
 8003438:	48000400 	.word	0x48000400
 800343c:	48000800 	.word	0x48000800
 8003440:	48000c00 	.word	0x48000c00
 8003444:	48001000 	.word	0x48001000
 8003448:	48001400 	.word	0x48001400
 800344c:	40010400 	.word	0x40010400

08003450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	807b      	strh	r3, [r7, #2]
 800345c:	4613      	mov	r3, r2
 800345e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003460:	787b      	ldrb	r3, [r7, #1]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003466:	887a      	ldrh	r2, [r7, #2]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800346c:	e002      	b.n	8003474 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800346e:	887a      	ldrh	r2, [r7, #2]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d141      	bne.n	8003512 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800348e:	4b4b      	ldr	r3, [pc, #300]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349a:	d131      	bne.n	8003500 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800349c:	4b47      	ldr	r3, [pc, #284]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800349e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a2:	4a46      	ldr	r2, [pc, #280]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034ac:	4b43      	ldr	r3, [pc, #268]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034b4:	4a41      	ldr	r2, [pc, #260]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034bc:	4b40      	ldr	r3, [pc, #256]	@ (80035c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2232      	movs	r2, #50	@ 0x32
 80034c2:	fb02 f303 	mul.w	r3, r2, r3
 80034c6:	4a3f      	ldr	r2, [pc, #252]	@ (80035c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	0c9b      	lsrs	r3, r3, #18
 80034ce:	3301      	adds	r3, #1
 80034d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d2:	e002      	b.n	80034da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034da:	4b38      	ldr	r3, [pc, #224]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e6:	d102      	bne.n	80034ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f2      	bne.n	80034d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034ee:	4b33      	ldr	r3, [pc, #204]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034fa:	d158      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e057      	b.n	80035b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003500:	4b2e      	ldr	r3, [pc, #184]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003506:	4a2d      	ldr	r2, [pc, #180]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800350c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003510:	e04d      	b.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003518:	d141      	bne.n	800359e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800351a:	4b28      	ldr	r3, [pc, #160]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003526:	d131      	bne.n	800358c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003528:	4b24      	ldr	r3, [pc, #144]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800352e:	4a23      	ldr	r2, [pc, #140]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003534:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003538:	4b20      	ldr	r3, [pc, #128]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003540:	4a1e      	ldr	r2, [pc, #120]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003546:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003548:	4b1d      	ldr	r3, [pc, #116]	@ (80035c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2232      	movs	r2, #50	@ 0x32
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	4a1c      	ldr	r2, [pc, #112]	@ (80035c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003554:	fba2 2303 	umull	r2, r3, r2, r3
 8003558:	0c9b      	lsrs	r3, r3, #18
 800355a:	3301      	adds	r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800355e:	e002      	b.n	8003566 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3b01      	subs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003566:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003572:	d102      	bne.n	800357a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1f2      	bne.n	8003560 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003586:	d112      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e011      	b.n	80035b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800358e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003592:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003598:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800359c:	e007      	b.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800359e:	4b07      	ldr	r3, [pc, #28]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035a6:	4a05      	ldr	r2, [pc, #20]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	40007000 	.word	0x40007000
 80035c0:	20000018 	.word	0x20000018
 80035c4:	431bde83 	.word	0x431bde83

080035c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80035cc:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a04      	ldr	r2, [pc, #16]	@ (80035e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80035d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d6:	6093      	str	r3, [r2, #8]
}
 80035d8:	bf00      	nop
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40007000 	.word	0x40007000

080035e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e2fe      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d075      	beq.n	80036f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003606:	4b97      	ldr	r3, [pc, #604]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003610:	4b94      	ldr	r3, [pc, #592]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	2b0c      	cmp	r3, #12
 800361e:	d102      	bne.n	8003626 <HAL_RCC_OscConfig+0x3e>
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b03      	cmp	r3, #3
 8003624:	d002      	beq.n	800362c <HAL_RCC_OscConfig+0x44>
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b08      	cmp	r3, #8
 800362a:	d10b      	bne.n	8003644 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800362c:	4b8d      	ldr	r3, [pc, #564]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d05b      	beq.n	80036f0 <HAL_RCC_OscConfig+0x108>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d157      	bne.n	80036f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e2d9      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800364c:	d106      	bne.n	800365c <HAL_RCC_OscConfig+0x74>
 800364e:	4b85      	ldr	r3, [pc, #532]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a84      	ldr	r2, [pc, #528]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e01d      	b.n	8003698 <HAL_RCC_OscConfig+0xb0>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003664:	d10c      	bne.n	8003680 <HAL_RCC_OscConfig+0x98>
 8003666:	4b7f      	ldr	r3, [pc, #508]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a7e      	ldr	r2, [pc, #504]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800366c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	4b7c      	ldr	r3, [pc, #496]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a7b      	ldr	r2, [pc, #492]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	e00b      	b.n	8003698 <HAL_RCC_OscConfig+0xb0>
 8003680:	4b78      	ldr	r3, [pc, #480]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a77      	ldr	r2, [pc, #476]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368a:	6013      	str	r3, [r2, #0]
 800368c:	4b75      	ldr	r3, [pc, #468]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a74      	ldr	r2, [pc, #464]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d013      	beq.n	80036c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a0:	f7ff fc42 	bl	8002f28 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036a8:	f7ff fc3e 	bl	8002f28 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b64      	cmp	r3, #100	@ 0x64
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e29e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0f0      	beq.n	80036a8 <HAL_RCC_OscConfig+0xc0>
 80036c6:	e014      	b.n	80036f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7ff fc2e 	bl	8002f28 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d0:	f7ff fc2a 	bl	8002f28 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b64      	cmp	r3, #100	@ 0x64
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e28a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036e2:	4b60      	ldr	r3, [pc, #384]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0xe8>
 80036ee:	e000      	b.n	80036f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d075      	beq.n	80037ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036fe:	4b59      	ldr	r3, [pc, #356]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003708:	4b56      	ldr	r3, [pc, #344]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d102      	bne.n	800371e <HAL_RCC_OscConfig+0x136>
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d002      	beq.n	8003724 <HAL_RCC_OscConfig+0x13c>
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	2b04      	cmp	r3, #4
 8003722:	d11f      	bne.n	8003764 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003724:	4b4f      	ldr	r3, [pc, #316]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_RCC_OscConfig+0x154>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e25d      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373c:	4b49      	ldr	r3, [pc, #292]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	061b      	lsls	r3, r3, #24
 800374a:	4946      	ldr	r1, [pc, #280]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800374c:	4313      	orrs	r3, r2
 800374e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003750:	4b45      	ldr	r3, [pc, #276]	@ (8003868 <HAL_RCC_OscConfig+0x280>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fb9b 	bl	8002e90 <HAL_InitTick>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d043      	beq.n	80037e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e249      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d023      	beq.n	80037b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800376c:	4b3d      	ldr	r3, [pc, #244]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a3c      	ldr	r2, [pc, #240]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7ff fbd6 	bl	8002f28 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003780:	f7ff fbd2 	bl	8002f28 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e232      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003792:	4b34      	ldr	r3, [pc, #208]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b31      	ldr	r3, [pc, #196]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	061b      	lsls	r3, r3, #24
 80037ac:	492d      	ldr	r1, [pc, #180]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	604b      	str	r3, [r1, #4]
 80037b2:	e01a      	b.n	80037ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7ff fbb2 	bl	8002f28 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c8:	f7ff fbae 	bl	8002f28 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e20e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037da:	4b22      	ldr	r3, [pc, #136]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1e0>
 80037e6:	e000      	b.n	80037ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d041      	beq.n	800387a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d01c      	beq.n	8003838 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fe:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003800:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003804:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380e:	f7ff fb8b 	bl	8002f28 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003816:	f7ff fb87 	bl	8002f28 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e1e7      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003828:	4b0e      	ldr	r3, [pc, #56]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800382a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0ef      	beq.n	8003816 <HAL_RCC_OscConfig+0x22e>
 8003836:	e020      	b.n	800387a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003838:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800383a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800383e:	4a09      	ldr	r2, [pc, #36]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003848:	f7ff fb6e 	bl	8002f28 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800384e:	e00d      	b.n	800386c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003850:	f7ff fb6a 	bl	8002f28 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d906      	bls.n	800386c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e1ca      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
 8003862:	bf00      	nop
 8003864:	40021000 	.word	0x40021000
 8003868:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800386c:	4b8c      	ldr	r3, [pc, #560]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800386e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ea      	bne.n	8003850 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 80a6 	beq.w	80039d4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003888:	2300      	movs	r3, #0
 800388a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800388c:	4b84      	ldr	r3, [pc, #528]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800388e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_RCC_OscConfig+0x2b4>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <HAL_RCC_OscConfig+0x2b6>
 800389c:	2300      	movs	r3, #0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00d      	beq.n	80038be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	4b7f      	ldr	r3, [pc, #508]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a6:	4a7e      	ldr	r2, [pc, #504]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ae:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038ba:	2301      	movs	r3, #1
 80038bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038be:	4b79      	ldr	r3, [pc, #484]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d118      	bne.n	80038fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038ca:	4b76      	ldr	r3, [pc, #472]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a75      	ldr	r2, [pc, #468]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d6:	f7ff fb27 	bl	8002f28 <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038dc:	e008      	b.n	80038f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038de:	f7ff fb23 	bl	8002f28 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e183      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038f0:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0f0      	beq.n	80038de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d108      	bne.n	8003916 <HAL_RCC_OscConfig+0x32e>
 8003904:	4b66      	ldr	r3, [pc, #408]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	4a65      	ldr	r2, [pc, #404]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003914:	e024      	b.n	8003960 <HAL_RCC_OscConfig+0x378>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b05      	cmp	r3, #5
 800391c:	d110      	bne.n	8003940 <HAL_RCC_OscConfig+0x358>
 800391e:	4b60      	ldr	r3, [pc, #384]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003924:	4a5e      	ldr	r2, [pc, #376]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800392e:	4b5c      	ldr	r3, [pc, #368]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003934:	4a5a      	ldr	r2, [pc, #360]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003936:	f043 0301 	orr.w	r3, r3, #1
 800393a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800393e:	e00f      	b.n	8003960 <HAL_RCC_OscConfig+0x378>
 8003940:	4b57      	ldr	r3, [pc, #348]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003946:	4a56      	ldr	r2, [pc, #344]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003950:	4b53      	ldr	r3, [pc, #332]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003956:	4a52      	ldr	r2, [pc, #328]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003958:	f023 0304 	bic.w	r3, r3, #4
 800395c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d016      	beq.n	8003996 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003968:	f7ff fade 	bl	8002f28 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800396e:	e00a      	b.n	8003986 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003970:	f7ff fada 	bl	8002f28 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397e:	4293      	cmp	r3, r2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e138      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003986:	4b46      	ldr	r3, [pc, #280]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ed      	beq.n	8003970 <HAL_RCC_OscConfig+0x388>
 8003994:	e015      	b.n	80039c2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003996:	f7ff fac7 	bl	8002f28 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7ff fac3 	bl	8002f28 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e121      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039b4:	4b3a      	ldr	r3, [pc, #232]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ed      	bne.n	800399e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039c2:	7ffb      	ldrb	r3, [r7, #31]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d105      	bne.n	80039d4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c8:	4b35      	ldr	r3, [pc, #212]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039cc:	4a34      	ldr	r2, [pc, #208]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039d2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d03c      	beq.n	8003a5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01c      	beq.n	8003a22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039e8:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039ee:	4a2c      	ldr	r2, [pc, #176]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7ff fa96 	bl	8002f28 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a00:	f7ff fa92 	bl	8002f28 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0f2      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a12:	4b23      	ldr	r3, [pc, #140]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <HAL_RCC_OscConfig+0x418>
 8003a20:	e01b      	b.n	8003a5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a22:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a28:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a2a:	f023 0301 	bic.w	r3, r3, #1
 8003a2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a32:	f7ff fa79 	bl	8002f28 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a3a:	f7ff fa75 	bl	8002f28 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e0d5      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a4c:	4b14      	ldr	r3, [pc, #80]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ef      	bne.n	8003a3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 80c9 	beq.w	8003bf6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a64:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 030c 	and.w	r3, r3, #12
 8003a6c:	2b0c      	cmp	r3, #12
 8003a6e:	f000 8083 	beq.w	8003b78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d15e      	bne.n	8003b38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b09      	ldr	r3, [pc, #36]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a08      	ldr	r2, [pc, #32]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7ff fa4f 	bl	8002f28 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8c:	e00c      	b.n	8003aa8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8e:	f7ff fa4b 	bl	8002f28 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d905      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e0ab      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa8:	4b55      	ldr	r3, [pc, #340]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1ec      	bne.n	8003a8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ab4:	4b52      	ldr	r3, [pc, #328]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	4b52      	ldr	r3, [pc, #328]	@ (8003c04 <HAL_RCC_OscConfig+0x61c>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6a11      	ldr	r1, [r2, #32]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ac4:	3a01      	subs	r2, #1
 8003ac6:	0112      	lsls	r2, r2, #4
 8003ac8:	4311      	orrs	r1, r2
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003ace:	0212      	lsls	r2, r2, #8
 8003ad0:	4311      	orrs	r1, r2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ad6:	0852      	lsrs	r2, r2, #1
 8003ad8:	3a01      	subs	r2, #1
 8003ada:	0552      	lsls	r2, r2, #21
 8003adc:	4311      	orrs	r1, r2
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ae2:	0852      	lsrs	r2, r2, #1
 8003ae4:	3a01      	subs	r2, #1
 8003ae6:	0652      	lsls	r2, r2, #25
 8003ae8:	4311      	orrs	r1, r2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003aee:	06d2      	lsls	r2, r2, #27
 8003af0:	430a      	orrs	r2, r1
 8003af2:	4943      	ldr	r1, [pc, #268]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003af8:	4b41      	ldr	r3, [pc, #260]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a40      	ldr	r2, [pc, #256]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b04:	4b3e      	ldr	r3, [pc, #248]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4a3d      	ldr	r2, [pc, #244]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7ff fa0a 	bl	8002f28 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7ff fa06 	bl	8002f28 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e066      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b2a:	4b35      	ldr	r3, [pc, #212]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCC_OscConfig+0x530>
 8003b36:	e05e      	b.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b38:	4b31      	ldr	r3, [pc, #196]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a30      	ldr	r2, [pc, #192]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b44:	f7ff f9f0 	bl	8002f28 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7ff f9ec 	bl	8002f28 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e04c      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b5e:	4b28      	ldr	r3, [pc, #160]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003b6a:	4b25      	ldr	r3, [pc, #148]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	4924      	ldr	r1, [pc, #144]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b70:	4b25      	ldr	r3, [pc, #148]	@ (8003c08 <HAL_RCC_OscConfig+0x620>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	60cb      	str	r3, [r1, #12]
 8003b76:	e03e      	b.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e039      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003b84:	4b1e      	ldr	r3, [pc, #120]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f003 0203 	and.w	r2, r3, #3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d12c      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d123      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d11b      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d113      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	085b      	lsrs	r3, r3, #1
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d109      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be8:	085b      	lsrs	r3, r3, #1
 8003bea:	3b01      	subs	r3, #1
 8003bec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d001      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e000      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3720      	adds	r7, #32
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	019f800c 	.word	0x019f800c
 8003c08:	feeefffc 	.word	0xfeeefffc

08003c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e11e      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c24:	4b91      	ldr	r3, [pc, #580]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 030f 	and.w	r3, r3, #15
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d910      	bls.n	8003c54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c32:	4b8e      	ldr	r3, [pc, #568]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f023 020f 	bic.w	r2, r3, #15
 8003c3a:	498c      	ldr	r1, [pc, #560]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c42:	4b8a      	ldr	r3, [pc, #552]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d001      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e106      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d073      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b03      	cmp	r3, #3
 8003c66:	d129      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c68:	4b81      	ldr	r3, [pc, #516]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0f4      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003c78:	f000 f99e 	bl	8003fb8 <RCC_GetSysClockFreqFromPLLSource>
 8003c7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4a7c      	ldr	r2, [pc, #496]	@ (8003e74 <HAL_RCC_ClockConfig+0x268>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d93f      	bls.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c86:	4b7a      	ldr	r3, [pc, #488]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d009      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d033      	beq.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d12f      	bne.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ca6:	4b72      	ldr	r3, [pc, #456]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cae:	4a70      	ldr	r2, [pc, #448]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cb6:	2380      	movs	r3, #128	@ 0x80
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e024      	b.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d107      	bne.n	8003cd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d109      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0c6      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cd4:	4b66      	ldr	r3, [pc, #408]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0be      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ce4:	f000 f8ce 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8003ce8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4a61      	ldr	r2, [pc, #388]	@ (8003e74 <HAL_RCC_ClockConfig+0x268>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d909      	bls.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cfa:	4a5d      	ldr	r2, [pc, #372]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d00:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d06:	4b5a      	ldr	r3, [pc, #360]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f023 0203 	bic.w	r2, r3, #3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	4957      	ldr	r1, [pc, #348]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d18:	f7ff f906 	bl	8002f28 <HAL_GetTick>
 8003d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d1e:	e00a      	b.n	8003d36 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d20:	f7ff f902 	bl	8002f28 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e095      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d36:	4b4e      	ldr	r3, [pc, #312]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 020c 	and.w	r2, r3, #12
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d1eb      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d023      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d60:	4b43      	ldr	r3, [pc, #268]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	4a42      	ldr	r2, [pc, #264]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d6a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d007      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003d78:	4b3d      	ldr	r3, [pc, #244]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d80:	4a3b      	ldr	r2, [pc, #236]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d82:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d88:	4b39      	ldr	r3, [pc, #228]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4936      	ldr	r1, [pc, #216]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	608b      	str	r3, [r1, #8]
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	2b80      	cmp	r3, #128	@ 0x80
 8003da0:	d105      	bne.n	8003dae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003da2:	4b33      	ldr	r3, [pc, #204]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4a32      	ldr	r2, [pc, #200]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003da8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d21d      	bcs.n	8003df8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f023 020f 	bic.w	r2, r3, #15
 8003dc4:	4929      	ldr	r1, [pc, #164]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003dcc:	f7ff f8ac 	bl	8002f28 <HAL_GetTick>
 8003dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dd4:	f7ff f8a8 	bl	8002f28 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e03b      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dea:	4b20      	ldr	r3, [pc, #128]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d1ed      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e04:	4b1a      	ldr	r3, [pc, #104]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4917      	ldr	r1, [pc, #92]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d009      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e22:	4b13      	ldr	r3, [pc, #76]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	490f      	ldr	r1, [pc, #60]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e36:	f000 f825 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	490c      	ldr	r1, [pc, #48]	@ (8003e78 <HAL_RCC_ClockConfig+0x26c>)
 8003e48:	5ccb      	ldrb	r3, [r1, r3]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e52:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <HAL_RCC_ClockConfig+0x270>)
 8003e54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e56:	4b0a      	ldr	r3, [pc, #40]	@ (8003e80 <HAL_RCC_ClockConfig+0x274>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff f818 	bl	8002e90 <HAL_InitTick>
 8003e60:	4603      	mov	r3, r0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40022000 	.word	0x40022000
 8003e70:	40021000 	.word	0x40021000
 8003e74:	04c4b400 	.word	0x04c4b400
 8003e78:	0800a2d0 	.word	0x0800a2d0
 8003e7c:	20000018 	.word	0x20000018
 8003e80:	2000001c 	.word	0x2000001c

08003e84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d102      	bne.n	8003e9c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e96:	4b2a      	ldr	r3, [pc, #168]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e98:	613b      	str	r3, [r7, #16]
 8003e9a:	e047      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e9c:	4b27      	ldr	r3, [pc, #156]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 030c 	and.w	r3, r3, #12
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d102      	bne.n	8003eae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ea8:	4b26      	ldr	r3, [pc, #152]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	e03e      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003eae:	4b23      	ldr	r3, [pc, #140]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d136      	bne.n	8003f28 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eba:	4b20      	ldr	r3, [pc, #128]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	3301      	adds	r3, #1
 8003ed0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d10c      	bne.n	8003ef2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee0:	4a16      	ldr	r2, [pc, #88]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ee2:	68d2      	ldr	r2, [r2, #12]
 8003ee4:	0a12      	lsrs	r2, r2, #8
 8003ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	617b      	str	r3, [r7, #20]
      break;
 8003ef0:	e00c      	b.n	8003f0c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ef2:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efa:	4a10      	ldr	r2, [pc, #64]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003efc:	68d2      	ldr	r2, [r2, #12]
 8003efe:	0a12      	lsrs	r2, r2, #8
 8003f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f04:	fb02 f303 	mul.w	r3, r2, r3
 8003f08:	617b      	str	r3, [r7, #20]
      break;
 8003f0a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	0e5b      	lsrs	r3, r3, #25
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	3301      	adds	r3, #1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	613b      	str	r3, [r7, #16]
 8003f26:	e001      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f2c:	693b      	ldr	r3, [r7, #16]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	371c      	adds	r7, #28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	00f42400 	.word	0x00f42400
 8003f44:	007a1200 	.word	0x007a1200

08003f48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f4c:	4b03      	ldr	r3, [pc, #12]	@ (8003f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000018 	.word	0x20000018

08003f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f64:	f7ff fff0 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0a1b      	lsrs	r3, r3, #8
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4904      	ldr	r1, [pc, #16]	@ (8003f88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	f003 031f 	and.w	r3, r3, #31
 8003f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	40021000 	.word	0x40021000
 8003f88:	0800a2e0 	.word	0x0800a2e0

08003f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f90:	f7ff ffda 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f94:	4602      	mov	r2, r0
 8003f96:	4b06      	ldr	r3, [pc, #24]	@ (8003fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	0adb      	lsrs	r3, r3, #11
 8003f9c:	f003 0307 	and.w	r3, r3, #7
 8003fa0:	4904      	ldr	r1, [pc, #16]	@ (8003fb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003fa2:	5ccb      	ldrb	r3, [r1, r3]
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	0800a2e0 	.word	0x0800a2e0

08003fb8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	091b      	lsrs	r3, r3, #4
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b03      	cmp	r3, #3
 8003fda:	d10c      	bne.n	8003ff6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fdc:	4a17      	ldr	r2, [pc, #92]	@ (800403c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	4a14      	ldr	r2, [pc, #80]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fe6:	68d2      	ldr	r2, [r2, #12]
 8003fe8:	0a12      	lsrs	r2, r2, #8
 8003fea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fee:	fb02 f303 	mul.w	r3, r2, r3
 8003ff2:	617b      	str	r3, [r7, #20]
    break;
 8003ff4:	e00c      	b.n	8004010 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ff6:	4a12      	ldr	r2, [pc, #72]	@ (8004040 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004000:	68d2      	ldr	r2, [r2, #12]
 8004002:	0a12      	lsrs	r2, r2, #8
 8004004:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004008:	fb02 f303 	mul.w	r3, r2, r3
 800400c:	617b      	str	r3, [r7, #20]
    break;
 800400e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004010:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	0e5b      	lsrs	r3, r3, #25
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	3301      	adds	r3, #1
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	fbb2 f3f3 	udiv	r3, r2, r3
 8004028:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800402a:	687b      	ldr	r3, [r7, #4]
}
 800402c:	4618      	mov	r0, r3
 800402e:	371c      	adds	r7, #28
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40021000 	.word	0x40021000
 800403c:	007a1200 	.word	0x007a1200
 8004040:	00f42400 	.word	0x00f42400

08004044 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800404c:	2300      	movs	r3, #0
 800404e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004050:	2300      	movs	r3, #0
 8004052:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 8098 	beq.w	8004192 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004062:	2300      	movs	r3, #0
 8004064:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004066:	4b43      	ldr	r3, [pc, #268]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10d      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004072:	4b40      	ldr	r3, [pc, #256]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004076:	4a3f      	ldr	r2, [pc, #252]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800407c:	6593      	str	r3, [r2, #88]	@ 0x58
 800407e:	4b3d      	ldr	r3, [pc, #244]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800408a:	2301      	movs	r3, #1
 800408c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800408e:	4b3a      	ldr	r3, [pc, #232]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a39      	ldr	r2, [pc, #228]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004098:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800409a:	f7fe ff45 	bl	8002f28 <HAL_GetTick>
 800409e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040a0:	e009      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fe ff41 	bl	8002f28 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d902      	bls.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	74fb      	strb	r3, [r7, #19]
        break;
 80040b4:	e005      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040b6:	4b30      	ldr	r3, [pc, #192]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0ef      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d159      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d01e      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d019      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040e4:	4b23      	ldr	r3, [pc, #140]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040f0:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004100:	4b1c      	ldr	r3, [pc, #112]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004106:	4a1b      	ldr	r2, [pc, #108]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800410c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004110:	4a18      	ldr	r2, [pc, #96]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d016      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004122:	f7fe ff01 	bl	8002f28 <HAL_GetTick>
 8004126:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004128:	e00b      	b.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800412a:	f7fe fefd 	bl	8002f28 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004138:	4293      	cmp	r3, r2
 800413a:	d902      	bls.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	74fb      	strb	r3, [r7, #19]
            break;
 8004140:	e006      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004142:	4b0c      	ldr	r3, [pc, #48]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0ec      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004164:	4903      	ldr	r1, [pc, #12]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800416c:	e008      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800416e:	7cfb      	ldrb	r3, [r7, #19]
 8004170:	74bb      	strb	r3, [r7, #18]
 8004172:	e005      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004174:	40021000 	.word	0x40021000
 8004178:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004180:	7c7b      	ldrb	r3, [r7, #17]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d105      	bne.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004186:	4ba6      	ldr	r3, [pc, #664]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	4aa5      	ldr	r2, [pc, #660]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800418c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004190:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800419e:	4ba0      	ldr	r3, [pc, #640]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a4:	f023 0203 	bic.w	r2, r3, #3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	499c      	ldr	r1, [pc, #624]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00a      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041c0:	4b97      	ldr	r3, [pc, #604]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c6:	f023 020c 	bic.w	r2, r3, #12
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	4994      	ldr	r1, [pc, #592]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00a      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041e2:	4b8f      	ldr	r3, [pc, #572]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	498b      	ldr	r1, [pc, #556]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0308 	and.w	r3, r3, #8
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004204:	4b86      	ldr	r3, [pc, #536]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	4983      	ldr	r1, [pc, #524]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004226:	4b7e      	ldr	r3, [pc, #504]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	497a      	ldr	r1, [pc, #488]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004248:	4b75      	ldr	r3, [pc, #468]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	4972      	ldr	r1, [pc, #456]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800426a:	4b6d      	ldr	r3, [pc, #436]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004270:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
 8004278:	4969      	ldr	r1, [pc, #420]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800428c:	4b64      	ldr	r3, [pc, #400]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004292:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	4961      	ldr	r1, [pc, #388]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042ae:	4b5c      	ldr	r3, [pc, #368]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	4958      	ldr	r1, [pc, #352]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d015      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042d0:	4b53      	ldr	r3, [pc, #332]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042de:	4950      	ldr	r1, [pc, #320]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ee:	d105      	bne.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f0:	4b4b      	ldr	r3, [pc, #300]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	4a4a      	ldr	r2, [pc, #296]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042fa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004304:	2b00      	cmp	r3, #0
 8004306:	d015      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004308:	4b45      	ldr	r3, [pc, #276]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004316:	4942      	ldr	r1, [pc, #264]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004326:	d105      	bne.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004328:	4b3d      	ldr	r3, [pc, #244]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a3c      	ldr	r2, [pc, #240]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800432e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004332:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d015      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004340:	4b37      	ldr	r3, [pc, #220]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004346:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434e:	4934      	ldr	r1, [pc, #208]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004350:	4313      	orrs	r3, r2
 8004352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800435e:	d105      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004360:	4b2f      	ldr	r3, [pc, #188]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4a2e      	ldr	r2, [pc, #184]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800436a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d015      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004378:	4b29      	ldr	r3, [pc, #164]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004386:	4926      	ldr	r1, [pc, #152]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004396:	d105      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004398:	4b21      	ldr	r3, [pc, #132]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4a20      	ldr	r2, [pc, #128]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800439e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d015      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043be:	4918      	ldr	r1, [pc, #96]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ce:	d105      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043d0:	4b13      	ldr	r3, [pc, #76]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	4a12      	ldr	r2, [pc, #72]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d015      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f6:	490a      	ldr	r1, [pc, #40]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004402:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004406:	d105      	bne.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004408:	4b05      	ldr	r3, [pc, #20]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	4a04      	ldr	r2, [pc, #16]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800440e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004412:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004414:	7cbb      	ldrb	r3, [r7, #18]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40021000 	.word	0x40021000

08004424 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e09d      	b.n	8004572 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	2b00      	cmp	r3, #0
 800443c:	d108      	bne.n	8004450 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004446:	d009      	beq.n	800445c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	61da      	str	r2, [r3, #28]
 800444e:	e005      	b.n	800445c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7fe f9ea 	bl	8002850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004492:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800449c:	d902      	bls.n	80044a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	e002      	b.n	80044aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80044a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80044b2:	d007      	beq.n	80044c4 <HAL_SPI_Init+0xa0>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044bc:	d002      	beq.n	80044c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80044d4:	431a      	orrs	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	431a      	orrs	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044f2:	431a      	orrs	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044fc:	431a      	orrs	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004506:	ea42 0103 	orr.w	r1, r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	f003 0204 	and.w	r2, r3, #4
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	f003 0310 	and.w	r3, r3, #16
 800452c:	431a      	orrs	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004540:	ea42 0103 	orr.w	r1, r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004560:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b088      	sub	sp, #32
 800457e:	af00      	add	r7, sp, #0
 8004580:	60f8      	str	r0, [r7, #12]
 8004582:	60b9      	str	r1, [r7, #8]
 8004584:	603b      	str	r3, [r7, #0]
 8004586:	4613      	mov	r3, r2
 8004588:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800458a:	f7fe fccd 	bl	8002f28 <HAL_GetTick>
 800458e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d001      	beq.n	80045a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80045a0:	2302      	movs	r3, #2
 80045a2:	e15c      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_SPI_Transmit+0x36>
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e154      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_SPI_Transmit+0x48>
 80045be:	2302      	movs	r3, #2
 80045c0:	e14d      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2203      	movs	r2, #3
 80045ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	88fa      	ldrh	r2, [r7, #6]
 80045e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	88fa      	ldrh	r2, [r7, #6]
 80045e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004614:	d10f      	bne.n	8004636 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004624:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004634:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004640:	2b40      	cmp	r3, #64	@ 0x40
 8004642:	d007      	beq.n	8004654 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004652:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800465c:	d952      	bls.n	8004704 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <HAL_SPI_Transmit+0xf2>
 8004666:	8b7b      	ldrh	r3, [r7, #26]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d145      	bne.n	80046f8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004670:	881a      	ldrh	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	1c9a      	adds	r2, r3, #2
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004686:	b29b      	uxth	r3, r3
 8004688:	3b01      	subs	r3, #1
 800468a:	b29a      	uxth	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004690:	e032      	b.n	80046f8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b02      	cmp	r3, #2
 800469e:	d112      	bne.n	80046c6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	881a      	ldrh	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b0:	1c9a      	adds	r2, r3, #2
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	3b01      	subs	r3, #1
 80046be:	b29a      	uxth	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046c4:	e018      	b.n	80046f8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046c6:	f7fe fc2f 	bl	8002f28 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d803      	bhi.n	80046de <HAL_SPI_Transmit+0x164>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046dc:	d102      	bne.n	80046e4 <HAL_SPI_Transmit+0x16a>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d109      	bne.n	80046f8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e0b2      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1c7      	bne.n	8004692 <HAL_SPI_Transmit+0x118>
 8004702:	e083      	b.n	800480c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d002      	beq.n	8004712 <HAL_SPI_Transmit+0x198>
 800470c:	8b7b      	ldrh	r3, [r7, #26]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d177      	bne.n	8004802 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004716:	b29b      	uxth	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d912      	bls.n	8004742 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004720:	881a      	ldrh	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472c:	1c9a      	adds	r2, r3, #2
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004736:	b29b      	uxth	r3, r3
 8004738:	3b02      	subs	r3, #2
 800473a:	b29a      	uxth	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004740:	e05f      	b.n	8004802 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	330c      	adds	r3, #12
 800474c:	7812      	ldrb	r2, [r2, #0]
 800474e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004768:	e04b      	b.n	8004802 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b02      	cmp	r3, #2
 8004776:	d12b      	bne.n	80047d0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b01      	cmp	r3, #1
 8004780:	d912      	bls.n	80047a8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004786:	881a      	ldrh	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004792:	1c9a      	adds	r2, r3, #2
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b02      	subs	r3, #2
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047a6:	e02c      	b.n	8004802 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	330c      	adds	r3, #12
 80047b2:	7812      	ldrb	r2, [r2, #0]
 80047b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047ce:	e018      	b.n	8004802 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047d0:	f7fe fbaa 	bl	8002f28 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d803      	bhi.n	80047e8 <HAL_SPI_Transmit+0x26e>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047e6:	d102      	bne.n	80047ee <HAL_SPI_Transmit+0x274>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e02d      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1ae      	bne.n	800476a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800480c:	69fa      	ldr	r2, [r7, #28]
 800480e:	6839      	ldr	r1, [r7, #0]
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fcf5 	bl	8005200 <SPI_EndRxTxTransaction>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10a      	bne.n	8004840 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	617b      	str	r3, [r7, #20]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e000      	b.n	800485e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800485c:	2300      	movs	r3, #0
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3720      	adds	r7, #32
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b088      	sub	sp, #32
 800486a:	af02      	add	r7, sp, #8
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	4613      	mov	r3, r2
 8004874:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b01      	cmp	r3, #1
 8004880:	d001      	beq.n	8004886 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004882:	2302      	movs	r3, #2
 8004884:	e123      	b.n	8004ace <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_Receive+0x2c>
 800488c:	88fb      	ldrh	r3, [r7, #6]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e11b      	b.n	8004ace <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800489e:	d112      	bne.n	80048c6 <HAL_SPI_Receive+0x60>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10e      	bne.n	80048c6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2204      	movs	r2, #4
 80048ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80048b0:	88fa      	ldrh	r2, [r7, #6]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	4613      	mov	r3, r2
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 f90a 	bl	8004ad6 <HAL_SPI_TransmitReceive>
 80048c2:	4603      	mov	r3, r0
 80048c4:	e103      	b.n	8004ace <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048c6:	f7fe fb2f 	bl	8002f28 <HAL_GetTick>
 80048ca:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d101      	bne.n	80048da <HAL_SPI_Receive+0x74>
 80048d6:	2302      	movs	r3, #2
 80048d8:	e0f9      	b.n	8004ace <HAL_SPI_Receive+0x268>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2204      	movs	r2, #4
 80048e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	88fa      	ldrh	r2, [r7, #6]
 80048fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	88fa      	ldrh	r2, [r7, #6]
 8004902:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800492c:	d908      	bls.n	8004940 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800493c:	605a      	str	r2, [r3, #4]
 800493e:	e007      	b.n	8004950 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800494e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004958:	d10f      	bne.n	800497a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004968:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004978:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004984:	2b40      	cmp	r3, #64	@ 0x40
 8004986:	d007      	beq.n	8004998 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004996:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049a0:	d875      	bhi.n	8004a8e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80049a2:	e037      	b.n	8004a14 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d117      	bne.n	80049e2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f103 020c 	add.w	r2, r3, #12
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049be:	7812      	ldrb	r2, [r2, #0]
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80049e0:	e018      	b.n	8004a14 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049e2:	f7fe faa1 	bl	8002f28 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d803      	bhi.n	80049fa <HAL_SPI_Receive+0x194>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049f8:	d102      	bne.n	8004a00 <HAL_SPI_Receive+0x19a>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d109      	bne.n	8004a14 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a10:	2303      	movs	r3, #3
 8004a12:	e05c      	b.n	8004ace <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1c1      	bne.n	80049a4 <HAL_SPI_Receive+0x13e>
 8004a20:	e03b      	b.n	8004a9a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d115      	bne.n	8004a5c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	b292      	uxth	r2, r2
 8004a3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	1c9a      	adds	r2, r3, #2
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004a5a:	e018      	b.n	8004a8e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5c:	f7fe fa64 	bl	8002f28 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d803      	bhi.n	8004a74 <HAL_SPI_Receive+0x20e>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a72:	d102      	bne.n	8004a7a <HAL_SPI_Receive+0x214>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d109      	bne.n	8004a8e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e01f      	b.n	8004ace <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1c3      	bne.n	8004a22 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	6839      	ldr	r1, [r7, #0]
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	f000 fb56 	bl	8005150 <SPI_EndRxTransaction>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d002      	beq.n	8004ab0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2220      	movs	r2, #32
 8004aae:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e000      	b.n	8004ace <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004acc:	2300      	movs	r3, #0
  }
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b08a      	sub	sp, #40	@ 0x28
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	60f8      	str	r0, [r7, #12]
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	607a      	str	r2, [r7, #4]
 8004ae2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ae8:	f7fe fa1e 	bl	8002f28 <HAL_GetTick>
 8004aec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004af4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004afc:	887b      	ldrh	r3, [r7, #2]
 8004afe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004b00:	887b      	ldrh	r3, [r7, #2]
 8004b02:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b04:	7ffb      	ldrb	r3, [r7, #31]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d00c      	beq.n	8004b24 <HAL_SPI_TransmitReceive+0x4e>
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b10:	d106      	bne.n	8004b20 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <HAL_SPI_TransmitReceive+0x4a>
 8004b1a:	7ffb      	ldrb	r3, [r7, #31]
 8004b1c:	2b04      	cmp	r3, #4
 8004b1e:	d001      	beq.n	8004b24 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004b20:	2302      	movs	r3, #2
 8004b22:	e1f3      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <HAL_SPI_TransmitReceive+0x60>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d002      	beq.n	8004b36 <HAL_SPI_TransmitReceive+0x60>
 8004b30:	887b      	ldrh	r3, [r7, #2]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e1e8      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x72>
 8004b44:	2302      	movs	r3, #2
 8004b46:	e1e1      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d003      	beq.n	8004b64 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2205      	movs	r2, #5
 8004b60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	887a      	ldrh	r2, [r7, #2]
 8004b74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	887a      	ldrh	r2, [r7, #2]
 8004b7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	887a      	ldrh	r2, [r7, #2]
 8004b8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	887a      	ldrh	r2, [r7, #2]
 8004b90:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ba6:	d802      	bhi.n	8004bae <HAL_SPI_TransmitReceive+0xd8>
 8004ba8:	8abb      	ldrh	r3, [r7, #20]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d908      	bls.n	8004bc0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	e007      	b.n	8004bd0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bda:	2b40      	cmp	r3, #64	@ 0x40
 8004bdc:	d007      	beq.n	8004bee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bf6:	f240 8083 	bls.w	8004d00 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <HAL_SPI_TransmitReceive+0x132>
 8004c02:	8afb      	ldrh	r3, [r7, #22]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d16f      	bne.n	8004ce8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0c:	881a      	ldrh	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c18:	1c9a      	adds	r2, r3, #2
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	3b01      	subs	r3, #1
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c2c:	e05c      	b.n	8004ce8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d11b      	bne.n	8004c74 <HAL_SPI_TransmitReceive+0x19e>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d016      	beq.n	8004c74 <HAL_SPI_TransmitReceive+0x19e>
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d113      	bne.n	8004c74 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	881a      	ldrh	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	1c9a      	adds	r2, r3, #2
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d11c      	bne.n	8004cbc <HAL_SPI_TransmitReceive+0x1e6>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d016      	beq.n	8004cbc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c98:	b292      	uxth	r2, r2
 8004c9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca0:	1c9a      	adds	r2, r3, #2
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cbc:	f7fe f934 	bl	8002f28 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	6a3b      	ldr	r3, [r7, #32]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d80d      	bhi.n	8004ce8 <HAL_SPI_TransmitReceive+0x212>
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cd2:	d009      	beq.n	8004ce8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e111      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d19d      	bne.n	8004c2e <HAL_SPI_TransmitReceive+0x158>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d197      	bne.n	8004c2e <HAL_SPI_TransmitReceive+0x158>
 8004cfe:	e0e5      	b.n	8004ecc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x23a>
 8004d08:	8afb      	ldrh	r3, [r7, #22]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	f040 80d1 	bne.w	8004eb2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d912      	bls.n	8004d40 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1e:	881a      	ldrh	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d2a:	1c9a      	adds	r2, r3, #2
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b02      	subs	r3, #2
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d3e:	e0b8      	b.n	8004eb2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	330c      	adds	r3, #12
 8004d4a:	7812      	ldrb	r2, [r2, #0]
 8004d4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d66:	e0a4      	b.n	8004eb2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d134      	bne.n	8004de0 <HAL_SPI_TransmitReceive+0x30a>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d02f      	beq.n	8004de0 <HAL_SPI_TransmitReceive+0x30a>
 8004d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d12c      	bne.n	8004de0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d912      	bls.n	8004db6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d94:	881a      	ldrh	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da0:	1c9a      	adds	r2, r3, #2
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	3b02      	subs	r3, #2
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004db4:	e012      	b.n	8004ddc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	7812      	ldrb	r2, [r2, #0]
 8004dc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d148      	bne.n	8004e80 <HAL_SPI_TransmitReceive+0x3aa>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d042      	beq.n	8004e80 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d923      	bls.n	8004e4e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68da      	ldr	r2, [r3, #12]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e10:	b292      	uxth	r2, r2
 8004e12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e18:	1c9a      	adds	r2, r3, #2
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b02      	subs	r3, #2
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d81f      	bhi.n	8004e7c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e4a:	605a      	str	r2, [r3, #4]
 8004e4c:	e016      	b.n	8004e7c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f103 020c 	add.w	r2, r3, #12
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	7812      	ldrb	r2, [r2, #0]
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e80:	f7fe f852 	bl	8002f28 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d803      	bhi.n	8004e98 <HAL_SPI_TransmitReceive+0x3c2>
 8004e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e96:	d102      	bne.n	8004e9e <HAL_SPI_TransmitReceive+0x3c8>
 8004e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e02c      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f47f af55 	bne.w	8004d68 <HAL_SPI_TransmitReceive+0x292>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f47f af4e 	bne.w	8004d68 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ecc:	6a3a      	ldr	r2, [r7, #32]
 8004ece:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f995 	bl	8005200 <SPI_EndRxTxTransaction>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d008      	beq.n	8004eee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e00e      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
  }
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3728      	adds	r7, #40	@ 0x28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f24:	f7fe f800 	bl	8002f28 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2c:	1a9b      	subs	r3, r3, r2
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	4413      	add	r3, r2
 8004f32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f34:	f7fd fff8 	bl	8002f28 <HAL_GetTick>
 8004f38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f3a:	4b39      	ldr	r3, [pc, #228]	@ (8005020 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	015b      	lsls	r3, r3, #5
 8004f40:	0d1b      	lsrs	r3, r3, #20
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4a:	e054      	b.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f52:	d050      	beq.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f54:	f7fd ffe8 	bl	8002f28 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	69fa      	ldr	r2, [r7, #28]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d902      	bls.n	8004f6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d13d      	bne.n	8004fe6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f82:	d111      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f8c:	d004      	beq.n	8004f98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f96:	d107      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fb0:	d10f      	bne.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fc0:	601a      	str	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e017      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4013      	ands	r3, r2
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	bf0c      	ite	eq
 8005006:	2301      	moveq	r3, #1
 8005008:	2300      	movne	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461a      	mov	r2, r3
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	429a      	cmp	r2, r3
 8005012:	d19b      	bne.n	8004f4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	20000018 	.word	0x20000018

08005024 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08a      	sub	sp, #40	@ 0x28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005032:	2300      	movs	r3, #0
 8005034:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005036:	f7fd ff77 	bl	8002f28 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	1a9b      	subs	r3, r3, r2
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	4413      	add	r3, r2
 8005044:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005046:	f7fd ff6f 	bl	8002f28 <HAL_GetTick>
 800504a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	330c      	adds	r3, #12
 8005052:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005054:	4b3d      	ldr	r3, [pc, #244]	@ (800514c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	00da      	lsls	r2, r3, #3
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	0d1b      	lsrs	r3, r3, #20
 8005064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005066:	fb02 f303 	mul.w	r3, r2, r3
 800506a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800506c:	e060      	b.n	8005130 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005074:	d107      	bne.n	8005086 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d104      	bne.n	8005086 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005084:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800508c:	d050      	beq.n	8005130 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800508e:	f7fd ff4b 	bl	8002f28 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800509a:	429a      	cmp	r2, r3
 800509c:	d902      	bls.n	80050a4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d13d      	bne.n	8005120 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80050b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050bc:	d111      	bne.n	80050e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c6:	d004      	beq.n	80050d2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d0:	d107      	bne.n	80050e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050ea:	d10f      	bne.n	800510c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800510a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e010      	b.n	8005142 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	3b01      	subs	r3, #1
 800512e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	4013      	ands	r3, r2
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	429a      	cmp	r2, r3
 800513e:	d196      	bne.n	800506e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3728      	adds	r7, #40	@ 0x28
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000018 	.word	0x20000018

08005150 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af02      	add	r7, sp, #8
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005164:	d111      	bne.n	800518a <SPI_EndRxTransaction+0x3a>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800516e:	d004      	beq.n	800517a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005178:	d107      	bne.n	800518a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005188:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2200      	movs	r2, #0
 8005192:	2180      	movs	r1, #128	@ 0x80
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f7ff febd 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d007      	beq.n	80051b0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051a4:	f043 0220 	orr.w	r2, r3, #32
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e023      	b.n	80051f8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051b8:	d11d      	bne.n	80051f6 <SPI_EndRxTransaction+0xa6>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051c2:	d004      	beq.n	80051ce <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051cc:	d113      	bne.n	80051f6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f7ff ff22 	bl	8005024 <SPI_WaitFifoStateUntilTimeout>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d007      	beq.n	80051f6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ea:	f043 0220 	orr.w	r2, r3, #32
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e000      	b.n	80051f8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af02      	add	r7, sp, #8
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	9300      	str	r3, [sp, #0]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2200      	movs	r2, #0
 8005214:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f7ff ff03 	bl	8005024 <SPI_WaitFifoStateUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d007      	beq.n	8005234 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e027      	b.n	8005284 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2200      	movs	r2, #0
 800523c:	2180      	movs	r1, #128	@ 0x80
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f7ff fe68 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d007      	beq.n	800525a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800524e:	f043 0220 	orr.w	r2, r3, #32
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e014      	b.n	8005284 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2200      	movs	r2, #0
 8005262:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f7ff fedc 	bl	8005024 <SPI_WaitFifoStateUntilTimeout>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d007      	beq.n	8005282 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005276:	f043 0220 	orr.w	r2, r3, #32
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e000      	b.n	8005284 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e049      	b.n	8005332 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d106      	bne.n	80052b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f7fd fb2c 	bl	8002910 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3304      	adds	r3, #4
 80052c8:	4619      	mov	r1, r3
 80052ca:	4610      	mov	r0, r2
 80052cc:	f000 fcd8 	bl	8005c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b082      	sub	sp, #8
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e049      	b.n	80053e0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	d106      	bne.n	8005366 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f841 	bl	80053e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2202      	movs	r2, #2
 800536a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3304      	adds	r3, #4
 8005376:	4619      	mov	r1, r3
 8005378:	4610      	mov	r0, r2
 800537a:	f000 fc81 	bl	8005c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d109      	bne.n	8005420 <HAL_TIM_PWM_Start+0x24>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b01      	cmp	r3, #1
 8005416:	bf14      	ite	ne
 8005418:	2301      	movne	r3, #1
 800541a:	2300      	moveq	r3, #0
 800541c:	b2db      	uxtb	r3, r3
 800541e:	e03c      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	2b04      	cmp	r3, #4
 8005424:	d109      	bne.n	800543a <HAL_TIM_PWM_Start+0x3e>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	bf14      	ite	ne
 8005432:	2301      	movne	r3, #1
 8005434:	2300      	moveq	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	e02f      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d109      	bne.n	8005454 <HAL_TIM_PWM_Start+0x58>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b01      	cmp	r3, #1
 800544a:	bf14      	ite	ne
 800544c:	2301      	movne	r3, #1
 800544e:	2300      	moveq	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	e022      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b0c      	cmp	r3, #12
 8005458:	d109      	bne.n	800546e <HAL_TIM_PWM_Start+0x72>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b01      	cmp	r3, #1
 8005464:	bf14      	ite	ne
 8005466:	2301      	movne	r3, #1
 8005468:	2300      	moveq	r3, #0
 800546a:	b2db      	uxtb	r3, r3
 800546c:	e015      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b10      	cmp	r3, #16
 8005472:	d109      	bne.n	8005488 <HAL_TIM_PWM_Start+0x8c>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	e008      	b.n	800549a <HAL_TIM_PWM_Start+0x9e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	bf14      	ite	ne
 8005494:	2301      	movne	r3, #1
 8005496:	2300      	moveq	r3, #0
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e097      	b.n	80055d2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d104      	bne.n	80054b2 <HAL_TIM_PWM_Start+0xb6>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054b0:	e023      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d104      	bne.n	80054c2 <HAL_TIM_PWM_Start+0xc6>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054c0:	e01b      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d104      	bne.n	80054d2 <HAL_TIM_PWM_Start+0xd6>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2202      	movs	r2, #2
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054d0:	e013      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b0c      	cmp	r3, #12
 80054d6:	d104      	bne.n	80054e2 <HAL_TIM_PWM_Start+0xe6>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054e0:	e00b      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b10      	cmp	r3, #16
 80054e6:	d104      	bne.n	80054f2 <HAL_TIM_PWM_Start+0xf6>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054f0:	e003      	b.n	80054fa <HAL_TIM_PWM_Start+0xfe>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2202      	movs	r2, #2
 80054f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2201      	movs	r2, #1
 8005500:	6839      	ldr	r1, [r7, #0]
 8005502:	4618      	mov	r0, r3
 8005504:	f000 ffea 	bl	80064dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a33      	ldr	r2, [pc, #204]	@ (80055dc <HAL_TIM_PWM_Start+0x1e0>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d013      	beq.n	800553a <HAL_TIM_PWM_Start+0x13e>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a32      	ldr	r2, [pc, #200]	@ (80055e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d00e      	beq.n	800553a <HAL_TIM_PWM_Start+0x13e>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a30      	ldr	r2, [pc, #192]	@ (80055e4 <HAL_TIM_PWM_Start+0x1e8>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d009      	beq.n	800553a <HAL_TIM_PWM_Start+0x13e>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a2f      	ldr	r2, [pc, #188]	@ (80055e8 <HAL_TIM_PWM_Start+0x1ec>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d004      	beq.n	800553a <HAL_TIM_PWM_Start+0x13e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a2d      	ldr	r2, [pc, #180]	@ (80055ec <HAL_TIM_PWM_Start+0x1f0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d101      	bne.n	800553e <HAL_TIM_PWM_Start+0x142>
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <HAL_TIM_PWM_Start+0x144>
 800553e:	2300      	movs	r3, #0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005552:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a20      	ldr	r2, [pc, #128]	@ (80055dc <HAL_TIM_PWM_Start+0x1e0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d018      	beq.n	8005590 <HAL_TIM_PWM_Start+0x194>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005566:	d013      	beq.n	8005590 <HAL_TIM_PWM_Start+0x194>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a20      	ldr	r2, [pc, #128]	@ (80055f0 <HAL_TIM_PWM_Start+0x1f4>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d00e      	beq.n	8005590 <HAL_TIM_PWM_Start+0x194>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a1f      	ldr	r2, [pc, #124]	@ (80055f4 <HAL_TIM_PWM_Start+0x1f8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d009      	beq.n	8005590 <HAL_TIM_PWM_Start+0x194>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a17      	ldr	r2, [pc, #92]	@ (80055e0 <HAL_TIM_PWM_Start+0x1e4>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d004      	beq.n	8005590 <HAL_TIM_PWM_Start+0x194>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a16      	ldr	r2, [pc, #88]	@ (80055e4 <HAL_TIM_PWM_Start+0x1e8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d115      	bne.n	80055bc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	4b18      	ldr	r3, [pc, #96]	@ (80055f8 <HAL_TIM_PWM_Start+0x1fc>)
 8005598:	4013      	ands	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b06      	cmp	r3, #6
 80055a0:	d015      	beq.n	80055ce <HAL_TIM_PWM_Start+0x1d2>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a8:	d011      	beq.n	80055ce <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f042 0201 	orr.w	r2, r2, #1
 80055b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ba:	e008      	b.n	80055ce <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0201 	orr.w	r2, r2, #1
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	e000      	b.n	80055d0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40013400 	.word	0x40013400
 80055e4:	40014000 	.word	0x40014000
 80055e8:	40014400 	.word	0x40014400
 80055ec:	40014800 	.word	0x40014800
 80055f0:	40000400 	.word	0x40000400
 80055f4:	40000800 	.word	0x40000800
 80055f8:	00010007 	.word	0x00010007

080055fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e097      	b.n	8005740 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b00      	cmp	r3, #0
 800561a:	d106      	bne.n	800562a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f7fd f9a5 	bl	8002974 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2202      	movs	r2, #2
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6812      	ldr	r2, [r2, #0]
 800563c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005640:	f023 0307 	bic.w	r3, r3, #7
 8005644:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	3304      	adds	r3, #4
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f000 fb15 	bl	8005c80 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	4313      	orrs	r3, r2
 8005676:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800567e:	f023 0303 	bic.w	r3, r3, #3
 8005682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	021b      	lsls	r3, r3, #8
 800568e:	4313      	orrs	r3, r2
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800569c:	f023 030c 	bic.w	r3, r3, #12
 80056a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	68da      	ldr	r2, [r3, #12]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	4313      	orrs	r3, r2
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	4313      	orrs	r3, r2
 80056be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	011a      	lsls	r2, r3, #4
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	031b      	lsls	r3, r3, #12
 80056cc:	4313      	orrs	r3, r2
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80056da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80056e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	011b      	lsls	r3, r3, #4
 80056ee:	4313      	orrs	r3, r2
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005758:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005760:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005768:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005770:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d110      	bne.n	800579a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d102      	bne.n	8005784 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800577e:	7b7b      	ldrb	r3, [r7, #13]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d001      	beq.n	8005788 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e069      	b.n	800585c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005798:	e031      	b.n	80057fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b04      	cmp	r3, #4
 800579e:	d110      	bne.n	80057c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d102      	bne.n	80057ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057a6:	7b3b      	ldrb	r3, [r7, #12]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d001      	beq.n	80057b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e055      	b.n	800585c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057c0:	e01d      	b.n	80057fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d108      	bne.n	80057da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057c8:	7bbb      	ldrb	r3, [r7, #14]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d105      	bne.n	80057da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057ce:	7b7b      	ldrb	r3, [r7, #13]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d102      	bne.n	80057da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057d4:	7b3b      	ldrb	r3, [r7, #12]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d001      	beq.n	80057de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e03e      	b.n	800585c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2202      	movs	r2, #2
 80057e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2202      	movs	r2, #2
 80057ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2202      	movs	r2, #2
 80057f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d003      	beq.n	800580c <HAL_TIM_Encoder_Start+0xc4>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	2b04      	cmp	r3, #4
 8005808:	d008      	beq.n	800581c <HAL_TIM_Encoder_Start+0xd4>
 800580a:	e00f      	b.n	800582c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2201      	movs	r2, #1
 8005812:	2100      	movs	r1, #0
 8005814:	4618      	mov	r0, r3
 8005816:	f000 fe61 	bl	80064dc <TIM_CCxChannelCmd>
      break;
 800581a:	e016      	b.n	800584a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2201      	movs	r2, #1
 8005822:	2104      	movs	r1, #4
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fe59 	bl	80064dc <TIM_CCxChannelCmd>
      break;
 800582a:	e00e      	b.n	800584a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2201      	movs	r2, #1
 8005832:	2100      	movs	r1, #0
 8005834:	4618      	mov	r0, r3
 8005836:	f000 fe51 	bl	80064dc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2201      	movs	r2, #1
 8005840:	2104      	movs	r1, #4
 8005842:	4618      	mov	r0, r3
 8005844:	f000 fe4a 	bl	80064dc <TIM_CCxChannelCmd>
      break;
 8005848:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0201 	orr.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800587e:	2302      	movs	r3, #2
 8005880:	e0ff      	b.n	8005a82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b14      	cmp	r3, #20
 800588e:	f200 80f0 	bhi.w	8005a72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005892:	a201      	add	r2, pc, #4	@ (adr r2, 8005898 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005898:	080058ed 	.word	0x080058ed
 800589c:	08005a73 	.word	0x08005a73
 80058a0:	08005a73 	.word	0x08005a73
 80058a4:	08005a73 	.word	0x08005a73
 80058a8:	0800592d 	.word	0x0800592d
 80058ac:	08005a73 	.word	0x08005a73
 80058b0:	08005a73 	.word	0x08005a73
 80058b4:	08005a73 	.word	0x08005a73
 80058b8:	0800596f 	.word	0x0800596f
 80058bc:	08005a73 	.word	0x08005a73
 80058c0:	08005a73 	.word	0x08005a73
 80058c4:	08005a73 	.word	0x08005a73
 80058c8:	080059af 	.word	0x080059af
 80058cc:	08005a73 	.word	0x08005a73
 80058d0:	08005a73 	.word	0x08005a73
 80058d4:	08005a73 	.word	0x08005a73
 80058d8:	080059f1 	.word	0x080059f1
 80058dc:	08005a73 	.word	0x08005a73
 80058e0:	08005a73 	.word	0x08005a73
 80058e4:	08005a73 	.word	0x08005a73
 80058e8:	08005a31 	.word	0x08005a31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 fa60 	bl	8005db8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	699a      	ldr	r2, [r3, #24]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0208 	orr.w	r2, r2, #8
 8005906:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0204 	bic.w	r2, r2, #4
 8005916:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6999      	ldr	r1, [r3, #24]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	691a      	ldr	r2, [r3, #16]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	619a      	str	r2, [r3, #24]
      break;
 800592a:	e0a5      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fad0 	bl	8005ed8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	699a      	ldr	r2, [r3, #24]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005946:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005956:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6999      	ldr	r1, [r3, #24]
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	021a      	lsls	r2, r3, #8
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	619a      	str	r2, [r3, #24]
      break;
 800596c:	e084      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68b9      	ldr	r1, [r7, #8]
 8005974:	4618      	mov	r0, r3
 8005976:	f000 fb39 	bl	8005fec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69da      	ldr	r2, [r3, #28]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0208 	orr.w	r2, r2, #8
 8005988:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69da      	ldr	r2, [r3, #28]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0204 	bic.w	r2, r2, #4
 8005998:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69d9      	ldr	r1, [r3, #28]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	691a      	ldr	r2, [r3, #16]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	61da      	str	r2, [r3, #28]
      break;
 80059ac:	e064      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 fba1 	bl	80060fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	69da      	ldr	r2, [r3, #28]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	69da      	ldr	r2, [r3, #28]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69d9      	ldr	r1, [r3, #28]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	021a      	lsls	r2, r3, #8
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	61da      	str	r2, [r3, #28]
      break;
 80059ee:	e043      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68b9      	ldr	r1, [r7, #8]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fc0a 	bl	8006210 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f042 0208 	orr.w	r2, r2, #8
 8005a0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0204 	bic.w	r2, r2, #4
 8005a1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a2e:	e023      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68b9      	ldr	r1, [r7, #8]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f000 fc4e 	bl	80062d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	021a      	lsls	r2, r3, #8
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a70:	e002      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	75fb      	strb	r3, [r7, #23]
      break;
 8005a76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3718      	adds	r7, #24
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop

08005a8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d101      	bne.n	8005aa8 <HAL_TIM_ConfigClockSource+0x1c>
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	e0de      	b.n	8005c66 <HAL_TIM_ConfigClockSource+0x1da>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005ac6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005aca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ad2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a63      	ldr	r2, [pc, #396]	@ (8005c70 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	f000 80a9 	beq.w	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005ae8:	4a61      	ldr	r2, [pc, #388]	@ (8005c70 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	f200 80ae 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005af0:	4a60      	ldr	r2, [pc, #384]	@ (8005c74 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	f000 80a1 	beq.w	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005af8:	4a5e      	ldr	r2, [pc, #376]	@ (8005c74 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	f200 80a6 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b00:	4a5d      	ldr	r2, [pc, #372]	@ (8005c78 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	f000 8099 	beq.w	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b08:	4a5b      	ldr	r2, [pc, #364]	@ (8005c78 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	f200 809e 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b10:	4a5a      	ldr	r2, [pc, #360]	@ (8005c7c <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	f000 8091 	beq.w	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b18:	4a58      	ldr	r2, [pc, #352]	@ (8005c7c <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	f200 8096 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b20:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b24:	f000 8089 	beq.w	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b28:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b2c:	f200 808e 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b34:	d03e      	beq.n	8005bb4 <HAL_TIM_ConfigClockSource+0x128>
 8005b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b3a:	f200 8087 	bhi.w	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b42:	f000 8086 	beq.w	8005c52 <HAL_TIM_ConfigClockSource+0x1c6>
 8005b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b4a:	d87f      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b4c:	2b70      	cmp	r3, #112	@ 0x70
 8005b4e:	d01a      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0xfa>
 8005b50:	2b70      	cmp	r3, #112	@ 0x70
 8005b52:	d87b      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b54:	2b60      	cmp	r3, #96	@ 0x60
 8005b56:	d050      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x16e>
 8005b58:	2b60      	cmp	r3, #96	@ 0x60
 8005b5a:	d877      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b5c:	2b50      	cmp	r3, #80	@ 0x50
 8005b5e:	d03c      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x14e>
 8005b60:	2b50      	cmp	r3, #80	@ 0x50
 8005b62:	d873      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b64:	2b40      	cmp	r3, #64	@ 0x40
 8005b66:	d058      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x18e>
 8005b68:	2b40      	cmp	r3, #64	@ 0x40
 8005b6a:	d86f      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b6c:	2b30      	cmp	r3, #48	@ 0x30
 8005b6e:	d064      	beq.n	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b70:	2b30      	cmp	r3, #48	@ 0x30
 8005b72:	d86b      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	d060      	beq.n	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	d867      	bhi.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d05c      	beq.n	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b80:	2b10      	cmp	r3, #16
 8005b82:	d05a      	beq.n	8005c3a <HAL_TIM_ConfigClockSource+0x1ae>
 8005b84:	e062      	b.n	8005c4c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b96:	f000 fc81 	bl	800649c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ba8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	609a      	str	r2, [r3, #8]
      break;
 8005bb2:	e04f      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bc4:	f000 fc6a 	bl	800649c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bd6:	609a      	str	r2, [r3, #8]
      break;
 8005bd8:	e03c      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005be6:	461a      	mov	r2, r3
 8005be8:	f000 fbdc 	bl	80063a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2150      	movs	r1, #80	@ 0x50
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f000 fc35 	bl	8006462 <TIM_ITRx_SetConfig>
      break;
 8005bf8:	e02c      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c06:	461a      	mov	r2, r3
 8005c08:	f000 fbfb 	bl	8006402 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2160      	movs	r1, #96	@ 0x60
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 fc25 	bl	8006462 <TIM_ITRx_SetConfig>
      break;
 8005c18:	e01c      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c26:	461a      	mov	r2, r3
 8005c28:	f000 fbbc 	bl	80063a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2140      	movs	r1, #64	@ 0x40
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fc15 	bl	8006462 <TIM_ITRx_SetConfig>
      break;
 8005c38:	e00c      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4619      	mov	r1, r3
 8005c44:	4610      	mov	r0, r2
 8005c46:	f000 fc0c 	bl	8006462 <TIM_ITRx_SetConfig>
      break;
 8005c4a:	e003      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c50:	e000      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005c52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	00100070 	.word	0x00100070
 8005c74:	00100040 	.word	0x00100040
 8005c78:	00100030 	.word	0x00100030
 8005c7c:	00100020 	.word	0x00100020

08005c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a42      	ldr	r2, [pc, #264]	@ (8005d9c <TIM_Base_SetConfig+0x11c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00f      	beq.n	8005cb8 <TIM_Base_SetConfig+0x38>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c9e:	d00b      	beq.n	8005cb8 <TIM_Base_SetConfig+0x38>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8005da0 <TIM_Base_SetConfig+0x120>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d007      	beq.n	8005cb8 <TIM_Base_SetConfig+0x38>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a3e      	ldr	r2, [pc, #248]	@ (8005da4 <TIM_Base_SetConfig+0x124>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d003      	beq.n	8005cb8 <TIM_Base_SetConfig+0x38>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8005da8 <TIM_Base_SetConfig+0x128>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d108      	bne.n	8005cca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a33      	ldr	r2, [pc, #204]	@ (8005d9c <TIM_Base_SetConfig+0x11c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d01b      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cd8:	d017      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a30      	ldr	r2, [pc, #192]	@ (8005da0 <TIM_Base_SetConfig+0x120>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d013      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8005da4 <TIM_Base_SetConfig+0x124>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d00f      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a2e      	ldr	r2, [pc, #184]	@ (8005da8 <TIM_Base_SetConfig+0x128>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d00b      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8005dac <TIM_Base_SetConfig+0x12c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d007      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8005db0 <TIM_Base_SetConfig+0x130>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d003      	beq.n	8005d0a <TIM_Base_SetConfig+0x8a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a2b      	ldr	r2, [pc, #172]	@ (8005db4 <TIM_Base_SetConfig+0x134>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d108      	bne.n	8005d1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689a      	ldr	r2, [r3, #8]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a16      	ldr	r2, [pc, #88]	@ (8005d9c <TIM_Base_SetConfig+0x11c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d00f      	beq.n	8005d68 <TIM_Base_SetConfig+0xe8>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a17      	ldr	r2, [pc, #92]	@ (8005da8 <TIM_Base_SetConfig+0x128>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00b      	beq.n	8005d68 <TIM_Base_SetConfig+0xe8>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a16      	ldr	r2, [pc, #88]	@ (8005dac <TIM_Base_SetConfig+0x12c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d007      	beq.n	8005d68 <TIM_Base_SetConfig+0xe8>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a15      	ldr	r2, [pc, #84]	@ (8005db0 <TIM_Base_SetConfig+0x130>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_Base_SetConfig+0xe8>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a14      	ldr	r2, [pc, #80]	@ (8005db4 <TIM_Base_SetConfig+0x134>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d103      	bne.n	8005d70 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	691a      	ldr	r2, [r3, #16]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d105      	bne.n	8005d8e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	f023 0201 	bic.w	r2, r3, #1
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	611a      	str	r2, [r3, #16]
  }
}
 8005d8e:	bf00      	nop
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40012c00 	.word	0x40012c00
 8005da0:	40000400 	.word	0x40000400
 8005da4:	40000800 	.word	0x40000800
 8005da8:	40013400 	.word	0x40013400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40014400 	.word	0x40014400
 8005db4:	40014800 	.word	0x40014800

08005db8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	f023 0201 	bic.w	r2, r3, #1
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 0303 	bic.w	r3, r3, #3
 8005df2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f023 0302 	bic.w	r3, r3, #2
 8005e04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a2c      	ldr	r2, [pc, #176]	@ (8005ec4 <TIM_OC1_SetConfig+0x10c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d00f      	beq.n	8005e38 <TIM_OC1_SetConfig+0x80>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8005ec8 <TIM_OC1_SetConfig+0x110>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d00b      	beq.n	8005e38 <TIM_OC1_SetConfig+0x80>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a2a      	ldr	r2, [pc, #168]	@ (8005ecc <TIM_OC1_SetConfig+0x114>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d007      	beq.n	8005e38 <TIM_OC1_SetConfig+0x80>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a29      	ldr	r2, [pc, #164]	@ (8005ed0 <TIM_OC1_SetConfig+0x118>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d003      	beq.n	8005e38 <TIM_OC1_SetConfig+0x80>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a28      	ldr	r2, [pc, #160]	@ (8005ed4 <TIM_OC1_SetConfig+0x11c>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d10c      	bne.n	8005e52 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f023 0308 	bic.w	r3, r3, #8
 8005e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	f023 0304 	bic.w	r3, r3, #4
 8005e50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a1b      	ldr	r2, [pc, #108]	@ (8005ec4 <TIM_OC1_SetConfig+0x10c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d00f      	beq.n	8005e7a <TIM_OC1_SetConfig+0xc2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ec8 <TIM_OC1_SetConfig+0x110>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d00b      	beq.n	8005e7a <TIM_OC1_SetConfig+0xc2>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a19      	ldr	r2, [pc, #100]	@ (8005ecc <TIM_OC1_SetConfig+0x114>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d007      	beq.n	8005e7a <TIM_OC1_SetConfig+0xc2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a18      	ldr	r2, [pc, #96]	@ (8005ed0 <TIM_OC1_SetConfig+0x118>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d003      	beq.n	8005e7a <TIM_OC1_SetConfig+0xc2>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a17      	ldr	r2, [pc, #92]	@ (8005ed4 <TIM_OC1_SetConfig+0x11c>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d111      	bne.n	8005e9e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	621a      	str	r2, [r3, #32]
}
 8005eb8:	bf00      	nop
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	40012c00 	.word	0x40012c00
 8005ec8:	40013400 	.word	0x40013400
 8005ecc:	40014000 	.word	0x40014000
 8005ed0:	40014400 	.word	0x40014400
 8005ed4:	40014800 	.word	0x40014800

08005ed8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b087      	sub	sp, #28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	f023 0210 	bic.w	r2, r3, #16
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	699b      	ldr	r3, [r3, #24]
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	021b      	lsls	r3, r3, #8
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f023 0320 	bic.w	r3, r3, #32
 8005f26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	011b      	lsls	r3, r3, #4
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a28      	ldr	r2, [pc, #160]	@ (8005fd8 <TIM_OC2_SetConfig+0x100>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d003      	beq.n	8005f44 <TIM_OC2_SetConfig+0x6c>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a27      	ldr	r2, [pc, #156]	@ (8005fdc <TIM_OC2_SetConfig+0x104>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d10d      	bne.n	8005f60 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a1d      	ldr	r2, [pc, #116]	@ (8005fd8 <TIM_OC2_SetConfig+0x100>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d00f      	beq.n	8005f88 <TIM_OC2_SetConfig+0xb0>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fdc <TIM_OC2_SetConfig+0x104>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00b      	beq.n	8005f88 <TIM_OC2_SetConfig+0xb0>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe0 <TIM_OC2_SetConfig+0x108>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d007      	beq.n	8005f88 <TIM_OC2_SetConfig+0xb0>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe4 <TIM_OC2_SetConfig+0x10c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d003      	beq.n	8005f88 <TIM_OC2_SetConfig+0xb0>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a19      	ldr	r2, [pc, #100]	@ (8005fe8 <TIM_OC2_SetConfig+0x110>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d113      	bne.n	8005fb0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	621a      	str	r2, [r3, #32]
}
 8005fca:	bf00      	nop
 8005fcc:	371c      	adds	r7, #28
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	40012c00 	.word	0x40012c00
 8005fdc:	40013400 	.word	0x40013400
 8005fe0:	40014000 	.word	0x40014000
 8005fe4:	40014400 	.word	0x40014400
 8005fe8:	40014800 	.word	0x40014800

08005fec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a1b      	ldr	r3, [r3, #32]
 8006000:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800601a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800601e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0303 	bic.w	r3, r3, #3
 8006026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4313      	orrs	r3, r2
 8006030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006038:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	021b      	lsls	r3, r3, #8
 8006040:	697a      	ldr	r2, [r7, #20]
 8006042:	4313      	orrs	r3, r2
 8006044:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a27      	ldr	r2, [pc, #156]	@ (80060e8 <TIM_OC3_SetConfig+0xfc>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d003      	beq.n	8006056 <TIM_OC3_SetConfig+0x6a>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a26      	ldr	r2, [pc, #152]	@ (80060ec <TIM_OC3_SetConfig+0x100>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d10d      	bne.n	8006072 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800605c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	021b      	lsls	r3, r3, #8
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006070:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1c      	ldr	r2, [pc, #112]	@ (80060e8 <TIM_OC3_SetConfig+0xfc>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00f      	beq.n	800609a <TIM_OC3_SetConfig+0xae>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a1b      	ldr	r2, [pc, #108]	@ (80060ec <TIM_OC3_SetConfig+0x100>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <TIM_OC3_SetConfig+0xae>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a1a      	ldr	r2, [pc, #104]	@ (80060f0 <TIM_OC3_SetConfig+0x104>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d007      	beq.n	800609a <TIM_OC3_SetConfig+0xae>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a19      	ldr	r2, [pc, #100]	@ (80060f4 <TIM_OC3_SetConfig+0x108>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <TIM_OC3_SetConfig+0xae>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a18      	ldr	r2, [pc, #96]	@ (80060f8 <TIM_OC3_SetConfig+0x10c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d113      	bne.n	80060c2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4313      	orrs	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	621a      	str	r2, [r3, #32]
}
 80060dc:	bf00      	nop
 80060de:	371c      	adds	r7, #28
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr
 80060e8:	40012c00 	.word	0x40012c00
 80060ec:	40013400 	.word	0x40013400
 80060f0:	40014000 	.word	0x40014000
 80060f4:	40014400 	.word	0x40014400
 80060f8:	40014800 	.word	0x40014800

080060fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800612a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800612e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800614a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	031b      	lsls	r3, r3, #12
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a28      	ldr	r2, [pc, #160]	@ (80061fc <TIM_OC4_SetConfig+0x100>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_OC4_SetConfig+0x6c>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a27      	ldr	r2, [pc, #156]	@ (8006200 <TIM_OC4_SetConfig+0x104>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d10d      	bne.n	8006184 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800616e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	031b      	lsls	r3, r3, #12
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006182:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <TIM_OC4_SetConfig+0x100>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d00f      	beq.n	80061ac <TIM_OC4_SetConfig+0xb0>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a1c      	ldr	r2, [pc, #112]	@ (8006200 <TIM_OC4_SetConfig+0x104>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00b      	beq.n	80061ac <TIM_OC4_SetConfig+0xb0>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a1b      	ldr	r2, [pc, #108]	@ (8006204 <TIM_OC4_SetConfig+0x108>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d007      	beq.n	80061ac <TIM_OC4_SetConfig+0xb0>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a1a      	ldr	r2, [pc, #104]	@ (8006208 <TIM_OC4_SetConfig+0x10c>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d003      	beq.n	80061ac <TIM_OC4_SetConfig+0xb0>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a19      	ldr	r2, [pc, #100]	@ (800620c <TIM_OC4_SetConfig+0x110>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d113      	bne.n	80061d4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061b2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80061ba:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	019b      	lsls	r3, r3, #6
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	019b      	lsls	r3, r3, #6
 80061ce:	693a      	ldr	r2, [r7, #16]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	697a      	ldr	r2, [r7, #20]
 80061ec:	621a      	str	r2, [r3, #32]
}
 80061ee:	bf00      	nop
 80061f0:	371c      	adds	r7, #28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40012c00 	.word	0x40012c00
 8006200:	40013400 	.word	0x40013400
 8006204:	40014000 	.word	0x40014000
 8006208:	40014400 	.word	0x40014400
 800620c:	40014800 	.word	0x40014800

08006210 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800623e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006242:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006254:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	041b      	lsls	r3, r3, #16
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	4313      	orrs	r3, r2
 8006260:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a17      	ldr	r2, [pc, #92]	@ (80062c4 <TIM_OC5_SetConfig+0xb4>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d00f      	beq.n	800628a <TIM_OC5_SetConfig+0x7a>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a16      	ldr	r2, [pc, #88]	@ (80062c8 <TIM_OC5_SetConfig+0xb8>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d00b      	beq.n	800628a <TIM_OC5_SetConfig+0x7a>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a15      	ldr	r2, [pc, #84]	@ (80062cc <TIM_OC5_SetConfig+0xbc>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d007      	beq.n	800628a <TIM_OC5_SetConfig+0x7a>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a14      	ldr	r2, [pc, #80]	@ (80062d0 <TIM_OC5_SetConfig+0xc0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d003      	beq.n	800628a <TIM_OC5_SetConfig+0x7a>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a13      	ldr	r2, [pc, #76]	@ (80062d4 <TIM_OC5_SetConfig+0xc4>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d109      	bne.n	800629e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006290:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	021b      	lsls	r3, r3, #8
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	4313      	orrs	r3, r2
 800629c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	621a      	str	r2, [r3, #32]
}
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	40012c00 	.word	0x40012c00
 80062c8:	40013400 	.word	0x40013400
 80062cc:	40014000 	.word	0x40014000
 80062d0:	40014400 	.word	0x40014400
 80062d4:	40014800 	.word	0x40014800

080062d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800630a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	021b      	lsls	r3, r3, #8
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4313      	orrs	r3, r2
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800631e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	051b      	lsls	r3, r3, #20
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a18      	ldr	r2, [pc, #96]	@ (8006390 <TIM_OC6_SetConfig+0xb8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00f      	beq.n	8006354 <TIM_OC6_SetConfig+0x7c>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a17      	ldr	r2, [pc, #92]	@ (8006394 <TIM_OC6_SetConfig+0xbc>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d00b      	beq.n	8006354 <TIM_OC6_SetConfig+0x7c>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a16      	ldr	r2, [pc, #88]	@ (8006398 <TIM_OC6_SetConfig+0xc0>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d007      	beq.n	8006354 <TIM_OC6_SetConfig+0x7c>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a15      	ldr	r2, [pc, #84]	@ (800639c <TIM_OC6_SetConfig+0xc4>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d003      	beq.n	8006354 <TIM_OC6_SetConfig+0x7c>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a14      	ldr	r2, [pc, #80]	@ (80063a0 <TIM_OC6_SetConfig+0xc8>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d109      	bne.n	8006368 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800635a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	029b      	lsls	r3, r3, #10
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	4313      	orrs	r3, r2
 8006366:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	621a      	str	r2, [r3, #32]
}
 8006382:	bf00      	nop
 8006384:	371c      	adds	r7, #28
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	40012c00 	.word	0x40012c00
 8006394:	40013400 	.word	0x40013400
 8006398:	40014000 	.word	0x40014000
 800639c:	40014400 	.word	0x40014400
 80063a0:	40014800 	.word	0x40014800

080063a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b087      	sub	sp, #28
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a1b      	ldr	r3, [r3, #32]
 80063b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	f023 0201 	bic.w	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	011b      	lsls	r3, r3, #4
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f023 030a 	bic.w	r3, r3, #10
 80063e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	621a      	str	r2, [r3, #32]
}
 80063f6:	bf00      	nop
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006402:	b480      	push	{r7}
 8006404:	b087      	sub	sp, #28
 8006406:	af00      	add	r7, sp, #0
 8006408:	60f8      	str	r0, [r7, #12]
 800640a:	60b9      	str	r1, [r7, #8]
 800640c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6a1b      	ldr	r3, [r3, #32]
 8006412:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	f023 0210 	bic.w	r2, r3, #16
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800642c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	031b      	lsls	r3, r3, #12
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	4313      	orrs	r3, r2
 8006436:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800643e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	011b      	lsls	r3, r3, #4
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	621a      	str	r2, [r3, #32]
}
 8006456:	bf00      	nop
 8006458:	371c      	adds	r7, #28
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006462:	b480      	push	{r7}
 8006464:	b085      	sub	sp, #20
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800647c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4313      	orrs	r3, r2
 8006484:	f043 0307 	orr.w	r3, r3, #7
 8006488:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	609a      	str	r2, [r3, #8]
}
 8006490:	bf00      	nop
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800649c:	b480      	push	{r7}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	431a      	orrs	r2, r3
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	609a      	str	r2, [r3, #8]
}
 80064d0:	bf00      	nop
 80064d2:	371c      	adds	r7, #28
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 031f 	and.w	r3, r3, #31
 80064ee:	2201      	movs	r2, #1
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6a1a      	ldr	r2, [r3, #32]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	43db      	mvns	r3, r3
 80064fe:	401a      	ands	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a1a      	ldr	r2, [r3, #32]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f003 031f 	and.w	r3, r3, #31
 800650e:	6879      	ldr	r1, [r7, #4]
 8006510:	fa01 f303 	lsl.w	r3, r1, r3
 8006514:	431a      	orrs	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	621a      	str	r2, [r3, #32]
}
 800651a:	bf00      	nop
 800651c:	371c      	adds	r7, #28
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
	...

08006528 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800653c:	2302      	movs	r3, #2
 800653e:	e065      	b.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a2c      	ldr	r2, [pc, #176]	@ (8006618 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d004      	beq.n	8006574 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a2b      	ldr	r2, [pc, #172]	@ (800661c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d108      	bne.n	8006586 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800657a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800658c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006590:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	4313      	orrs	r3, r2
 800659a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006618 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d018      	beq.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b6:	d013      	beq.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a18      	ldr	r2, [pc, #96]	@ (8006620 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00e      	beq.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a17      	ldr	r2, [pc, #92]	@ (8006624 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d009      	beq.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a12      	ldr	r2, [pc, #72]	@ (800661c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d004      	beq.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a13      	ldr	r2, [pc, #76]	@ (8006628 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d10c      	bne.n	80065fa <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3714      	adds	r7, #20
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr
 8006618:	40012c00 	.word	0x40012c00
 800661c:	40013400 	.word	0x40013400
 8006620:	40000400 	.word	0x40000400
 8006624:	40000800 	.word	0x40000800
 8006628:	40014000 	.word	0x40014000

0800662c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006636:	2300      	movs	r3, #0
 8006638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006640:	2b01      	cmp	r3, #1
 8006642:	d101      	bne.n	8006648 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006644:	2302      	movs	r3, #2
 8006646:	e073      	b.n	8006730 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	4313      	orrs	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	4313      	orrs	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	4313      	orrs	r3, r2
 8006694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	695b      	ldr	r3, [r3, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	041b      	lsls	r3, r3, #16
 80066be:	4313      	orrs	r3, r2
 80066c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a19      	ldr	r2, [pc, #100]	@ (800673c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d004      	beq.n	80066e4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a18      	ldr	r2, [pc, #96]	@ (8006740 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d11c      	bne.n	800671e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ee:	051b      	lsls	r3, r3, #20
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671a:	4313      	orrs	r3, r2
 800671c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3714      	adds	r7, #20
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr
 800673c:	40012c00 	.word	0x40012c00
 8006740:	40013400 	.word	0x40013400

08006744 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e042      	b.n	80067dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800675c:	2b00      	cmp	r3, #0
 800675e:	d106      	bne.n	800676e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f7fc f9d1 	bl	8002b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2224      	movs	r2, #36	@ 0x24
 8006772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0201 	bic.w	r2, r2, #1
 8006784:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800678a:	2b00      	cmp	r3, #0
 800678c:	d002      	beq.n	8006794 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fb82 	bl	8006e98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 f8b3 	bl	8006900 <UART_SetConfig>
 800679a:	4603      	mov	r3, r0
 800679c:	2b01      	cmp	r3, #1
 800679e:	d101      	bne.n	80067a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e01b      	b.n	80067dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f042 0201 	orr.w	r2, r2, #1
 80067d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 fc01 	bl	8006fdc <UART_CheckIdleState>
 80067da:	4603      	mov	r3, r0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3708      	adds	r7, #8
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b08a      	sub	sp, #40	@ 0x28
 80067e8:	af02      	add	r7, sp, #8
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	4613      	mov	r3, r2
 80067f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	d17b      	bne.n	80068f6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <HAL_UART_Transmit+0x26>
 8006804:	88fb      	ldrh	r3, [r7, #6]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e074      	b.n	80068f8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2221      	movs	r2, #33	@ 0x21
 800681a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800681e:	f7fc fb83 	bl	8002f28 <HAL_GetTick>
 8006822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	88fa      	ldrh	r2, [r7, #6]
 8006828:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	88fa      	ldrh	r2, [r7, #6]
 8006830:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800683c:	d108      	bne.n	8006850 <HAL_UART_Transmit+0x6c>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006846:	2300      	movs	r3, #0
 8006848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	61bb      	str	r3, [r7, #24]
 800684e:	e003      	b.n	8006858 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006854:	2300      	movs	r3, #0
 8006856:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006858:	e030      	b.n	80068bc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	2200      	movs	r2, #0
 8006862:	2180      	movs	r1, #128	@ 0x80
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 fc63 	bl	8007130 <UART_WaitOnFlagUntilTimeout>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2220      	movs	r2, #32
 8006874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e03d      	b.n	80068f8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10b      	bne.n	800689a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006890:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	3302      	adds	r3, #2
 8006896:	61bb      	str	r3, [r7, #24]
 8006898:	e007      	b.n	80068aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	781a      	ldrb	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	3301      	adds	r3, #1
 80068a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	3b01      	subs	r3, #1
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1c8      	bne.n	800685a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	2200      	movs	r2, #0
 80068d0:	2140      	movs	r1, #64	@ 0x40
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 fc2c 	bl	8007130 <UART_WaitOnFlagUntilTimeout>
 80068d8:	4603      	mov	r3, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d005      	beq.n	80068ea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e006      	b.n	80068f8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2220      	movs	r2, #32
 80068ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	e000      	b.n	80068f8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80068f6:	2302      	movs	r3, #2
  }
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3720      	adds	r7, #32
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006904:	b08c      	sub	sp, #48	@ 0x30
 8006906:	af00      	add	r7, sp, #0
 8006908:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800690a:	2300      	movs	r3, #0
 800690c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	431a      	orrs	r2, r3
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	431a      	orrs	r2, r3
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	4313      	orrs	r3, r2
 8006926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	4bab      	ldr	r3, [pc, #684]	@ (8006bdc <UART_SetConfig+0x2dc>)
 8006930:	4013      	ands	r3, r2
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	6812      	ldr	r2, [r2, #0]
 8006936:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006938:	430b      	orrs	r3, r1
 800693a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4aa0      	ldr	r2, [pc, #640]	@ (8006be0 <UART_SetConfig+0x2e0>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d004      	beq.n	800696c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006968:	4313      	orrs	r3, r2
 800696a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006976:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	6812      	ldr	r2, [r2, #0]
 800697e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006980:	430b      	orrs	r3, r1
 8006982:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	f023 010f 	bic.w	r1, r3, #15
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	430a      	orrs	r2, r1
 8006998:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a91      	ldr	r2, [pc, #580]	@ (8006be4 <UART_SetConfig+0x2e4>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d125      	bne.n	80069f0 <UART_SetConfig+0xf0>
 80069a4:	4b90      	ldr	r3, [pc, #576]	@ (8006be8 <UART_SetConfig+0x2e8>)
 80069a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069aa:	f003 0303 	and.w	r3, r3, #3
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d81a      	bhi.n	80069e8 <UART_SetConfig+0xe8>
 80069b2:	a201      	add	r2, pc, #4	@ (adr r2, 80069b8 <UART_SetConfig+0xb8>)
 80069b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b8:	080069c9 	.word	0x080069c9
 80069bc:	080069d9 	.word	0x080069d9
 80069c0:	080069d1 	.word	0x080069d1
 80069c4:	080069e1 	.word	0x080069e1
 80069c8:	2301      	movs	r3, #1
 80069ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ce:	e0d6      	b.n	8006b7e <UART_SetConfig+0x27e>
 80069d0:	2302      	movs	r3, #2
 80069d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069d6:	e0d2      	b.n	8006b7e <UART_SetConfig+0x27e>
 80069d8:	2304      	movs	r3, #4
 80069da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069de:	e0ce      	b.n	8006b7e <UART_SetConfig+0x27e>
 80069e0:	2308      	movs	r3, #8
 80069e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069e6:	e0ca      	b.n	8006b7e <UART_SetConfig+0x27e>
 80069e8:	2310      	movs	r3, #16
 80069ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ee:	e0c6      	b.n	8006b7e <UART_SetConfig+0x27e>
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a7d      	ldr	r2, [pc, #500]	@ (8006bec <UART_SetConfig+0x2ec>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d138      	bne.n	8006a6c <UART_SetConfig+0x16c>
 80069fa:	4b7b      	ldr	r3, [pc, #492]	@ (8006be8 <UART_SetConfig+0x2e8>)
 80069fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a00:	f003 030c 	and.w	r3, r3, #12
 8006a04:	2b0c      	cmp	r3, #12
 8006a06:	d82d      	bhi.n	8006a64 <UART_SetConfig+0x164>
 8006a08:	a201      	add	r2, pc, #4	@ (adr r2, 8006a10 <UART_SetConfig+0x110>)
 8006a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0e:	bf00      	nop
 8006a10:	08006a45 	.word	0x08006a45
 8006a14:	08006a65 	.word	0x08006a65
 8006a18:	08006a65 	.word	0x08006a65
 8006a1c:	08006a65 	.word	0x08006a65
 8006a20:	08006a55 	.word	0x08006a55
 8006a24:	08006a65 	.word	0x08006a65
 8006a28:	08006a65 	.word	0x08006a65
 8006a2c:	08006a65 	.word	0x08006a65
 8006a30:	08006a4d 	.word	0x08006a4d
 8006a34:	08006a65 	.word	0x08006a65
 8006a38:	08006a65 	.word	0x08006a65
 8006a3c:	08006a65 	.word	0x08006a65
 8006a40:	08006a5d 	.word	0x08006a5d
 8006a44:	2300      	movs	r3, #0
 8006a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a4a:	e098      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a52:	e094      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006a54:	2304      	movs	r3, #4
 8006a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a5a:	e090      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006a5c:	2308      	movs	r3, #8
 8006a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a62:	e08c      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006a64:	2310      	movs	r3, #16
 8006a66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a6a:	e088      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a5f      	ldr	r2, [pc, #380]	@ (8006bf0 <UART_SetConfig+0x2f0>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d125      	bne.n	8006ac2 <UART_SetConfig+0x1c2>
 8006a76:	4b5c      	ldr	r3, [pc, #368]	@ (8006be8 <UART_SetConfig+0x2e8>)
 8006a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006a80:	2b30      	cmp	r3, #48	@ 0x30
 8006a82:	d016      	beq.n	8006ab2 <UART_SetConfig+0x1b2>
 8006a84:	2b30      	cmp	r3, #48	@ 0x30
 8006a86:	d818      	bhi.n	8006aba <UART_SetConfig+0x1ba>
 8006a88:	2b20      	cmp	r3, #32
 8006a8a:	d00a      	beq.n	8006aa2 <UART_SetConfig+0x1a2>
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	d814      	bhi.n	8006aba <UART_SetConfig+0x1ba>
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <UART_SetConfig+0x19a>
 8006a94:	2b10      	cmp	r3, #16
 8006a96:	d008      	beq.n	8006aaa <UART_SetConfig+0x1aa>
 8006a98:	e00f      	b.n	8006aba <UART_SetConfig+0x1ba>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aa0:	e06d      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006aa2:	2302      	movs	r3, #2
 8006aa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aa8:	e069      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006aaa:	2304      	movs	r3, #4
 8006aac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab0:	e065      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006ab2:	2308      	movs	r3, #8
 8006ab4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab8:	e061      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006aba:	2310      	movs	r3, #16
 8006abc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ac0:	e05d      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a4b      	ldr	r2, [pc, #300]	@ (8006bf4 <UART_SetConfig+0x2f4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d125      	bne.n	8006b18 <UART_SetConfig+0x218>
 8006acc:	4b46      	ldr	r3, [pc, #280]	@ (8006be8 <UART_SetConfig+0x2e8>)
 8006ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ad8:	d016      	beq.n	8006b08 <UART_SetConfig+0x208>
 8006ada:	2bc0      	cmp	r3, #192	@ 0xc0
 8006adc:	d818      	bhi.n	8006b10 <UART_SetConfig+0x210>
 8006ade:	2b80      	cmp	r3, #128	@ 0x80
 8006ae0:	d00a      	beq.n	8006af8 <UART_SetConfig+0x1f8>
 8006ae2:	2b80      	cmp	r3, #128	@ 0x80
 8006ae4:	d814      	bhi.n	8006b10 <UART_SetConfig+0x210>
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <UART_SetConfig+0x1f0>
 8006aea:	2b40      	cmp	r3, #64	@ 0x40
 8006aec:	d008      	beq.n	8006b00 <UART_SetConfig+0x200>
 8006aee:	e00f      	b.n	8006b10 <UART_SetConfig+0x210>
 8006af0:	2300      	movs	r3, #0
 8006af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006af6:	e042      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006af8:	2302      	movs	r3, #2
 8006afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006afe:	e03e      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b00:	2304      	movs	r3, #4
 8006b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b06:	e03a      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b08:	2308      	movs	r3, #8
 8006b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b0e:	e036      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b10:	2310      	movs	r3, #16
 8006b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b16:	e032      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a30      	ldr	r2, [pc, #192]	@ (8006be0 <UART_SetConfig+0x2e0>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d12a      	bne.n	8006b78 <UART_SetConfig+0x278>
 8006b22:	4b31      	ldr	r3, [pc, #196]	@ (8006be8 <UART_SetConfig+0x2e8>)
 8006b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006b2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b30:	d01a      	beq.n	8006b68 <UART_SetConfig+0x268>
 8006b32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b36:	d81b      	bhi.n	8006b70 <UART_SetConfig+0x270>
 8006b38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b3c:	d00c      	beq.n	8006b58 <UART_SetConfig+0x258>
 8006b3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b42:	d815      	bhi.n	8006b70 <UART_SetConfig+0x270>
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d003      	beq.n	8006b50 <UART_SetConfig+0x250>
 8006b48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b4c:	d008      	beq.n	8006b60 <UART_SetConfig+0x260>
 8006b4e:	e00f      	b.n	8006b70 <UART_SetConfig+0x270>
 8006b50:	2300      	movs	r3, #0
 8006b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b56:	e012      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b58:	2302      	movs	r3, #2
 8006b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b5e:	e00e      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b60:	2304      	movs	r3, #4
 8006b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b66:	e00a      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b68:	2308      	movs	r3, #8
 8006b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b6e:	e006      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b70:	2310      	movs	r3, #16
 8006b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b76:	e002      	b.n	8006b7e <UART_SetConfig+0x27e>
 8006b78:	2310      	movs	r3, #16
 8006b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a17      	ldr	r2, [pc, #92]	@ (8006be0 <UART_SetConfig+0x2e0>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	f040 80a8 	bne.w	8006cda <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b8e:	2b08      	cmp	r3, #8
 8006b90:	d834      	bhi.n	8006bfc <UART_SetConfig+0x2fc>
 8006b92:	a201      	add	r2, pc, #4	@ (adr r2, 8006b98 <UART_SetConfig+0x298>)
 8006b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b98:	08006bbd 	.word	0x08006bbd
 8006b9c:	08006bfd 	.word	0x08006bfd
 8006ba0:	08006bc5 	.word	0x08006bc5
 8006ba4:	08006bfd 	.word	0x08006bfd
 8006ba8:	08006bcb 	.word	0x08006bcb
 8006bac:	08006bfd 	.word	0x08006bfd
 8006bb0:	08006bfd 	.word	0x08006bfd
 8006bb4:	08006bfd 	.word	0x08006bfd
 8006bb8:	08006bd3 	.word	0x08006bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bbc:	f7fd f9d0 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8006bc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bc2:	e021      	b.n	8006c08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <UART_SetConfig+0x2f8>)
 8006bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006bc8:	e01e      	b.n	8006c08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bca:	f7fd f95b 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8006bce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006bd0:	e01a      	b.n	8006c08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006bd8:	e016      	b.n	8006c08 <UART_SetConfig+0x308>
 8006bda:	bf00      	nop
 8006bdc:	cfff69f3 	.word	0xcfff69f3
 8006be0:	40008000 	.word	0x40008000
 8006be4:	40013800 	.word	0x40013800
 8006be8:	40021000 	.word	0x40021000
 8006bec:	40004400 	.word	0x40004400
 8006bf0:	40004800 	.word	0x40004800
 8006bf4:	40004c00 	.word	0x40004c00
 8006bf8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 812a 	beq.w	8006e64 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c14:	4a9e      	ldr	r2, [pc, #632]	@ (8006e90 <UART_SetConfig+0x590>)
 8006c16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c22:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	4613      	mov	r3, r2
 8006c2a:	005b      	lsls	r3, r3, #1
 8006c2c:	4413      	add	r3, r2
 8006c2e:	69ba      	ldr	r2, [r7, #24]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d305      	bcc.n	8006c40 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c3a:	69ba      	ldr	r2, [r7, #24]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d903      	bls.n	8006c48 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c46:	e10d      	b.n	8006e64 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	60bb      	str	r3, [r7, #8]
 8006c4e:	60fa      	str	r2, [r7, #12]
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c54:	4a8e      	ldr	r2, [pc, #568]	@ (8006e90 <UART_SetConfig+0x590>)
 8006c56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	603b      	str	r3, [r7, #0]
 8006c60:	607a      	str	r2, [r7, #4]
 8006c62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c6a:	f7fa f815 	bl	8000c98 <__aeabi_uldivmod>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	460b      	mov	r3, r1
 8006c72:	4610      	mov	r0, r2
 8006c74:	4619      	mov	r1, r3
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	020b      	lsls	r3, r1, #8
 8006c80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006c84:	0202      	lsls	r2, r0, #8
 8006c86:	6979      	ldr	r1, [r7, #20]
 8006c88:	6849      	ldr	r1, [r1, #4]
 8006c8a:	0849      	lsrs	r1, r1, #1
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	460c      	mov	r4, r1
 8006c90:	4605      	mov	r5, r0
 8006c92:	eb12 0804 	adds.w	r8, r2, r4
 8006c96:	eb43 0905 	adc.w	r9, r3, r5
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	469a      	mov	sl, r3
 8006ca2:	4693      	mov	fp, r2
 8006ca4:	4652      	mov	r2, sl
 8006ca6:	465b      	mov	r3, fp
 8006ca8:	4640      	mov	r0, r8
 8006caa:	4649      	mov	r1, r9
 8006cac:	f7f9 fff4 	bl	8000c98 <__aeabi_uldivmod>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cbe:	d308      	bcc.n	8006cd2 <UART_SetConfig+0x3d2>
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cc6:	d204      	bcs.n	8006cd2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	6a3a      	ldr	r2, [r7, #32]
 8006cce:	60da      	str	r2, [r3, #12]
 8006cd0:	e0c8      	b.n	8006e64 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006cd8:	e0c4      	b.n	8006e64 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	69db      	ldr	r3, [r3, #28]
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ce2:	d167      	bne.n	8006db4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006ce4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ce8:	2b08      	cmp	r3, #8
 8006cea:	d828      	bhi.n	8006d3e <UART_SetConfig+0x43e>
 8006cec:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <UART_SetConfig+0x3f4>)
 8006cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d19 	.word	0x08006d19
 8006cf8:	08006d21 	.word	0x08006d21
 8006cfc:	08006d29 	.word	0x08006d29
 8006d00:	08006d3f 	.word	0x08006d3f
 8006d04:	08006d2f 	.word	0x08006d2f
 8006d08:	08006d3f 	.word	0x08006d3f
 8006d0c:	08006d3f 	.word	0x08006d3f
 8006d10:	08006d3f 	.word	0x08006d3f
 8006d14:	08006d37 	.word	0x08006d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d18:	f7fd f922 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8006d1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d1e:	e014      	b.n	8006d4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d20:	f7fd f934 	bl	8003f8c <HAL_RCC_GetPCLK2Freq>
 8006d24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d26:	e010      	b.n	8006d4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d28:	4b5a      	ldr	r3, [pc, #360]	@ (8006e94 <UART_SetConfig+0x594>)
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d2c:	e00d      	b.n	8006d4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d2e:	f7fd f8a9 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8006d32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d34:	e009      	b.n	8006d4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d3c:	e005      	b.n	8006d4a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 8089 	beq.w	8006e64 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d56:	4a4e      	ldr	r2, [pc, #312]	@ (8006e90 <UART_SetConfig+0x590>)
 8006d58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d60:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d64:	005a      	lsls	r2, r3, #1
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	085b      	lsrs	r3, r3, #1
 8006d6c:	441a      	add	r2, r3
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	2b0f      	cmp	r3, #15
 8006d7c:	d916      	bls.n	8006dac <UART_SetConfig+0x4ac>
 8006d7e:	6a3b      	ldr	r3, [r7, #32]
 8006d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d84:	d212      	bcs.n	8006dac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d86:	6a3b      	ldr	r3, [r7, #32]
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	f023 030f 	bic.w	r3, r3, #15
 8006d8e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d90:	6a3b      	ldr	r3, [r7, #32]
 8006d92:	085b      	lsrs	r3, r3, #1
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	f003 0307 	and.w	r3, r3, #7
 8006d9a:	b29a      	uxth	r2, r3
 8006d9c:	8bfb      	ldrh	r3, [r7, #30]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	8bfa      	ldrh	r2, [r7, #30]
 8006da8:	60da      	str	r2, [r3, #12]
 8006daa:	e05b      	b.n	8006e64 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006db2:	e057      	b.n	8006e64 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006db4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d828      	bhi.n	8006e0e <UART_SetConfig+0x50e>
 8006dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc4 <UART_SetConfig+0x4c4>)
 8006dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc2:	bf00      	nop
 8006dc4:	08006de9 	.word	0x08006de9
 8006dc8:	08006df1 	.word	0x08006df1
 8006dcc:	08006df9 	.word	0x08006df9
 8006dd0:	08006e0f 	.word	0x08006e0f
 8006dd4:	08006dff 	.word	0x08006dff
 8006dd8:	08006e0f 	.word	0x08006e0f
 8006ddc:	08006e0f 	.word	0x08006e0f
 8006de0:	08006e0f 	.word	0x08006e0f
 8006de4:	08006e07 	.word	0x08006e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006de8:	f7fd f8ba 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8006dec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006dee:	e014      	b.n	8006e1a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006df0:	f7fd f8cc 	bl	8003f8c <HAL_RCC_GetPCLK2Freq>
 8006df4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006df6:	e010      	b.n	8006e1a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006df8:	4b26      	ldr	r3, [pc, #152]	@ (8006e94 <UART_SetConfig+0x594>)
 8006dfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006dfc:	e00d      	b.n	8006e1a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dfe:	f7fd f841 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8006e02:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e04:	e009      	b.n	8006e1a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e0c:	e005      	b.n	8006e1a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e18:	bf00      	nop
    }

    if (pclk != 0U)
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d021      	beq.n	8006e64 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e24:	4a1a      	ldr	r2, [pc, #104]	@ (8006e90 <UART_SetConfig+0x590>)
 8006e26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	085b      	lsrs	r3, r3, #1
 8006e38:	441a      	add	r2, r3
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e42:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e44:	6a3b      	ldr	r3, [r7, #32]
 8006e46:	2b0f      	cmp	r3, #15
 8006e48:	d909      	bls.n	8006e5e <UART_SetConfig+0x55e>
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e50:	d205      	bcs.n	8006e5e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e52:	6a3b      	ldr	r3, [r7, #32]
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	60da      	str	r2, [r3, #12]
 8006e5c:	e002      	b.n	8006e64 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	2200      	movs	r2, #0
 8006e78:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006e80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3730      	adds	r7, #48	@ 0x30
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e8e:	bf00      	nop
 8006e90:	0800a2e8 	.word	0x0800a2e8
 8006e94:	00f42400 	.word	0x00f42400

08006e98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea4:	f003 0308 	and.w	r3, r3, #8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00a      	beq.n	8006ec2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	430a      	orrs	r2, r1
 8006ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00a      	beq.n	8006ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee8:	f003 0302 	and.w	r3, r3, #2
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00a      	beq.n	8006f06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00a      	beq.n	8006f28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	430a      	orrs	r2, r1
 8006f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2c:	f003 0310 	and.w	r3, r3, #16
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00a      	beq.n	8006f4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	430a      	orrs	r2, r1
 8006f48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f4e:	f003 0320 	and.w	r3, r3, #32
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00a      	beq.n	8006f6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d01a      	beq.n	8006fae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f96:	d10a      	bne.n	8006fae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00a      	beq.n	8006fd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	605a      	str	r2, [r3, #4]
  }
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b098      	sub	sp, #96	@ 0x60
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fec:	f7fb ff9c 	bl	8002f28 <HAL_GetTick>
 8006ff0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 0308 	and.w	r3, r3, #8
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d12f      	bne.n	8007060 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007000:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007004:	9300      	str	r3, [sp, #0]
 8007006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007008:	2200      	movs	r2, #0
 800700a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f88e 	bl	8007130 <UART_WaitOnFlagUntilTimeout>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d022      	beq.n	8007060 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007022:	e853 3f00 	ldrex	r3, [r3]
 8007026:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800702e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	461a      	mov	r2, r3
 8007036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007038:	647b      	str	r3, [r7, #68]	@ 0x44
 800703a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800703e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007040:	e841 2300 	strex	r3, r2, [r1]
 8007044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1e6      	bne.n	800701a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2220      	movs	r2, #32
 8007050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	e063      	b.n	8007128 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0304 	and.w	r3, r3, #4
 800706a:	2b04      	cmp	r3, #4
 800706c:	d149      	bne.n	8007102 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800706e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007076:	2200      	movs	r2, #0
 8007078:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 f857 	bl	8007130 <UART_WaitOnFlagUntilTimeout>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d03c      	beq.n	8007102 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	e853 3f00 	ldrex	r3, [r3]
 8007094:	623b      	str	r3, [r7, #32]
   return(result);
 8007096:	6a3b      	ldr	r3, [r7, #32]
 8007098:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800709c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80070a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ae:	e841 2300 	strex	r3, r2, [r1]
 80070b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1e6      	bne.n	8007088 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3308      	adds	r3, #8
 80070c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	e853 3f00 	ldrex	r3, [r3]
 80070c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f023 0301 	bic.w	r3, r3, #1
 80070d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	3308      	adds	r3, #8
 80070d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070da:	61fa      	str	r2, [r7, #28]
 80070dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070de:	69b9      	ldr	r1, [r7, #24]
 80070e0:	69fa      	ldr	r2, [r7, #28]
 80070e2:	e841 2300 	strex	r3, r2, [r1]
 80070e6:	617b      	str	r3, [r7, #20]
   return(result);
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1e5      	bne.n	80070ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2220      	movs	r2, #32
 80070f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e012      	b.n	8007128 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2220      	movs	r2, #32
 8007106:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2220      	movs	r2, #32
 800710e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007126:	2300      	movs	r3, #0
}
 8007128:	4618      	mov	r0, r3
 800712a:	3758      	adds	r7, #88	@ 0x58
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	603b      	str	r3, [r7, #0]
 800713c:	4613      	mov	r3, r2
 800713e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007140:	e04f      	b.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007148:	d04b      	beq.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800714a:	f7fb feed 	bl	8002f28 <HAL_GetTick>
 800714e:	4602      	mov	r2, r0
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	69ba      	ldr	r2, [r7, #24]
 8007156:	429a      	cmp	r2, r3
 8007158:	d302      	bcc.n	8007160 <UART_WaitOnFlagUntilTimeout+0x30>
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e04e      	b.n	8007202 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	d037      	beq.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	2b80      	cmp	r3, #128	@ 0x80
 8007176:	d034      	beq.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2b40      	cmp	r3, #64	@ 0x40
 800717c:	d031      	beq.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b08      	cmp	r3, #8
 800718a:	d110      	bne.n	80071ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2208      	movs	r2, #8
 8007192:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f000 f838 	bl	800720a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2208      	movs	r2, #8
 800719e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e029      	b.n	8007202 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071bc:	d111      	bne.n	80071e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80071c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 f81e 	bl	800720a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80071de:	2303      	movs	r3, #3
 80071e0:	e00f      	b.n	8007202 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69da      	ldr	r2, [r3, #28]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	4013      	ands	r3, r2
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	bf0c      	ite	eq
 80071f2:	2301      	moveq	r3, #1
 80071f4:	2300      	movne	r3, #0
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	79fb      	ldrb	r3, [r7, #7]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d0a0      	beq.n	8007142 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800720a:	b480      	push	{r7}
 800720c:	b095      	sub	sp, #84	@ 0x54
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721a:	e853 3f00 	ldrex	r3, [r3]
 800721e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	461a      	mov	r2, r3
 800722e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007230:	643b      	str	r3, [r7, #64]	@ 0x40
 8007232:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007234:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007236:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007238:	e841 2300 	strex	r3, r2, [r1]
 800723c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800723e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1e6      	bne.n	8007212 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3308      	adds	r3, #8
 800724a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	e853 3f00 	ldrex	r3, [r3]
 8007252:	61fb      	str	r3, [r7, #28]
   return(result);
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800725a:	f023 0301 	bic.w	r3, r3, #1
 800725e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3308      	adds	r3, #8
 8007266:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007268:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800726a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800726e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007270:	e841 2300 	strex	r3, r2, [r1]
 8007274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1e3      	bne.n	8007244 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007280:	2b01      	cmp	r3, #1
 8007282:	d118      	bne.n	80072b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	60bb      	str	r3, [r7, #8]
   return(result);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	f023 0310 	bic.w	r3, r3, #16
 8007298:	647b      	str	r3, [r7, #68]	@ 0x44
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072a2:	61bb      	str	r3, [r7, #24]
 80072a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a6:	6979      	ldr	r1, [r7, #20]
 80072a8:	69ba      	ldr	r2, [r7, #24]
 80072aa:	e841 2300 	strex	r3, r2, [r1]
 80072ae:	613b      	str	r3, [r7, #16]
   return(result);
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1e6      	bne.n	8007284 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2220      	movs	r2, #32
 80072ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80072ca:	bf00      	nop
 80072cc:	3754      	adds	r7, #84	@ 0x54
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b085      	sub	sp, #20
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d101      	bne.n	80072ec <HAL_UARTEx_DisableFifoMode+0x16>
 80072e8:	2302      	movs	r3, #2
 80072ea:	e027      	b.n	800733c <HAL_UARTEx_DisableFifoMode+0x66>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2224      	movs	r2, #36	@ 0x24
 80072f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f022 0201 	bic.w	r2, r2, #1
 8007312:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800731a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3714      	adds	r7, #20
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007358:	2b01      	cmp	r3, #1
 800735a:	d101      	bne.n	8007360 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800735c:	2302      	movs	r3, #2
 800735e:	e02d      	b.n	80073bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2224      	movs	r2, #36	@ 0x24
 800736c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f022 0201 	bic.w	r2, r2, #1
 8007386:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	683a      	ldr	r2, [r7, #0]
 8007398:	430a      	orrs	r2, r1
 800739a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 f84f 	bl	8007440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2220      	movs	r2, #32
 80073ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d101      	bne.n	80073dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80073d8:	2302      	movs	r3, #2
 80073da:	e02d      	b.n	8007438 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2224      	movs	r2, #36	@ 0x24
 80073e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f022 0201 	bic.w	r2, r2, #1
 8007402:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	430a      	orrs	r2, r1
 8007416:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 f811 	bl	8007440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2220      	movs	r2, #32
 800742a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800744c:	2b00      	cmp	r3, #0
 800744e:	d108      	bne.n	8007462 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007460:	e031      	b.n	80074c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007462:	2308      	movs	r3, #8
 8007464:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007466:	2308      	movs	r3, #8
 8007468:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	0e5b      	lsrs	r3, r3, #25
 8007472:	b2db      	uxtb	r3, r3
 8007474:	f003 0307 	and.w	r3, r3, #7
 8007478:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	0f5b      	lsrs	r3, r3, #29
 8007482:	b2db      	uxtb	r3, r3
 8007484:	f003 0307 	and.w	r3, r3, #7
 8007488:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800748a:	7bbb      	ldrb	r3, [r7, #14]
 800748c:	7b3a      	ldrb	r2, [r7, #12]
 800748e:	4911      	ldr	r1, [pc, #68]	@ (80074d4 <UARTEx_SetNbDataToProcess+0x94>)
 8007490:	5c8a      	ldrb	r2, [r1, r2]
 8007492:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007496:	7b3a      	ldrb	r2, [r7, #12]
 8007498:	490f      	ldr	r1, [pc, #60]	@ (80074d8 <UARTEx_SetNbDataToProcess+0x98>)
 800749a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800749c:	fb93 f3f2 	sdiv	r3, r3, r2
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074a8:	7bfb      	ldrb	r3, [r7, #15]
 80074aa:	7b7a      	ldrb	r2, [r7, #13]
 80074ac:	4909      	ldr	r1, [pc, #36]	@ (80074d4 <UARTEx_SetNbDataToProcess+0x94>)
 80074ae:	5c8a      	ldrb	r2, [r1, r2]
 80074b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80074b4:	7b7a      	ldrb	r2, [r7, #13]
 80074b6:	4908      	ldr	r1, [pc, #32]	@ (80074d8 <UARTEx_SetNbDataToProcess+0x98>)
 80074b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80074be:	b29a      	uxth	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80074c6:	bf00      	nop
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	0800a300 	.word	0x0800a300
 80074d8:	0800a308 	.word	0x0800a308

080074dc <__cvt>:
 80074dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074e0:	ec57 6b10 	vmov	r6, r7, d0
 80074e4:	2f00      	cmp	r7, #0
 80074e6:	460c      	mov	r4, r1
 80074e8:	4619      	mov	r1, r3
 80074ea:	463b      	mov	r3, r7
 80074ec:	bfbb      	ittet	lt
 80074ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074f2:	461f      	movlt	r7, r3
 80074f4:	2300      	movge	r3, #0
 80074f6:	232d      	movlt	r3, #45	@ 0x2d
 80074f8:	700b      	strb	r3, [r1, #0]
 80074fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007500:	4691      	mov	r9, r2
 8007502:	f023 0820 	bic.w	r8, r3, #32
 8007506:	bfbc      	itt	lt
 8007508:	4632      	movlt	r2, r6
 800750a:	4616      	movlt	r6, r2
 800750c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007510:	d005      	beq.n	800751e <__cvt+0x42>
 8007512:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007516:	d100      	bne.n	800751a <__cvt+0x3e>
 8007518:	3401      	adds	r4, #1
 800751a:	2102      	movs	r1, #2
 800751c:	e000      	b.n	8007520 <__cvt+0x44>
 800751e:	2103      	movs	r1, #3
 8007520:	ab03      	add	r3, sp, #12
 8007522:	9301      	str	r3, [sp, #4]
 8007524:	ab02      	add	r3, sp, #8
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	ec47 6b10 	vmov	d0, r6, r7
 800752c:	4653      	mov	r3, sl
 800752e:	4622      	mov	r2, r4
 8007530:	f000 fe6e 	bl	8008210 <_dtoa_r>
 8007534:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007538:	4605      	mov	r5, r0
 800753a:	d119      	bne.n	8007570 <__cvt+0x94>
 800753c:	f019 0f01 	tst.w	r9, #1
 8007540:	d00e      	beq.n	8007560 <__cvt+0x84>
 8007542:	eb00 0904 	add.w	r9, r0, r4
 8007546:	2200      	movs	r2, #0
 8007548:	2300      	movs	r3, #0
 800754a:	4630      	mov	r0, r6
 800754c:	4639      	mov	r1, r7
 800754e:	f7f9 fae3 	bl	8000b18 <__aeabi_dcmpeq>
 8007552:	b108      	cbz	r0, 8007558 <__cvt+0x7c>
 8007554:	f8cd 900c 	str.w	r9, [sp, #12]
 8007558:	2230      	movs	r2, #48	@ 0x30
 800755a:	9b03      	ldr	r3, [sp, #12]
 800755c:	454b      	cmp	r3, r9
 800755e:	d31e      	bcc.n	800759e <__cvt+0xc2>
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007564:	1b5b      	subs	r3, r3, r5
 8007566:	4628      	mov	r0, r5
 8007568:	6013      	str	r3, [r2, #0]
 800756a:	b004      	add	sp, #16
 800756c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007570:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007574:	eb00 0904 	add.w	r9, r0, r4
 8007578:	d1e5      	bne.n	8007546 <__cvt+0x6a>
 800757a:	7803      	ldrb	r3, [r0, #0]
 800757c:	2b30      	cmp	r3, #48	@ 0x30
 800757e:	d10a      	bne.n	8007596 <__cvt+0xba>
 8007580:	2200      	movs	r2, #0
 8007582:	2300      	movs	r3, #0
 8007584:	4630      	mov	r0, r6
 8007586:	4639      	mov	r1, r7
 8007588:	f7f9 fac6 	bl	8000b18 <__aeabi_dcmpeq>
 800758c:	b918      	cbnz	r0, 8007596 <__cvt+0xba>
 800758e:	f1c4 0401 	rsb	r4, r4, #1
 8007592:	f8ca 4000 	str.w	r4, [sl]
 8007596:	f8da 3000 	ldr.w	r3, [sl]
 800759a:	4499      	add	r9, r3
 800759c:	e7d3      	b.n	8007546 <__cvt+0x6a>
 800759e:	1c59      	adds	r1, r3, #1
 80075a0:	9103      	str	r1, [sp, #12]
 80075a2:	701a      	strb	r2, [r3, #0]
 80075a4:	e7d9      	b.n	800755a <__cvt+0x7e>

080075a6 <__exponent>:
 80075a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075a8:	2900      	cmp	r1, #0
 80075aa:	bfba      	itte	lt
 80075ac:	4249      	neglt	r1, r1
 80075ae:	232d      	movlt	r3, #45	@ 0x2d
 80075b0:	232b      	movge	r3, #43	@ 0x2b
 80075b2:	2909      	cmp	r1, #9
 80075b4:	7002      	strb	r2, [r0, #0]
 80075b6:	7043      	strb	r3, [r0, #1]
 80075b8:	dd29      	ble.n	800760e <__exponent+0x68>
 80075ba:	f10d 0307 	add.w	r3, sp, #7
 80075be:	461d      	mov	r5, r3
 80075c0:	270a      	movs	r7, #10
 80075c2:	461a      	mov	r2, r3
 80075c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80075c8:	fb07 1416 	mls	r4, r7, r6, r1
 80075cc:	3430      	adds	r4, #48	@ 0x30
 80075ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075d2:	460c      	mov	r4, r1
 80075d4:	2c63      	cmp	r4, #99	@ 0x63
 80075d6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80075da:	4631      	mov	r1, r6
 80075dc:	dcf1      	bgt.n	80075c2 <__exponent+0x1c>
 80075de:	3130      	adds	r1, #48	@ 0x30
 80075e0:	1e94      	subs	r4, r2, #2
 80075e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075e6:	1c41      	adds	r1, r0, #1
 80075e8:	4623      	mov	r3, r4
 80075ea:	42ab      	cmp	r3, r5
 80075ec:	d30a      	bcc.n	8007604 <__exponent+0x5e>
 80075ee:	f10d 0309 	add.w	r3, sp, #9
 80075f2:	1a9b      	subs	r3, r3, r2
 80075f4:	42ac      	cmp	r4, r5
 80075f6:	bf88      	it	hi
 80075f8:	2300      	movhi	r3, #0
 80075fa:	3302      	adds	r3, #2
 80075fc:	4403      	add	r3, r0
 80075fe:	1a18      	subs	r0, r3, r0
 8007600:	b003      	add	sp, #12
 8007602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007604:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007608:	f801 6f01 	strb.w	r6, [r1, #1]!
 800760c:	e7ed      	b.n	80075ea <__exponent+0x44>
 800760e:	2330      	movs	r3, #48	@ 0x30
 8007610:	3130      	adds	r1, #48	@ 0x30
 8007612:	7083      	strb	r3, [r0, #2]
 8007614:	70c1      	strb	r1, [r0, #3]
 8007616:	1d03      	adds	r3, r0, #4
 8007618:	e7f1      	b.n	80075fe <__exponent+0x58>
	...

0800761c <_printf_float>:
 800761c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007620:	b08d      	sub	sp, #52	@ 0x34
 8007622:	460c      	mov	r4, r1
 8007624:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007628:	4616      	mov	r6, r2
 800762a:	461f      	mov	r7, r3
 800762c:	4605      	mov	r5, r0
 800762e:	f000 fcef 	bl	8008010 <_localeconv_r>
 8007632:	6803      	ldr	r3, [r0, #0]
 8007634:	9304      	str	r3, [sp, #16]
 8007636:	4618      	mov	r0, r3
 8007638:	f7f8 fe42 	bl	80002c0 <strlen>
 800763c:	2300      	movs	r3, #0
 800763e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007640:	f8d8 3000 	ldr.w	r3, [r8]
 8007644:	9005      	str	r0, [sp, #20]
 8007646:	3307      	adds	r3, #7
 8007648:	f023 0307 	bic.w	r3, r3, #7
 800764c:	f103 0208 	add.w	r2, r3, #8
 8007650:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007654:	f8d4 b000 	ldr.w	fp, [r4]
 8007658:	f8c8 2000 	str.w	r2, [r8]
 800765c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007660:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007664:	9307      	str	r3, [sp, #28]
 8007666:	f8cd 8018 	str.w	r8, [sp, #24]
 800766a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800766e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007672:	4b9c      	ldr	r3, [pc, #624]	@ (80078e4 <_printf_float+0x2c8>)
 8007674:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007678:	f7f9 fa80 	bl	8000b7c <__aeabi_dcmpun>
 800767c:	bb70      	cbnz	r0, 80076dc <_printf_float+0xc0>
 800767e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007682:	4b98      	ldr	r3, [pc, #608]	@ (80078e4 <_printf_float+0x2c8>)
 8007684:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007688:	f7f9 fa5a 	bl	8000b40 <__aeabi_dcmple>
 800768c:	bb30      	cbnz	r0, 80076dc <_printf_float+0xc0>
 800768e:	2200      	movs	r2, #0
 8007690:	2300      	movs	r3, #0
 8007692:	4640      	mov	r0, r8
 8007694:	4649      	mov	r1, r9
 8007696:	f7f9 fa49 	bl	8000b2c <__aeabi_dcmplt>
 800769a:	b110      	cbz	r0, 80076a2 <_printf_float+0x86>
 800769c:	232d      	movs	r3, #45	@ 0x2d
 800769e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076a2:	4a91      	ldr	r2, [pc, #580]	@ (80078e8 <_printf_float+0x2cc>)
 80076a4:	4b91      	ldr	r3, [pc, #580]	@ (80078ec <_printf_float+0x2d0>)
 80076a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80076aa:	bf94      	ite	ls
 80076ac:	4690      	movls	r8, r2
 80076ae:	4698      	movhi	r8, r3
 80076b0:	2303      	movs	r3, #3
 80076b2:	6123      	str	r3, [r4, #16]
 80076b4:	f02b 0304 	bic.w	r3, fp, #4
 80076b8:	6023      	str	r3, [r4, #0]
 80076ba:	f04f 0900 	mov.w	r9, #0
 80076be:	9700      	str	r7, [sp, #0]
 80076c0:	4633      	mov	r3, r6
 80076c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076c4:	4621      	mov	r1, r4
 80076c6:	4628      	mov	r0, r5
 80076c8:	f000 f9d2 	bl	8007a70 <_printf_common>
 80076cc:	3001      	adds	r0, #1
 80076ce:	f040 808d 	bne.w	80077ec <_printf_float+0x1d0>
 80076d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076d6:	b00d      	add	sp, #52	@ 0x34
 80076d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076dc:	4642      	mov	r2, r8
 80076de:	464b      	mov	r3, r9
 80076e0:	4640      	mov	r0, r8
 80076e2:	4649      	mov	r1, r9
 80076e4:	f7f9 fa4a 	bl	8000b7c <__aeabi_dcmpun>
 80076e8:	b140      	cbz	r0, 80076fc <_printf_float+0xe0>
 80076ea:	464b      	mov	r3, r9
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	bfbc      	itt	lt
 80076f0:	232d      	movlt	r3, #45	@ 0x2d
 80076f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076f6:	4a7e      	ldr	r2, [pc, #504]	@ (80078f0 <_printf_float+0x2d4>)
 80076f8:	4b7e      	ldr	r3, [pc, #504]	@ (80078f4 <_printf_float+0x2d8>)
 80076fa:	e7d4      	b.n	80076a6 <_printf_float+0x8a>
 80076fc:	6863      	ldr	r3, [r4, #4]
 80076fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007702:	9206      	str	r2, [sp, #24]
 8007704:	1c5a      	adds	r2, r3, #1
 8007706:	d13b      	bne.n	8007780 <_printf_float+0x164>
 8007708:	2306      	movs	r3, #6
 800770a:	6063      	str	r3, [r4, #4]
 800770c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007710:	2300      	movs	r3, #0
 8007712:	6022      	str	r2, [r4, #0]
 8007714:	9303      	str	r3, [sp, #12]
 8007716:	ab0a      	add	r3, sp, #40	@ 0x28
 8007718:	e9cd a301 	strd	sl, r3, [sp, #4]
 800771c:	ab09      	add	r3, sp, #36	@ 0x24
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	6861      	ldr	r1, [r4, #4]
 8007722:	ec49 8b10 	vmov	d0, r8, r9
 8007726:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800772a:	4628      	mov	r0, r5
 800772c:	f7ff fed6 	bl	80074dc <__cvt>
 8007730:	9b06      	ldr	r3, [sp, #24]
 8007732:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007734:	2b47      	cmp	r3, #71	@ 0x47
 8007736:	4680      	mov	r8, r0
 8007738:	d129      	bne.n	800778e <_printf_float+0x172>
 800773a:	1cc8      	adds	r0, r1, #3
 800773c:	db02      	blt.n	8007744 <_printf_float+0x128>
 800773e:	6863      	ldr	r3, [r4, #4]
 8007740:	4299      	cmp	r1, r3
 8007742:	dd41      	ble.n	80077c8 <_printf_float+0x1ac>
 8007744:	f1aa 0a02 	sub.w	sl, sl, #2
 8007748:	fa5f fa8a 	uxtb.w	sl, sl
 800774c:	3901      	subs	r1, #1
 800774e:	4652      	mov	r2, sl
 8007750:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007754:	9109      	str	r1, [sp, #36]	@ 0x24
 8007756:	f7ff ff26 	bl	80075a6 <__exponent>
 800775a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800775c:	1813      	adds	r3, r2, r0
 800775e:	2a01      	cmp	r2, #1
 8007760:	4681      	mov	r9, r0
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	dc02      	bgt.n	800776c <_printf_float+0x150>
 8007766:	6822      	ldr	r2, [r4, #0]
 8007768:	07d2      	lsls	r2, r2, #31
 800776a:	d501      	bpl.n	8007770 <_printf_float+0x154>
 800776c:	3301      	adds	r3, #1
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007774:	2b00      	cmp	r3, #0
 8007776:	d0a2      	beq.n	80076be <_printf_float+0xa2>
 8007778:	232d      	movs	r3, #45	@ 0x2d
 800777a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800777e:	e79e      	b.n	80076be <_printf_float+0xa2>
 8007780:	9a06      	ldr	r2, [sp, #24]
 8007782:	2a47      	cmp	r2, #71	@ 0x47
 8007784:	d1c2      	bne.n	800770c <_printf_float+0xf0>
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1c0      	bne.n	800770c <_printf_float+0xf0>
 800778a:	2301      	movs	r3, #1
 800778c:	e7bd      	b.n	800770a <_printf_float+0xee>
 800778e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007792:	d9db      	bls.n	800774c <_printf_float+0x130>
 8007794:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007798:	d118      	bne.n	80077cc <_printf_float+0x1b0>
 800779a:	2900      	cmp	r1, #0
 800779c:	6863      	ldr	r3, [r4, #4]
 800779e:	dd0b      	ble.n	80077b8 <_printf_float+0x19c>
 80077a0:	6121      	str	r1, [r4, #16]
 80077a2:	b913      	cbnz	r3, 80077aa <_printf_float+0x18e>
 80077a4:	6822      	ldr	r2, [r4, #0]
 80077a6:	07d0      	lsls	r0, r2, #31
 80077a8:	d502      	bpl.n	80077b0 <_printf_float+0x194>
 80077aa:	3301      	adds	r3, #1
 80077ac:	440b      	add	r3, r1
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077b2:	f04f 0900 	mov.w	r9, #0
 80077b6:	e7db      	b.n	8007770 <_printf_float+0x154>
 80077b8:	b913      	cbnz	r3, 80077c0 <_printf_float+0x1a4>
 80077ba:	6822      	ldr	r2, [r4, #0]
 80077bc:	07d2      	lsls	r2, r2, #31
 80077be:	d501      	bpl.n	80077c4 <_printf_float+0x1a8>
 80077c0:	3302      	adds	r3, #2
 80077c2:	e7f4      	b.n	80077ae <_printf_float+0x192>
 80077c4:	2301      	movs	r3, #1
 80077c6:	e7f2      	b.n	80077ae <_printf_float+0x192>
 80077c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ce:	4299      	cmp	r1, r3
 80077d0:	db05      	blt.n	80077de <_printf_float+0x1c2>
 80077d2:	6823      	ldr	r3, [r4, #0]
 80077d4:	6121      	str	r1, [r4, #16]
 80077d6:	07d8      	lsls	r0, r3, #31
 80077d8:	d5ea      	bpl.n	80077b0 <_printf_float+0x194>
 80077da:	1c4b      	adds	r3, r1, #1
 80077dc:	e7e7      	b.n	80077ae <_printf_float+0x192>
 80077de:	2900      	cmp	r1, #0
 80077e0:	bfd4      	ite	le
 80077e2:	f1c1 0202 	rsble	r2, r1, #2
 80077e6:	2201      	movgt	r2, #1
 80077e8:	4413      	add	r3, r2
 80077ea:	e7e0      	b.n	80077ae <_printf_float+0x192>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	055a      	lsls	r2, r3, #21
 80077f0:	d407      	bmi.n	8007802 <_printf_float+0x1e6>
 80077f2:	6923      	ldr	r3, [r4, #16]
 80077f4:	4642      	mov	r2, r8
 80077f6:	4631      	mov	r1, r6
 80077f8:	4628      	mov	r0, r5
 80077fa:	47b8      	blx	r7
 80077fc:	3001      	adds	r0, #1
 80077fe:	d12b      	bne.n	8007858 <_printf_float+0x23c>
 8007800:	e767      	b.n	80076d2 <_printf_float+0xb6>
 8007802:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007806:	f240 80dd 	bls.w	80079c4 <_printf_float+0x3a8>
 800780a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800780e:	2200      	movs	r2, #0
 8007810:	2300      	movs	r3, #0
 8007812:	f7f9 f981 	bl	8000b18 <__aeabi_dcmpeq>
 8007816:	2800      	cmp	r0, #0
 8007818:	d033      	beq.n	8007882 <_printf_float+0x266>
 800781a:	4a37      	ldr	r2, [pc, #220]	@ (80078f8 <_printf_float+0x2dc>)
 800781c:	2301      	movs	r3, #1
 800781e:	4631      	mov	r1, r6
 8007820:	4628      	mov	r0, r5
 8007822:	47b8      	blx	r7
 8007824:	3001      	adds	r0, #1
 8007826:	f43f af54 	beq.w	80076d2 <_printf_float+0xb6>
 800782a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800782e:	4543      	cmp	r3, r8
 8007830:	db02      	blt.n	8007838 <_printf_float+0x21c>
 8007832:	6823      	ldr	r3, [r4, #0]
 8007834:	07d8      	lsls	r0, r3, #31
 8007836:	d50f      	bpl.n	8007858 <_printf_float+0x23c>
 8007838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800783c:	4631      	mov	r1, r6
 800783e:	4628      	mov	r0, r5
 8007840:	47b8      	blx	r7
 8007842:	3001      	adds	r0, #1
 8007844:	f43f af45 	beq.w	80076d2 <_printf_float+0xb6>
 8007848:	f04f 0900 	mov.w	r9, #0
 800784c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007850:	f104 0a1a 	add.w	sl, r4, #26
 8007854:	45c8      	cmp	r8, r9
 8007856:	dc09      	bgt.n	800786c <_printf_float+0x250>
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	079b      	lsls	r3, r3, #30
 800785c:	f100 8103 	bmi.w	8007a66 <_printf_float+0x44a>
 8007860:	68e0      	ldr	r0, [r4, #12]
 8007862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007864:	4298      	cmp	r0, r3
 8007866:	bfb8      	it	lt
 8007868:	4618      	movlt	r0, r3
 800786a:	e734      	b.n	80076d6 <_printf_float+0xba>
 800786c:	2301      	movs	r3, #1
 800786e:	4652      	mov	r2, sl
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	47b8      	blx	r7
 8007876:	3001      	adds	r0, #1
 8007878:	f43f af2b 	beq.w	80076d2 <_printf_float+0xb6>
 800787c:	f109 0901 	add.w	r9, r9, #1
 8007880:	e7e8      	b.n	8007854 <_printf_float+0x238>
 8007882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007884:	2b00      	cmp	r3, #0
 8007886:	dc39      	bgt.n	80078fc <_printf_float+0x2e0>
 8007888:	4a1b      	ldr	r2, [pc, #108]	@ (80078f8 <_printf_float+0x2dc>)
 800788a:	2301      	movs	r3, #1
 800788c:	4631      	mov	r1, r6
 800788e:	4628      	mov	r0, r5
 8007890:	47b8      	blx	r7
 8007892:	3001      	adds	r0, #1
 8007894:	f43f af1d 	beq.w	80076d2 <_printf_float+0xb6>
 8007898:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800789c:	ea59 0303 	orrs.w	r3, r9, r3
 80078a0:	d102      	bne.n	80078a8 <_printf_float+0x28c>
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	07d9      	lsls	r1, r3, #31
 80078a6:	d5d7      	bpl.n	8007858 <_printf_float+0x23c>
 80078a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ac:	4631      	mov	r1, r6
 80078ae:	4628      	mov	r0, r5
 80078b0:	47b8      	blx	r7
 80078b2:	3001      	adds	r0, #1
 80078b4:	f43f af0d 	beq.w	80076d2 <_printf_float+0xb6>
 80078b8:	f04f 0a00 	mov.w	sl, #0
 80078bc:	f104 0b1a 	add.w	fp, r4, #26
 80078c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078c2:	425b      	negs	r3, r3
 80078c4:	4553      	cmp	r3, sl
 80078c6:	dc01      	bgt.n	80078cc <_printf_float+0x2b0>
 80078c8:	464b      	mov	r3, r9
 80078ca:	e793      	b.n	80077f4 <_printf_float+0x1d8>
 80078cc:	2301      	movs	r3, #1
 80078ce:	465a      	mov	r2, fp
 80078d0:	4631      	mov	r1, r6
 80078d2:	4628      	mov	r0, r5
 80078d4:	47b8      	blx	r7
 80078d6:	3001      	adds	r0, #1
 80078d8:	f43f aefb 	beq.w	80076d2 <_printf_float+0xb6>
 80078dc:	f10a 0a01 	add.w	sl, sl, #1
 80078e0:	e7ee      	b.n	80078c0 <_printf_float+0x2a4>
 80078e2:	bf00      	nop
 80078e4:	7fefffff 	.word	0x7fefffff
 80078e8:	0800a310 	.word	0x0800a310
 80078ec:	0800a314 	.word	0x0800a314
 80078f0:	0800a318 	.word	0x0800a318
 80078f4:	0800a31c 	.word	0x0800a31c
 80078f8:	0800a320 	.word	0x0800a320
 80078fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007902:	4553      	cmp	r3, sl
 8007904:	bfa8      	it	ge
 8007906:	4653      	movge	r3, sl
 8007908:	2b00      	cmp	r3, #0
 800790a:	4699      	mov	r9, r3
 800790c:	dc36      	bgt.n	800797c <_printf_float+0x360>
 800790e:	f04f 0b00 	mov.w	fp, #0
 8007912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007916:	f104 021a 	add.w	r2, r4, #26
 800791a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800791c:	9306      	str	r3, [sp, #24]
 800791e:	eba3 0309 	sub.w	r3, r3, r9
 8007922:	455b      	cmp	r3, fp
 8007924:	dc31      	bgt.n	800798a <_printf_float+0x36e>
 8007926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007928:	459a      	cmp	sl, r3
 800792a:	dc3a      	bgt.n	80079a2 <_printf_float+0x386>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	07da      	lsls	r2, r3, #31
 8007930:	d437      	bmi.n	80079a2 <_printf_float+0x386>
 8007932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007934:	ebaa 0903 	sub.w	r9, sl, r3
 8007938:	9b06      	ldr	r3, [sp, #24]
 800793a:	ebaa 0303 	sub.w	r3, sl, r3
 800793e:	4599      	cmp	r9, r3
 8007940:	bfa8      	it	ge
 8007942:	4699      	movge	r9, r3
 8007944:	f1b9 0f00 	cmp.w	r9, #0
 8007948:	dc33      	bgt.n	80079b2 <_printf_float+0x396>
 800794a:	f04f 0800 	mov.w	r8, #0
 800794e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007952:	f104 0b1a 	add.w	fp, r4, #26
 8007956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007958:	ebaa 0303 	sub.w	r3, sl, r3
 800795c:	eba3 0309 	sub.w	r3, r3, r9
 8007960:	4543      	cmp	r3, r8
 8007962:	f77f af79 	ble.w	8007858 <_printf_float+0x23c>
 8007966:	2301      	movs	r3, #1
 8007968:	465a      	mov	r2, fp
 800796a:	4631      	mov	r1, r6
 800796c:	4628      	mov	r0, r5
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f aeae 	beq.w	80076d2 <_printf_float+0xb6>
 8007976:	f108 0801 	add.w	r8, r8, #1
 800797a:	e7ec      	b.n	8007956 <_printf_float+0x33a>
 800797c:	4642      	mov	r2, r8
 800797e:	4631      	mov	r1, r6
 8007980:	4628      	mov	r0, r5
 8007982:	47b8      	blx	r7
 8007984:	3001      	adds	r0, #1
 8007986:	d1c2      	bne.n	800790e <_printf_float+0x2f2>
 8007988:	e6a3      	b.n	80076d2 <_printf_float+0xb6>
 800798a:	2301      	movs	r3, #1
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	9206      	str	r2, [sp, #24]
 8007992:	47b8      	blx	r7
 8007994:	3001      	adds	r0, #1
 8007996:	f43f ae9c 	beq.w	80076d2 <_printf_float+0xb6>
 800799a:	9a06      	ldr	r2, [sp, #24]
 800799c:	f10b 0b01 	add.w	fp, fp, #1
 80079a0:	e7bb      	b.n	800791a <_printf_float+0x2fe>
 80079a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079a6:	4631      	mov	r1, r6
 80079a8:	4628      	mov	r0, r5
 80079aa:	47b8      	blx	r7
 80079ac:	3001      	adds	r0, #1
 80079ae:	d1c0      	bne.n	8007932 <_printf_float+0x316>
 80079b0:	e68f      	b.n	80076d2 <_printf_float+0xb6>
 80079b2:	9a06      	ldr	r2, [sp, #24]
 80079b4:	464b      	mov	r3, r9
 80079b6:	4442      	add	r2, r8
 80079b8:	4631      	mov	r1, r6
 80079ba:	4628      	mov	r0, r5
 80079bc:	47b8      	blx	r7
 80079be:	3001      	adds	r0, #1
 80079c0:	d1c3      	bne.n	800794a <_printf_float+0x32e>
 80079c2:	e686      	b.n	80076d2 <_printf_float+0xb6>
 80079c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079c8:	f1ba 0f01 	cmp.w	sl, #1
 80079cc:	dc01      	bgt.n	80079d2 <_printf_float+0x3b6>
 80079ce:	07db      	lsls	r3, r3, #31
 80079d0:	d536      	bpl.n	8007a40 <_printf_float+0x424>
 80079d2:	2301      	movs	r3, #1
 80079d4:	4642      	mov	r2, r8
 80079d6:	4631      	mov	r1, r6
 80079d8:	4628      	mov	r0, r5
 80079da:	47b8      	blx	r7
 80079dc:	3001      	adds	r0, #1
 80079de:	f43f ae78 	beq.w	80076d2 <_printf_float+0xb6>
 80079e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079e6:	4631      	mov	r1, r6
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	f43f ae70 	beq.w	80076d2 <_printf_float+0xb6>
 80079f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079f6:	2200      	movs	r2, #0
 80079f8:	2300      	movs	r3, #0
 80079fa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80079fe:	f7f9 f88b 	bl	8000b18 <__aeabi_dcmpeq>
 8007a02:	b9c0      	cbnz	r0, 8007a36 <_printf_float+0x41a>
 8007a04:	4653      	mov	r3, sl
 8007a06:	f108 0201 	add.w	r2, r8, #1
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	47b8      	blx	r7
 8007a10:	3001      	adds	r0, #1
 8007a12:	d10c      	bne.n	8007a2e <_printf_float+0x412>
 8007a14:	e65d      	b.n	80076d2 <_printf_float+0xb6>
 8007a16:	2301      	movs	r3, #1
 8007a18:	465a      	mov	r2, fp
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	47b8      	blx	r7
 8007a20:	3001      	adds	r0, #1
 8007a22:	f43f ae56 	beq.w	80076d2 <_printf_float+0xb6>
 8007a26:	f108 0801 	add.w	r8, r8, #1
 8007a2a:	45d0      	cmp	r8, sl
 8007a2c:	dbf3      	blt.n	8007a16 <_printf_float+0x3fa>
 8007a2e:	464b      	mov	r3, r9
 8007a30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a34:	e6df      	b.n	80077f6 <_printf_float+0x1da>
 8007a36:	f04f 0800 	mov.w	r8, #0
 8007a3a:	f104 0b1a 	add.w	fp, r4, #26
 8007a3e:	e7f4      	b.n	8007a2a <_printf_float+0x40e>
 8007a40:	2301      	movs	r3, #1
 8007a42:	4642      	mov	r2, r8
 8007a44:	e7e1      	b.n	8007a0a <_printf_float+0x3ee>
 8007a46:	2301      	movs	r3, #1
 8007a48:	464a      	mov	r2, r9
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	47b8      	blx	r7
 8007a50:	3001      	adds	r0, #1
 8007a52:	f43f ae3e 	beq.w	80076d2 <_printf_float+0xb6>
 8007a56:	f108 0801 	add.w	r8, r8, #1
 8007a5a:	68e3      	ldr	r3, [r4, #12]
 8007a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a5e:	1a5b      	subs	r3, r3, r1
 8007a60:	4543      	cmp	r3, r8
 8007a62:	dcf0      	bgt.n	8007a46 <_printf_float+0x42a>
 8007a64:	e6fc      	b.n	8007860 <_printf_float+0x244>
 8007a66:	f04f 0800 	mov.w	r8, #0
 8007a6a:	f104 0919 	add.w	r9, r4, #25
 8007a6e:	e7f4      	b.n	8007a5a <_printf_float+0x43e>

08007a70 <_printf_common>:
 8007a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a74:	4616      	mov	r6, r2
 8007a76:	4698      	mov	r8, r3
 8007a78:	688a      	ldr	r2, [r1, #8]
 8007a7a:	690b      	ldr	r3, [r1, #16]
 8007a7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a80:	4293      	cmp	r3, r2
 8007a82:	bfb8      	it	lt
 8007a84:	4613      	movlt	r3, r2
 8007a86:	6033      	str	r3, [r6, #0]
 8007a88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a8c:	4607      	mov	r7, r0
 8007a8e:	460c      	mov	r4, r1
 8007a90:	b10a      	cbz	r2, 8007a96 <_printf_common+0x26>
 8007a92:	3301      	adds	r3, #1
 8007a94:	6033      	str	r3, [r6, #0]
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	0699      	lsls	r1, r3, #26
 8007a9a:	bf42      	ittt	mi
 8007a9c:	6833      	ldrmi	r3, [r6, #0]
 8007a9e:	3302      	addmi	r3, #2
 8007aa0:	6033      	strmi	r3, [r6, #0]
 8007aa2:	6825      	ldr	r5, [r4, #0]
 8007aa4:	f015 0506 	ands.w	r5, r5, #6
 8007aa8:	d106      	bne.n	8007ab8 <_printf_common+0x48>
 8007aaa:	f104 0a19 	add.w	sl, r4, #25
 8007aae:	68e3      	ldr	r3, [r4, #12]
 8007ab0:	6832      	ldr	r2, [r6, #0]
 8007ab2:	1a9b      	subs	r3, r3, r2
 8007ab4:	42ab      	cmp	r3, r5
 8007ab6:	dc26      	bgt.n	8007b06 <_printf_common+0x96>
 8007ab8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	3b00      	subs	r3, #0
 8007ac0:	bf18      	it	ne
 8007ac2:	2301      	movne	r3, #1
 8007ac4:	0692      	lsls	r2, r2, #26
 8007ac6:	d42b      	bmi.n	8007b20 <_printf_common+0xb0>
 8007ac8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007acc:	4641      	mov	r1, r8
 8007ace:	4638      	mov	r0, r7
 8007ad0:	47c8      	blx	r9
 8007ad2:	3001      	adds	r0, #1
 8007ad4:	d01e      	beq.n	8007b14 <_printf_common+0xa4>
 8007ad6:	6823      	ldr	r3, [r4, #0]
 8007ad8:	6922      	ldr	r2, [r4, #16]
 8007ada:	f003 0306 	and.w	r3, r3, #6
 8007ade:	2b04      	cmp	r3, #4
 8007ae0:	bf02      	ittt	eq
 8007ae2:	68e5      	ldreq	r5, [r4, #12]
 8007ae4:	6833      	ldreq	r3, [r6, #0]
 8007ae6:	1aed      	subeq	r5, r5, r3
 8007ae8:	68a3      	ldr	r3, [r4, #8]
 8007aea:	bf0c      	ite	eq
 8007aec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007af0:	2500      	movne	r5, #0
 8007af2:	4293      	cmp	r3, r2
 8007af4:	bfc4      	itt	gt
 8007af6:	1a9b      	subgt	r3, r3, r2
 8007af8:	18ed      	addgt	r5, r5, r3
 8007afa:	2600      	movs	r6, #0
 8007afc:	341a      	adds	r4, #26
 8007afe:	42b5      	cmp	r5, r6
 8007b00:	d11a      	bne.n	8007b38 <_printf_common+0xc8>
 8007b02:	2000      	movs	r0, #0
 8007b04:	e008      	b.n	8007b18 <_printf_common+0xa8>
 8007b06:	2301      	movs	r3, #1
 8007b08:	4652      	mov	r2, sl
 8007b0a:	4641      	mov	r1, r8
 8007b0c:	4638      	mov	r0, r7
 8007b0e:	47c8      	blx	r9
 8007b10:	3001      	adds	r0, #1
 8007b12:	d103      	bne.n	8007b1c <_printf_common+0xac>
 8007b14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b1c:	3501      	adds	r5, #1
 8007b1e:	e7c6      	b.n	8007aae <_printf_common+0x3e>
 8007b20:	18e1      	adds	r1, r4, r3
 8007b22:	1c5a      	adds	r2, r3, #1
 8007b24:	2030      	movs	r0, #48	@ 0x30
 8007b26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b2a:	4422      	add	r2, r4
 8007b2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b34:	3302      	adds	r3, #2
 8007b36:	e7c7      	b.n	8007ac8 <_printf_common+0x58>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4622      	mov	r2, r4
 8007b3c:	4641      	mov	r1, r8
 8007b3e:	4638      	mov	r0, r7
 8007b40:	47c8      	blx	r9
 8007b42:	3001      	adds	r0, #1
 8007b44:	d0e6      	beq.n	8007b14 <_printf_common+0xa4>
 8007b46:	3601      	adds	r6, #1
 8007b48:	e7d9      	b.n	8007afe <_printf_common+0x8e>
	...

08007b4c <_printf_i>:
 8007b4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	7e0f      	ldrb	r7, [r1, #24]
 8007b52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b54:	2f78      	cmp	r7, #120	@ 0x78
 8007b56:	4691      	mov	r9, r2
 8007b58:	4680      	mov	r8, r0
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	469a      	mov	sl, r3
 8007b5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b62:	d807      	bhi.n	8007b74 <_printf_i+0x28>
 8007b64:	2f62      	cmp	r7, #98	@ 0x62
 8007b66:	d80a      	bhi.n	8007b7e <_printf_i+0x32>
 8007b68:	2f00      	cmp	r7, #0
 8007b6a:	f000 80d2 	beq.w	8007d12 <_printf_i+0x1c6>
 8007b6e:	2f58      	cmp	r7, #88	@ 0x58
 8007b70:	f000 80b9 	beq.w	8007ce6 <_printf_i+0x19a>
 8007b74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b7c:	e03a      	b.n	8007bf4 <_printf_i+0xa8>
 8007b7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b82:	2b15      	cmp	r3, #21
 8007b84:	d8f6      	bhi.n	8007b74 <_printf_i+0x28>
 8007b86:	a101      	add	r1, pc, #4	@ (adr r1, 8007b8c <_printf_i+0x40>)
 8007b88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b8c:	08007be5 	.word	0x08007be5
 8007b90:	08007bf9 	.word	0x08007bf9
 8007b94:	08007b75 	.word	0x08007b75
 8007b98:	08007b75 	.word	0x08007b75
 8007b9c:	08007b75 	.word	0x08007b75
 8007ba0:	08007b75 	.word	0x08007b75
 8007ba4:	08007bf9 	.word	0x08007bf9
 8007ba8:	08007b75 	.word	0x08007b75
 8007bac:	08007b75 	.word	0x08007b75
 8007bb0:	08007b75 	.word	0x08007b75
 8007bb4:	08007b75 	.word	0x08007b75
 8007bb8:	08007cf9 	.word	0x08007cf9
 8007bbc:	08007c23 	.word	0x08007c23
 8007bc0:	08007cb3 	.word	0x08007cb3
 8007bc4:	08007b75 	.word	0x08007b75
 8007bc8:	08007b75 	.word	0x08007b75
 8007bcc:	08007d1b 	.word	0x08007d1b
 8007bd0:	08007b75 	.word	0x08007b75
 8007bd4:	08007c23 	.word	0x08007c23
 8007bd8:	08007b75 	.word	0x08007b75
 8007bdc:	08007b75 	.word	0x08007b75
 8007be0:	08007cbb 	.word	0x08007cbb
 8007be4:	6833      	ldr	r3, [r6, #0]
 8007be6:	1d1a      	adds	r2, r3, #4
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	6032      	str	r2, [r6, #0]
 8007bec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e09d      	b.n	8007d34 <_printf_i+0x1e8>
 8007bf8:	6833      	ldr	r3, [r6, #0]
 8007bfa:	6820      	ldr	r0, [r4, #0]
 8007bfc:	1d19      	adds	r1, r3, #4
 8007bfe:	6031      	str	r1, [r6, #0]
 8007c00:	0606      	lsls	r6, r0, #24
 8007c02:	d501      	bpl.n	8007c08 <_printf_i+0xbc>
 8007c04:	681d      	ldr	r5, [r3, #0]
 8007c06:	e003      	b.n	8007c10 <_printf_i+0xc4>
 8007c08:	0645      	lsls	r5, r0, #25
 8007c0a:	d5fb      	bpl.n	8007c04 <_printf_i+0xb8>
 8007c0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c10:	2d00      	cmp	r5, #0
 8007c12:	da03      	bge.n	8007c1c <_printf_i+0xd0>
 8007c14:	232d      	movs	r3, #45	@ 0x2d
 8007c16:	426d      	negs	r5, r5
 8007c18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c1c:	4859      	ldr	r0, [pc, #356]	@ (8007d84 <_printf_i+0x238>)
 8007c1e:	230a      	movs	r3, #10
 8007c20:	e011      	b.n	8007c46 <_printf_i+0xfa>
 8007c22:	6821      	ldr	r1, [r4, #0]
 8007c24:	6833      	ldr	r3, [r6, #0]
 8007c26:	0608      	lsls	r0, r1, #24
 8007c28:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c2c:	d402      	bmi.n	8007c34 <_printf_i+0xe8>
 8007c2e:	0649      	lsls	r1, r1, #25
 8007c30:	bf48      	it	mi
 8007c32:	b2ad      	uxthmi	r5, r5
 8007c34:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c36:	4853      	ldr	r0, [pc, #332]	@ (8007d84 <_printf_i+0x238>)
 8007c38:	6033      	str	r3, [r6, #0]
 8007c3a:	bf14      	ite	ne
 8007c3c:	230a      	movne	r3, #10
 8007c3e:	2308      	moveq	r3, #8
 8007c40:	2100      	movs	r1, #0
 8007c42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c46:	6866      	ldr	r6, [r4, #4]
 8007c48:	60a6      	str	r6, [r4, #8]
 8007c4a:	2e00      	cmp	r6, #0
 8007c4c:	bfa2      	ittt	ge
 8007c4e:	6821      	ldrge	r1, [r4, #0]
 8007c50:	f021 0104 	bicge.w	r1, r1, #4
 8007c54:	6021      	strge	r1, [r4, #0]
 8007c56:	b90d      	cbnz	r5, 8007c5c <_printf_i+0x110>
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	d04b      	beq.n	8007cf4 <_printf_i+0x1a8>
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c62:	fb03 5711 	mls	r7, r3, r1, r5
 8007c66:	5dc7      	ldrb	r7, [r0, r7]
 8007c68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c6c:	462f      	mov	r7, r5
 8007c6e:	42bb      	cmp	r3, r7
 8007c70:	460d      	mov	r5, r1
 8007c72:	d9f4      	bls.n	8007c5e <_printf_i+0x112>
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	d10b      	bne.n	8007c90 <_printf_i+0x144>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	07df      	lsls	r7, r3, #31
 8007c7c:	d508      	bpl.n	8007c90 <_printf_i+0x144>
 8007c7e:	6923      	ldr	r3, [r4, #16]
 8007c80:	6861      	ldr	r1, [r4, #4]
 8007c82:	4299      	cmp	r1, r3
 8007c84:	bfde      	ittt	le
 8007c86:	2330      	movle	r3, #48	@ 0x30
 8007c88:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c8c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007c90:	1b92      	subs	r2, r2, r6
 8007c92:	6122      	str	r2, [r4, #16]
 8007c94:	f8cd a000 	str.w	sl, [sp]
 8007c98:	464b      	mov	r3, r9
 8007c9a:	aa03      	add	r2, sp, #12
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	4640      	mov	r0, r8
 8007ca0:	f7ff fee6 	bl	8007a70 <_printf_common>
 8007ca4:	3001      	adds	r0, #1
 8007ca6:	d14a      	bne.n	8007d3e <_printf_i+0x1f2>
 8007ca8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007cac:	b004      	add	sp, #16
 8007cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	f043 0320 	orr.w	r3, r3, #32
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	4833      	ldr	r0, [pc, #204]	@ (8007d88 <_printf_i+0x23c>)
 8007cbc:	2778      	movs	r7, #120	@ 0x78
 8007cbe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cc2:	6823      	ldr	r3, [r4, #0]
 8007cc4:	6831      	ldr	r1, [r6, #0]
 8007cc6:	061f      	lsls	r7, r3, #24
 8007cc8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ccc:	d402      	bmi.n	8007cd4 <_printf_i+0x188>
 8007cce:	065f      	lsls	r7, r3, #25
 8007cd0:	bf48      	it	mi
 8007cd2:	b2ad      	uxthmi	r5, r5
 8007cd4:	6031      	str	r1, [r6, #0]
 8007cd6:	07d9      	lsls	r1, r3, #31
 8007cd8:	bf44      	itt	mi
 8007cda:	f043 0320 	orrmi.w	r3, r3, #32
 8007cde:	6023      	strmi	r3, [r4, #0]
 8007ce0:	b11d      	cbz	r5, 8007cea <_printf_i+0x19e>
 8007ce2:	2310      	movs	r3, #16
 8007ce4:	e7ac      	b.n	8007c40 <_printf_i+0xf4>
 8007ce6:	4827      	ldr	r0, [pc, #156]	@ (8007d84 <_printf_i+0x238>)
 8007ce8:	e7e9      	b.n	8007cbe <_printf_i+0x172>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	f023 0320 	bic.w	r3, r3, #32
 8007cf0:	6023      	str	r3, [r4, #0]
 8007cf2:	e7f6      	b.n	8007ce2 <_printf_i+0x196>
 8007cf4:	4616      	mov	r6, r2
 8007cf6:	e7bd      	b.n	8007c74 <_printf_i+0x128>
 8007cf8:	6833      	ldr	r3, [r6, #0]
 8007cfa:	6825      	ldr	r5, [r4, #0]
 8007cfc:	6961      	ldr	r1, [r4, #20]
 8007cfe:	1d18      	adds	r0, r3, #4
 8007d00:	6030      	str	r0, [r6, #0]
 8007d02:	062e      	lsls	r6, r5, #24
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	d501      	bpl.n	8007d0c <_printf_i+0x1c0>
 8007d08:	6019      	str	r1, [r3, #0]
 8007d0a:	e002      	b.n	8007d12 <_printf_i+0x1c6>
 8007d0c:	0668      	lsls	r0, r5, #25
 8007d0e:	d5fb      	bpl.n	8007d08 <_printf_i+0x1bc>
 8007d10:	8019      	strh	r1, [r3, #0]
 8007d12:	2300      	movs	r3, #0
 8007d14:	6123      	str	r3, [r4, #16]
 8007d16:	4616      	mov	r6, r2
 8007d18:	e7bc      	b.n	8007c94 <_printf_i+0x148>
 8007d1a:	6833      	ldr	r3, [r6, #0]
 8007d1c:	1d1a      	adds	r2, r3, #4
 8007d1e:	6032      	str	r2, [r6, #0]
 8007d20:	681e      	ldr	r6, [r3, #0]
 8007d22:	6862      	ldr	r2, [r4, #4]
 8007d24:	2100      	movs	r1, #0
 8007d26:	4630      	mov	r0, r6
 8007d28:	f7f8 fa7a 	bl	8000220 <memchr>
 8007d2c:	b108      	cbz	r0, 8007d32 <_printf_i+0x1e6>
 8007d2e:	1b80      	subs	r0, r0, r6
 8007d30:	6060      	str	r0, [r4, #4]
 8007d32:	6863      	ldr	r3, [r4, #4]
 8007d34:	6123      	str	r3, [r4, #16]
 8007d36:	2300      	movs	r3, #0
 8007d38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d3c:	e7aa      	b.n	8007c94 <_printf_i+0x148>
 8007d3e:	6923      	ldr	r3, [r4, #16]
 8007d40:	4632      	mov	r2, r6
 8007d42:	4649      	mov	r1, r9
 8007d44:	4640      	mov	r0, r8
 8007d46:	47d0      	blx	sl
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d0ad      	beq.n	8007ca8 <_printf_i+0x15c>
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	079b      	lsls	r3, r3, #30
 8007d50:	d413      	bmi.n	8007d7a <_printf_i+0x22e>
 8007d52:	68e0      	ldr	r0, [r4, #12]
 8007d54:	9b03      	ldr	r3, [sp, #12]
 8007d56:	4298      	cmp	r0, r3
 8007d58:	bfb8      	it	lt
 8007d5a:	4618      	movlt	r0, r3
 8007d5c:	e7a6      	b.n	8007cac <_printf_i+0x160>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	4632      	mov	r2, r6
 8007d62:	4649      	mov	r1, r9
 8007d64:	4640      	mov	r0, r8
 8007d66:	47d0      	blx	sl
 8007d68:	3001      	adds	r0, #1
 8007d6a:	d09d      	beq.n	8007ca8 <_printf_i+0x15c>
 8007d6c:	3501      	adds	r5, #1
 8007d6e:	68e3      	ldr	r3, [r4, #12]
 8007d70:	9903      	ldr	r1, [sp, #12]
 8007d72:	1a5b      	subs	r3, r3, r1
 8007d74:	42ab      	cmp	r3, r5
 8007d76:	dcf2      	bgt.n	8007d5e <_printf_i+0x212>
 8007d78:	e7eb      	b.n	8007d52 <_printf_i+0x206>
 8007d7a:	2500      	movs	r5, #0
 8007d7c:	f104 0619 	add.w	r6, r4, #25
 8007d80:	e7f5      	b.n	8007d6e <_printf_i+0x222>
 8007d82:	bf00      	nop
 8007d84:	0800a322 	.word	0x0800a322
 8007d88:	0800a333 	.word	0x0800a333

08007d8c <std>:
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	b510      	push	{r4, lr}
 8007d90:	4604      	mov	r4, r0
 8007d92:	e9c0 3300 	strd	r3, r3, [r0]
 8007d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d9a:	6083      	str	r3, [r0, #8]
 8007d9c:	8181      	strh	r1, [r0, #12]
 8007d9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007da0:	81c2      	strh	r2, [r0, #14]
 8007da2:	6183      	str	r3, [r0, #24]
 8007da4:	4619      	mov	r1, r3
 8007da6:	2208      	movs	r2, #8
 8007da8:	305c      	adds	r0, #92	@ 0x5c
 8007daa:	f000 f928 	bl	8007ffe <memset>
 8007dae:	4b0d      	ldr	r3, [pc, #52]	@ (8007de4 <std+0x58>)
 8007db0:	6263      	str	r3, [r4, #36]	@ 0x24
 8007db2:	4b0d      	ldr	r3, [pc, #52]	@ (8007de8 <std+0x5c>)
 8007db4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007db6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dec <std+0x60>)
 8007db8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007dba:	4b0d      	ldr	r3, [pc, #52]	@ (8007df0 <std+0x64>)
 8007dbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8007dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007df4 <std+0x68>)
 8007dc0:	6224      	str	r4, [r4, #32]
 8007dc2:	429c      	cmp	r4, r3
 8007dc4:	d006      	beq.n	8007dd4 <std+0x48>
 8007dc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007dca:	4294      	cmp	r4, r2
 8007dcc:	d002      	beq.n	8007dd4 <std+0x48>
 8007dce:	33d0      	adds	r3, #208	@ 0xd0
 8007dd0:	429c      	cmp	r4, r3
 8007dd2:	d105      	bne.n	8007de0 <std+0x54>
 8007dd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ddc:	f000 b98c 	b.w	80080f8 <__retarget_lock_init_recursive>
 8007de0:	bd10      	pop	{r4, pc}
 8007de2:	bf00      	nop
 8007de4:	08007f79 	.word	0x08007f79
 8007de8:	08007f9b 	.word	0x08007f9b
 8007dec:	08007fd3 	.word	0x08007fd3
 8007df0:	08007ff7 	.word	0x08007ff7
 8007df4:	200005fc 	.word	0x200005fc

08007df8 <stdio_exit_handler>:
 8007df8:	4a02      	ldr	r2, [pc, #8]	@ (8007e04 <stdio_exit_handler+0xc>)
 8007dfa:	4903      	ldr	r1, [pc, #12]	@ (8007e08 <stdio_exit_handler+0x10>)
 8007dfc:	4803      	ldr	r0, [pc, #12]	@ (8007e0c <stdio_exit_handler+0x14>)
 8007dfe:	f000 b869 	b.w	8007ed4 <_fwalk_sglue>
 8007e02:	bf00      	nop
 8007e04:	20000024 	.word	0x20000024
 8007e08:	08009a55 	.word	0x08009a55
 8007e0c:	20000034 	.word	0x20000034

08007e10 <cleanup_stdio>:
 8007e10:	6841      	ldr	r1, [r0, #4]
 8007e12:	4b0c      	ldr	r3, [pc, #48]	@ (8007e44 <cleanup_stdio+0x34>)
 8007e14:	4299      	cmp	r1, r3
 8007e16:	b510      	push	{r4, lr}
 8007e18:	4604      	mov	r4, r0
 8007e1a:	d001      	beq.n	8007e20 <cleanup_stdio+0x10>
 8007e1c:	f001 fe1a 	bl	8009a54 <_fflush_r>
 8007e20:	68a1      	ldr	r1, [r4, #8]
 8007e22:	4b09      	ldr	r3, [pc, #36]	@ (8007e48 <cleanup_stdio+0x38>)
 8007e24:	4299      	cmp	r1, r3
 8007e26:	d002      	beq.n	8007e2e <cleanup_stdio+0x1e>
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f001 fe13 	bl	8009a54 <_fflush_r>
 8007e2e:	68e1      	ldr	r1, [r4, #12]
 8007e30:	4b06      	ldr	r3, [pc, #24]	@ (8007e4c <cleanup_stdio+0x3c>)
 8007e32:	4299      	cmp	r1, r3
 8007e34:	d004      	beq.n	8007e40 <cleanup_stdio+0x30>
 8007e36:	4620      	mov	r0, r4
 8007e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e3c:	f001 be0a 	b.w	8009a54 <_fflush_r>
 8007e40:	bd10      	pop	{r4, pc}
 8007e42:	bf00      	nop
 8007e44:	200005fc 	.word	0x200005fc
 8007e48:	20000664 	.word	0x20000664
 8007e4c:	200006cc 	.word	0x200006cc

08007e50 <global_stdio_init.part.0>:
 8007e50:	b510      	push	{r4, lr}
 8007e52:	4b0b      	ldr	r3, [pc, #44]	@ (8007e80 <global_stdio_init.part.0+0x30>)
 8007e54:	4c0b      	ldr	r4, [pc, #44]	@ (8007e84 <global_stdio_init.part.0+0x34>)
 8007e56:	4a0c      	ldr	r2, [pc, #48]	@ (8007e88 <global_stdio_init.part.0+0x38>)
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2104      	movs	r1, #4
 8007e60:	f7ff ff94 	bl	8007d8c <std>
 8007e64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e68:	2201      	movs	r2, #1
 8007e6a:	2109      	movs	r1, #9
 8007e6c:	f7ff ff8e 	bl	8007d8c <std>
 8007e70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e74:	2202      	movs	r2, #2
 8007e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e7a:	2112      	movs	r1, #18
 8007e7c:	f7ff bf86 	b.w	8007d8c <std>
 8007e80:	20000734 	.word	0x20000734
 8007e84:	200005fc 	.word	0x200005fc
 8007e88:	08007df9 	.word	0x08007df9

08007e8c <__sfp_lock_acquire>:
 8007e8c:	4801      	ldr	r0, [pc, #4]	@ (8007e94 <__sfp_lock_acquire+0x8>)
 8007e8e:	f000 b934 	b.w	80080fa <__retarget_lock_acquire_recursive>
 8007e92:	bf00      	nop
 8007e94:	2000073d 	.word	0x2000073d

08007e98 <__sfp_lock_release>:
 8007e98:	4801      	ldr	r0, [pc, #4]	@ (8007ea0 <__sfp_lock_release+0x8>)
 8007e9a:	f000 b92f 	b.w	80080fc <__retarget_lock_release_recursive>
 8007e9e:	bf00      	nop
 8007ea0:	2000073d 	.word	0x2000073d

08007ea4 <__sinit>:
 8007ea4:	b510      	push	{r4, lr}
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	f7ff fff0 	bl	8007e8c <__sfp_lock_acquire>
 8007eac:	6a23      	ldr	r3, [r4, #32]
 8007eae:	b11b      	cbz	r3, 8007eb8 <__sinit+0x14>
 8007eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eb4:	f7ff bff0 	b.w	8007e98 <__sfp_lock_release>
 8007eb8:	4b04      	ldr	r3, [pc, #16]	@ (8007ecc <__sinit+0x28>)
 8007eba:	6223      	str	r3, [r4, #32]
 8007ebc:	4b04      	ldr	r3, [pc, #16]	@ (8007ed0 <__sinit+0x2c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1f5      	bne.n	8007eb0 <__sinit+0xc>
 8007ec4:	f7ff ffc4 	bl	8007e50 <global_stdio_init.part.0>
 8007ec8:	e7f2      	b.n	8007eb0 <__sinit+0xc>
 8007eca:	bf00      	nop
 8007ecc:	08007e11 	.word	0x08007e11
 8007ed0:	20000734 	.word	0x20000734

08007ed4 <_fwalk_sglue>:
 8007ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ed8:	4607      	mov	r7, r0
 8007eda:	4688      	mov	r8, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	2600      	movs	r6, #0
 8007ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ee8:	d505      	bpl.n	8007ef6 <_fwalk_sglue+0x22>
 8007eea:	6824      	ldr	r4, [r4, #0]
 8007eec:	2c00      	cmp	r4, #0
 8007eee:	d1f7      	bne.n	8007ee0 <_fwalk_sglue+0xc>
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef6:	89ab      	ldrh	r3, [r5, #12]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d907      	bls.n	8007f0c <_fwalk_sglue+0x38>
 8007efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f00:	3301      	adds	r3, #1
 8007f02:	d003      	beq.n	8007f0c <_fwalk_sglue+0x38>
 8007f04:	4629      	mov	r1, r5
 8007f06:	4638      	mov	r0, r7
 8007f08:	47c0      	blx	r8
 8007f0a:	4306      	orrs	r6, r0
 8007f0c:	3568      	adds	r5, #104	@ 0x68
 8007f0e:	e7e9      	b.n	8007ee4 <_fwalk_sglue+0x10>

08007f10 <sniprintf>:
 8007f10:	b40c      	push	{r2, r3}
 8007f12:	b530      	push	{r4, r5, lr}
 8007f14:	4b17      	ldr	r3, [pc, #92]	@ (8007f74 <sniprintf+0x64>)
 8007f16:	1e0c      	subs	r4, r1, #0
 8007f18:	681d      	ldr	r5, [r3, #0]
 8007f1a:	b09d      	sub	sp, #116	@ 0x74
 8007f1c:	da08      	bge.n	8007f30 <sniprintf+0x20>
 8007f1e:	238b      	movs	r3, #139	@ 0x8b
 8007f20:	602b      	str	r3, [r5, #0]
 8007f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f26:	b01d      	add	sp, #116	@ 0x74
 8007f28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f2c:	b002      	add	sp, #8
 8007f2e:	4770      	bx	lr
 8007f30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f38:	bf14      	ite	ne
 8007f3a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007f3e:	4623      	moveq	r3, r4
 8007f40:	9304      	str	r3, [sp, #16]
 8007f42:	9307      	str	r3, [sp, #28]
 8007f44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f48:	9002      	str	r0, [sp, #8]
 8007f4a:	9006      	str	r0, [sp, #24]
 8007f4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f50:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f52:	ab21      	add	r3, sp, #132	@ 0x84
 8007f54:	a902      	add	r1, sp, #8
 8007f56:	4628      	mov	r0, r5
 8007f58:	9301      	str	r3, [sp, #4]
 8007f5a:	f001 fbfb 	bl	8009754 <_svfiprintf_r>
 8007f5e:	1c43      	adds	r3, r0, #1
 8007f60:	bfbc      	itt	lt
 8007f62:	238b      	movlt	r3, #139	@ 0x8b
 8007f64:	602b      	strlt	r3, [r5, #0]
 8007f66:	2c00      	cmp	r4, #0
 8007f68:	d0dd      	beq.n	8007f26 <sniprintf+0x16>
 8007f6a:	9b02      	ldr	r3, [sp, #8]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	701a      	strb	r2, [r3, #0]
 8007f70:	e7d9      	b.n	8007f26 <sniprintf+0x16>
 8007f72:	bf00      	nop
 8007f74:	20000030 	.word	0x20000030

08007f78 <__sread>:
 8007f78:	b510      	push	{r4, lr}
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f80:	f000 f86c 	bl	800805c <_read_r>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	bfab      	itete	ge
 8007f88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8007f8c:	181b      	addge	r3, r3, r0
 8007f8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f92:	bfac      	ite	ge
 8007f94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f96:	81a3      	strhlt	r3, [r4, #12]
 8007f98:	bd10      	pop	{r4, pc}

08007f9a <__swrite>:
 8007f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9e:	461f      	mov	r7, r3
 8007fa0:	898b      	ldrh	r3, [r1, #12]
 8007fa2:	05db      	lsls	r3, r3, #23
 8007fa4:	4605      	mov	r5, r0
 8007fa6:	460c      	mov	r4, r1
 8007fa8:	4616      	mov	r6, r2
 8007faa:	d505      	bpl.n	8007fb8 <__swrite+0x1e>
 8007fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fb0:	2302      	movs	r3, #2
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f000 f840 	bl	8008038 <_lseek_r>
 8007fb8:	89a3      	ldrh	r3, [r4, #12]
 8007fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fc2:	81a3      	strh	r3, [r4, #12]
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	463b      	mov	r3, r7
 8007fc8:	4628      	mov	r0, r5
 8007fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fce:	f000 b857 	b.w	8008080 <_write_r>

08007fd2 <__sseek>:
 8007fd2:	b510      	push	{r4, lr}
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fda:	f000 f82d 	bl	8008038 <_lseek_r>
 8007fde:	1c43      	adds	r3, r0, #1
 8007fe0:	89a3      	ldrh	r3, [r4, #12]
 8007fe2:	bf15      	itete	ne
 8007fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fee:	81a3      	strheq	r3, [r4, #12]
 8007ff0:	bf18      	it	ne
 8007ff2:	81a3      	strhne	r3, [r4, #12]
 8007ff4:	bd10      	pop	{r4, pc}

08007ff6 <__sclose>:
 8007ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ffa:	f000 b80d 	b.w	8008018 <_close_r>

08007ffe <memset>:
 8007ffe:	4402      	add	r2, r0
 8008000:	4603      	mov	r3, r0
 8008002:	4293      	cmp	r3, r2
 8008004:	d100      	bne.n	8008008 <memset+0xa>
 8008006:	4770      	bx	lr
 8008008:	f803 1b01 	strb.w	r1, [r3], #1
 800800c:	e7f9      	b.n	8008002 <memset+0x4>
	...

08008010 <_localeconv_r>:
 8008010:	4800      	ldr	r0, [pc, #0]	@ (8008014 <_localeconv_r+0x4>)
 8008012:	4770      	bx	lr
 8008014:	20000170 	.word	0x20000170

08008018 <_close_r>:
 8008018:	b538      	push	{r3, r4, r5, lr}
 800801a:	4d06      	ldr	r5, [pc, #24]	@ (8008034 <_close_r+0x1c>)
 800801c:	2300      	movs	r3, #0
 800801e:	4604      	mov	r4, r0
 8008020:	4608      	mov	r0, r1
 8008022:	602b      	str	r3, [r5, #0]
 8008024:	f7fa fe75 	bl	8002d12 <_close>
 8008028:	1c43      	adds	r3, r0, #1
 800802a:	d102      	bne.n	8008032 <_close_r+0x1a>
 800802c:	682b      	ldr	r3, [r5, #0]
 800802e:	b103      	cbz	r3, 8008032 <_close_r+0x1a>
 8008030:	6023      	str	r3, [r4, #0]
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	20000738 	.word	0x20000738

08008038 <_lseek_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4d07      	ldr	r5, [pc, #28]	@ (8008058 <_lseek_r+0x20>)
 800803c:	4604      	mov	r4, r0
 800803e:	4608      	mov	r0, r1
 8008040:	4611      	mov	r1, r2
 8008042:	2200      	movs	r2, #0
 8008044:	602a      	str	r2, [r5, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	f7fa fe8a 	bl	8002d60 <_lseek>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_lseek_r+0x1e>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_lseek_r+0x1e>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	20000738 	.word	0x20000738

0800805c <_read_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_read_r+0x20>)
 8008060:	4604      	mov	r4, r0
 8008062:	4608      	mov	r0, r1
 8008064:	4611      	mov	r1, r2
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	f7fa fe18 	bl	8002ca0 <_read>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_read_r+0x1e>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_read_r+0x1e>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	20000738 	.word	0x20000738

08008080 <_write_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d07      	ldr	r5, [pc, #28]	@ (80080a0 <_write_r+0x20>)
 8008084:	4604      	mov	r4, r0
 8008086:	4608      	mov	r0, r1
 8008088:	4611      	mov	r1, r2
 800808a:	2200      	movs	r2, #0
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	f7fa fe23 	bl	8002cda <_write>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_write_r+0x1e>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_write_r+0x1e>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	20000738 	.word	0x20000738

080080a4 <__errno>:
 80080a4:	4b01      	ldr	r3, [pc, #4]	@ (80080ac <__errno+0x8>)
 80080a6:	6818      	ldr	r0, [r3, #0]
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	20000030 	.word	0x20000030

080080b0 <__libc_init_array>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	4d0d      	ldr	r5, [pc, #52]	@ (80080e8 <__libc_init_array+0x38>)
 80080b4:	4c0d      	ldr	r4, [pc, #52]	@ (80080ec <__libc_init_array+0x3c>)
 80080b6:	1b64      	subs	r4, r4, r5
 80080b8:	10a4      	asrs	r4, r4, #2
 80080ba:	2600      	movs	r6, #0
 80080bc:	42a6      	cmp	r6, r4
 80080be:	d109      	bne.n	80080d4 <__libc_init_array+0x24>
 80080c0:	4d0b      	ldr	r5, [pc, #44]	@ (80080f0 <__libc_init_array+0x40>)
 80080c2:	4c0c      	ldr	r4, [pc, #48]	@ (80080f4 <__libc_init_array+0x44>)
 80080c4:	f002 f8e2 	bl	800a28c <_init>
 80080c8:	1b64      	subs	r4, r4, r5
 80080ca:	10a4      	asrs	r4, r4, #2
 80080cc:	2600      	movs	r6, #0
 80080ce:	42a6      	cmp	r6, r4
 80080d0:	d105      	bne.n	80080de <__libc_init_array+0x2e>
 80080d2:	bd70      	pop	{r4, r5, r6, pc}
 80080d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d8:	4798      	blx	r3
 80080da:	3601      	adds	r6, #1
 80080dc:	e7ee      	b.n	80080bc <__libc_init_array+0xc>
 80080de:	f855 3b04 	ldr.w	r3, [r5], #4
 80080e2:	4798      	blx	r3
 80080e4:	3601      	adds	r6, #1
 80080e6:	e7f2      	b.n	80080ce <__libc_init_array+0x1e>
 80080e8:	0800a688 	.word	0x0800a688
 80080ec:	0800a688 	.word	0x0800a688
 80080f0:	0800a688 	.word	0x0800a688
 80080f4:	0800a68c 	.word	0x0800a68c

080080f8 <__retarget_lock_init_recursive>:
 80080f8:	4770      	bx	lr

080080fa <__retarget_lock_acquire_recursive>:
 80080fa:	4770      	bx	lr

080080fc <__retarget_lock_release_recursive>:
 80080fc:	4770      	bx	lr

080080fe <quorem>:
 80080fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008102:	6903      	ldr	r3, [r0, #16]
 8008104:	690c      	ldr	r4, [r1, #16]
 8008106:	42a3      	cmp	r3, r4
 8008108:	4607      	mov	r7, r0
 800810a:	db7e      	blt.n	800820a <quorem+0x10c>
 800810c:	3c01      	subs	r4, #1
 800810e:	f101 0814 	add.w	r8, r1, #20
 8008112:	00a3      	lsls	r3, r4, #2
 8008114:	f100 0514 	add.w	r5, r0, #20
 8008118:	9300      	str	r3, [sp, #0]
 800811a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800811e:	9301      	str	r3, [sp, #4]
 8008120:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008124:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008128:	3301      	adds	r3, #1
 800812a:	429a      	cmp	r2, r3
 800812c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008130:	fbb2 f6f3 	udiv	r6, r2, r3
 8008134:	d32e      	bcc.n	8008194 <quorem+0x96>
 8008136:	f04f 0a00 	mov.w	sl, #0
 800813a:	46c4      	mov	ip, r8
 800813c:	46ae      	mov	lr, r5
 800813e:	46d3      	mov	fp, sl
 8008140:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008144:	b298      	uxth	r0, r3
 8008146:	fb06 a000 	mla	r0, r6, r0, sl
 800814a:	0c02      	lsrs	r2, r0, #16
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	fb06 2303 	mla	r3, r6, r3, r2
 8008152:	f8de 2000 	ldr.w	r2, [lr]
 8008156:	b280      	uxth	r0, r0
 8008158:	b292      	uxth	r2, r2
 800815a:	1a12      	subs	r2, r2, r0
 800815c:	445a      	add	r2, fp
 800815e:	f8de 0000 	ldr.w	r0, [lr]
 8008162:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008166:	b29b      	uxth	r3, r3
 8008168:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800816c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008170:	b292      	uxth	r2, r2
 8008172:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008176:	45e1      	cmp	r9, ip
 8008178:	f84e 2b04 	str.w	r2, [lr], #4
 800817c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008180:	d2de      	bcs.n	8008140 <quorem+0x42>
 8008182:	9b00      	ldr	r3, [sp, #0]
 8008184:	58eb      	ldr	r3, [r5, r3]
 8008186:	b92b      	cbnz	r3, 8008194 <quorem+0x96>
 8008188:	9b01      	ldr	r3, [sp, #4]
 800818a:	3b04      	subs	r3, #4
 800818c:	429d      	cmp	r5, r3
 800818e:	461a      	mov	r2, r3
 8008190:	d32f      	bcc.n	80081f2 <quorem+0xf4>
 8008192:	613c      	str	r4, [r7, #16]
 8008194:	4638      	mov	r0, r7
 8008196:	f001 f979 	bl	800948c <__mcmp>
 800819a:	2800      	cmp	r0, #0
 800819c:	db25      	blt.n	80081ea <quorem+0xec>
 800819e:	4629      	mov	r1, r5
 80081a0:	2000      	movs	r0, #0
 80081a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80081a6:	f8d1 c000 	ldr.w	ip, [r1]
 80081aa:	fa1f fe82 	uxth.w	lr, r2
 80081ae:	fa1f f38c 	uxth.w	r3, ip
 80081b2:	eba3 030e 	sub.w	r3, r3, lr
 80081b6:	4403      	add	r3, r0
 80081b8:	0c12      	lsrs	r2, r2, #16
 80081ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081c8:	45c1      	cmp	r9, r8
 80081ca:	f841 3b04 	str.w	r3, [r1], #4
 80081ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081d2:	d2e6      	bcs.n	80081a2 <quorem+0xa4>
 80081d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081dc:	b922      	cbnz	r2, 80081e8 <quorem+0xea>
 80081de:	3b04      	subs	r3, #4
 80081e0:	429d      	cmp	r5, r3
 80081e2:	461a      	mov	r2, r3
 80081e4:	d30b      	bcc.n	80081fe <quorem+0x100>
 80081e6:	613c      	str	r4, [r7, #16]
 80081e8:	3601      	adds	r6, #1
 80081ea:	4630      	mov	r0, r6
 80081ec:	b003      	add	sp, #12
 80081ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f2:	6812      	ldr	r2, [r2, #0]
 80081f4:	3b04      	subs	r3, #4
 80081f6:	2a00      	cmp	r2, #0
 80081f8:	d1cb      	bne.n	8008192 <quorem+0x94>
 80081fa:	3c01      	subs	r4, #1
 80081fc:	e7c6      	b.n	800818c <quorem+0x8e>
 80081fe:	6812      	ldr	r2, [r2, #0]
 8008200:	3b04      	subs	r3, #4
 8008202:	2a00      	cmp	r2, #0
 8008204:	d1ef      	bne.n	80081e6 <quorem+0xe8>
 8008206:	3c01      	subs	r4, #1
 8008208:	e7ea      	b.n	80081e0 <quorem+0xe2>
 800820a:	2000      	movs	r0, #0
 800820c:	e7ee      	b.n	80081ec <quorem+0xee>
	...

08008210 <_dtoa_r>:
 8008210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008214:	69c7      	ldr	r7, [r0, #28]
 8008216:	b099      	sub	sp, #100	@ 0x64
 8008218:	ed8d 0b02 	vstr	d0, [sp, #8]
 800821c:	ec55 4b10 	vmov	r4, r5, d0
 8008220:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008222:	9109      	str	r1, [sp, #36]	@ 0x24
 8008224:	4683      	mov	fp, r0
 8008226:	920e      	str	r2, [sp, #56]	@ 0x38
 8008228:	9313      	str	r3, [sp, #76]	@ 0x4c
 800822a:	b97f      	cbnz	r7, 800824c <_dtoa_r+0x3c>
 800822c:	2010      	movs	r0, #16
 800822e:	f000 fdfd 	bl	8008e2c <malloc>
 8008232:	4602      	mov	r2, r0
 8008234:	f8cb 001c 	str.w	r0, [fp, #28]
 8008238:	b920      	cbnz	r0, 8008244 <_dtoa_r+0x34>
 800823a:	4ba7      	ldr	r3, [pc, #668]	@ (80084d8 <_dtoa_r+0x2c8>)
 800823c:	21ef      	movs	r1, #239	@ 0xef
 800823e:	48a7      	ldr	r0, [pc, #668]	@ (80084dc <_dtoa_r+0x2cc>)
 8008240:	f001 fc68 	bl	8009b14 <__assert_func>
 8008244:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008248:	6007      	str	r7, [r0, #0]
 800824a:	60c7      	str	r7, [r0, #12]
 800824c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008250:	6819      	ldr	r1, [r3, #0]
 8008252:	b159      	cbz	r1, 800826c <_dtoa_r+0x5c>
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	604a      	str	r2, [r1, #4]
 8008258:	2301      	movs	r3, #1
 800825a:	4093      	lsls	r3, r2
 800825c:	608b      	str	r3, [r1, #8]
 800825e:	4658      	mov	r0, fp
 8008260:	f000 feda 	bl	8009018 <_Bfree>
 8008264:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008268:	2200      	movs	r2, #0
 800826a:	601a      	str	r2, [r3, #0]
 800826c:	1e2b      	subs	r3, r5, #0
 800826e:	bfb9      	ittee	lt
 8008270:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008274:	9303      	strlt	r3, [sp, #12]
 8008276:	2300      	movge	r3, #0
 8008278:	6033      	strge	r3, [r6, #0]
 800827a:	9f03      	ldr	r7, [sp, #12]
 800827c:	4b98      	ldr	r3, [pc, #608]	@ (80084e0 <_dtoa_r+0x2d0>)
 800827e:	bfbc      	itt	lt
 8008280:	2201      	movlt	r2, #1
 8008282:	6032      	strlt	r2, [r6, #0]
 8008284:	43bb      	bics	r3, r7
 8008286:	d112      	bne.n	80082ae <_dtoa_r+0x9e>
 8008288:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800828a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800828e:	6013      	str	r3, [r2, #0]
 8008290:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008294:	4323      	orrs	r3, r4
 8008296:	f000 854d 	beq.w	8008d34 <_dtoa_r+0xb24>
 800829a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800829c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80084f4 <_dtoa_r+0x2e4>
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f000 854f 	beq.w	8008d44 <_dtoa_r+0xb34>
 80082a6:	f10a 0303 	add.w	r3, sl, #3
 80082aa:	f000 bd49 	b.w	8008d40 <_dtoa_r+0xb30>
 80082ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80082b2:	2200      	movs	r2, #0
 80082b4:	ec51 0b17 	vmov	r0, r1, d7
 80082b8:	2300      	movs	r3, #0
 80082ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80082be:	f7f8 fc2b 	bl	8000b18 <__aeabi_dcmpeq>
 80082c2:	4680      	mov	r8, r0
 80082c4:	b158      	cbz	r0, 80082de <_dtoa_r+0xce>
 80082c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082c8:	2301      	movs	r3, #1
 80082ca:	6013      	str	r3, [r2, #0]
 80082cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082ce:	b113      	cbz	r3, 80082d6 <_dtoa_r+0xc6>
 80082d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80082d2:	4b84      	ldr	r3, [pc, #528]	@ (80084e4 <_dtoa_r+0x2d4>)
 80082d4:	6013      	str	r3, [r2, #0]
 80082d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80084f8 <_dtoa_r+0x2e8>
 80082da:	f000 bd33 	b.w	8008d44 <_dtoa_r+0xb34>
 80082de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80082e2:	aa16      	add	r2, sp, #88	@ 0x58
 80082e4:	a917      	add	r1, sp, #92	@ 0x5c
 80082e6:	4658      	mov	r0, fp
 80082e8:	f001 f980 	bl	80095ec <__d2b>
 80082ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80082f0:	4681      	mov	r9, r0
 80082f2:	2e00      	cmp	r6, #0
 80082f4:	d077      	beq.n	80083e6 <_dtoa_r+0x1d6>
 80082f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80082fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008304:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008308:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800830c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008310:	4619      	mov	r1, r3
 8008312:	2200      	movs	r2, #0
 8008314:	4b74      	ldr	r3, [pc, #464]	@ (80084e8 <_dtoa_r+0x2d8>)
 8008316:	f7f7 ffdf 	bl	80002d8 <__aeabi_dsub>
 800831a:	a369      	add	r3, pc, #420	@ (adr r3, 80084c0 <_dtoa_r+0x2b0>)
 800831c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008320:	f7f8 f992 	bl	8000648 <__aeabi_dmul>
 8008324:	a368      	add	r3, pc, #416	@ (adr r3, 80084c8 <_dtoa_r+0x2b8>)
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	f7f7 ffd7 	bl	80002dc <__adddf3>
 800832e:	4604      	mov	r4, r0
 8008330:	4630      	mov	r0, r6
 8008332:	460d      	mov	r5, r1
 8008334:	f7f8 f91e 	bl	8000574 <__aeabi_i2d>
 8008338:	a365      	add	r3, pc, #404	@ (adr r3, 80084d0 <_dtoa_r+0x2c0>)
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	f7f8 f983 	bl	8000648 <__aeabi_dmul>
 8008342:	4602      	mov	r2, r0
 8008344:	460b      	mov	r3, r1
 8008346:	4620      	mov	r0, r4
 8008348:	4629      	mov	r1, r5
 800834a:	f7f7 ffc7 	bl	80002dc <__adddf3>
 800834e:	4604      	mov	r4, r0
 8008350:	460d      	mov	r5, r1
 8008352:	f7f8 fc29 	bl	8000ba8 <__aeabi_d2iz>
 8008356:	2200      	movs	r2, #0
 8008358:	4607      	mov	r7, r0
 800835a:	2300      	movs	r3, #0
 800835c:	4620      	mov	r0, r4
 800835e:	4629      	mov	r1, r5
 8008360:	f7f8 fbe4 	bl	8000b2c <__aeabi_dcmplt>
 8008364:	b140      	cbz	r0, 8008378 <_dtoa_r+0x168>
 8008366:	4638      	mov	r0, r7
 8008368:	f7f8 f904 	bl	8000574 <__aeabi_i2d>
 800836c:	4622      	mov	r2, r4
 800836e:	462b      	mov	r3, r5
 8008370:	f7f8 fbd2 	bl	8000b18 <__aeabi_dcmpeq>
 8008374:	b900      	cbnz	r0, 8008378 <_dtoa_r+0x168>
 8008376:	3f01      	subs	r7, #1
 8008378:	2f16      	cmp	r7, #22
 800837a:	d851      	bhi.n	8008420 <_dtoa_r+0x210>
 800837c:	4b5b      	ldr	r3, [pc, #364]	@ (80084ec <_dtoa_r+0x2dc>)
 800837e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008386:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800838a:	f7f8 fbcf 	bl	8000b2c <__aeabi_dcmplt>
 800838e:	2800      	cmp	r0, #0
 8008390:	d048      	beq.n	8008424 <_dtoa_r+0x214>
 8008392:	3f01      	subs	r7, #1
 8008394:	2300      	movs	r3, #0
 8008396:	9312      	str	r3, [sp, #72]	@ 0x48
 8008398:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800839a:	1b9b      	subs	r3, r3, r6
 800839c:	1e5a      	subs	r2, r3, #1
 800839e:	bf44      	itt	mi
 80083a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80083a4:	2300      	movmi	r3, #0
 80083a6:	9208      	str	r2, [sp, #32]
 80083a8:	bf54      	ite	pl
 80083aa:	f04f 0800 	movpl.w	r8, #0
 80083ae:	9308      	strmi	r3, [sp, #32]
 80083b0:	2f00      	cmp	r7, #0
 80083b2:	db39      	blt.n	8008428 <_dtoa_r+0x218>
 80083b4:	9b08      	ldr	r3, [sp, #32]
 80083b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80083b8:	443b      	add	r3, r7
 80083ba:	9308      	str	r3, [sp, #32]
 80083bc:	2300      	movs	r3, #0
 80083be:	930a      	str	r3, [sp, #40]	@ 0x28
 80083c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c2:	2b09      	cmp	r3, #9
 80083c4:	d864      	bhi.n	8008490 <_dtoa_r+0x280>
 80083c6:	2b05      	cmp	r3, #5
 80083c8:	bfc4      	itt	gt
 80083ca:	3b04      	subgt	r3, #4
 80083cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80083ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d0:	f1a3 0302 	sub.w	r3, r3, #2
 80083d4:	bfcc      	ite	gt
 80083d6:	2400      	movgt	r4, #0
 80083d8:	2401      	movle	r4, #1
 80083da:	2b03      	cmp	r3, #3
 80083dc:	d863      	bhi.n	80084a6 <_dtoa_r+0x296>
 80083de:	e8df f003 	tbb	[pc, r3]
 80083e2:	372a      	.short	0x372a
 80083e4:	5535      	.short	0x5535
 80083e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80083ea:	441e      	add	r6, r3
 80083ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80083f0:	2b20      	cmp	r3, #32
 80083f2:	bfc1      	itttt	gt
 80083f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80083f8:	409f      	lslgt	r7, r3
 80083fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80083fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008402:	bfd6      	itet	le
 8008404:	f1c3 0320 	rsble	r3, r3, #32
 8008408:	ea47 0003 	orrgt.w	r0, r7, r3
 800840c:	fa04 f003 	lslle.w	r0, r4, r3
 8008410:	f7f8 f8a0 	bl	8000554 <__aeabi_ui2d>
 8008414:	2201      	movs	r2, #1
 8008416:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800841a:	3e01      	subs	r6, #1
 800841c:	9214      	str	r2, [sp, #80]	@ 0x50
 800841e:	e777      	b.n	8008310 <_dtoa_r+0x100>
 8008420:	2301      	movs	r3, #1
 8008422:	e7b8      	b.n	8008396 <_dtoa_r+0x186>
 8008424:	9012      	str	r0, [sp, #72]	@ 0x48
 8008426:	e7b7      	b.n	8008398 <_dtoa_r+0x188>
 8008428:	427b      	negs	r3, r7
 800842a:	930a      	str	r3, [sp, #40]	@ 0x28
 800842c:	2300      	movs	r3, #0
 800842e:	eba8 0807 	sub.w	r8, r8, r7
 8008432:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008434:	e7c4      	b.n	80083c0 <_dtoa_r+0x1b0>
 8008436:	2300      	movs	r3, #0
 8008438:	930b      	str	r3, [sp, #44]	@ 0x2c
 800843a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800843c:	2b00      	cmp	r3, #0
 800843e:	dc35      	bgt.n	80084ac <_dtoa_r+0x29c>
 8008440:	2301      	movs	r3, #1
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	9307      	str	r3, [sp, #28]
 8008446:	461a      	mov	r2, r3
 8008448:	920e      	str	r2, [sp, #56]	@ 0x38
 800844a:	e00b      	b.n	8008464 <_dtoa_r+0x254>
 800844c:	2301      	movs	r3, #1
 800844e:	e7f3      	b.n	8008438 <_dtoa_r+0x228>
 8008450:	2300      	movs	r3, #0
 8008452:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008454:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008456:	18fb      	adds	r3, r7, r3
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	3301      	adds	r3, #1
 800845c:	2b01      	cmp	r3, #1
 800845e:	9307      	str	r3, [sp, #28]
 8008460:	bfb8      	it	lt
 8008462:	2301      	movlt	r3, #1
 8008464:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008468:	2100      	movs	r1, #0
 800846a:	2204      	movs	r2, #4
 800846c:	f102 0514 	add.w	r5, r2, #20
 8008470:	429d      	cmp	r5, r3
 8008472:	d91f      	bls.n	80084b4 <_dtoa_r+0x2a4>
 8008474:	6041      	str	r1, [r0, #4]
 8008476:	4658      	mov	r0, fp
 8008478:	f000 fd8e 	bl	8008f98 <_Balloc>
 800847c:	4682      	mov	sl, r0
 800847e:	2800      	cmp	r0, #0
 8008480:	d13c      	bne.n	80084fc <_dtoa_r+0x2ec>
 8008482:	4b1b      	ldr	r3, [pc, #108]	@ (80084f0 <_dtoa_r+0x2e0>)
 8008484:	4602      	mov	r2, r0
 8008486:	f240 11af 	movw	r1, #431	@ 0x1af
 800848a:	e6d8      	b.n	800823e <_dtoa_r+0x2e>
 800848c:	2301      	movs	r3, #1
 800848e:	e7e0      	b.n	8008452 <_dtoa_r+0x242>
 8008490:	2401      	movs	r4, #1
 8008492:	2300      	movs	r3, #0
 8008494:	9309      	str	r3, [sp, #36]	@ 0x24
 8008496:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008498:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	9307      	str	r3, [sp, #28]
 80084a0:	2200      	movs	r2, #0
 80084a2:	2312      	movs	r3, #18
 80084a4:	e7d0      	b.n	8008448 <_dtoa_r+0x238>
 80084a6:	2301      	movs	r3, #1
 80084a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084aa:	e7f5      	b.n	8008498 <_dtoa_r+0x288>
 80084ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	9307      	str	r3, [sp, #28]
 80084b2:	e7d7      	b.n	8008464 <_dtoa_r+0x254>
 80084b4:	3101      	adds	r1, #1
 80084b6:	0052      	lsls	r2, r2, #1
 80084b8:	e7d8      	b.n	800846c <_dtoa_r+0x25c>
 80084ba:	bf00      	nop
 80084bc:	f3af 8000 	nop.w
 80084c0:	636f4361 	.word	0x636f4361
 80084c4:	3fd287a7 	.word	0x3fd287a7
 80084c8:	8b60c8b3 	.word	0x8b60c8b3
 80084cc:	3fc68a28 	.word	0x3fc68a28
 80084d0:	509f79fb 	.word	0x509f79fb
 80084d4:	3fd34413 	.word	0x3fd34413
 80084d8:	0800a351 	.word	0x0800a351
 80084dc:	0800a368 	.word	0x0800a368
 80084e0:	7ff00000 	.word	0x7ff00000
 80084e4:	0800a321 	.word	0x0800a321
 80084e8:	3ff80000 	.word	0x3ff80000
 80084ec:	0800a460 	.word	0x0800a460
 80084f0:	0800a3c0 	.word	0x0800a3c0
 80084f4:	0800a34d 	.word	0x0800a34d
 80084f8:	0800a320 	.word	0x0800a320
 80084fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008500:	6018      	str	r0, [r3, #0]
 8008502:	9b07      	ldr	r3, [sp, #28]
 8008504:	2b0e      	cmp	r3, #14
 8008506:	f200 80a4 	bhi.w	8008652 <_dtoa_r+0x442>
 800850a:	2c00      	cmp	r4, #0
 800850c:	f000 80a1 	beq.w	8008652 <_dtoa_r+0x442>
 8008510:	2f00      	cmp	r7, #0
 8008512:	dd33      	ble.n	800857c <_dtoa_r+0x36c>
 8008514:	4bad      	ldr	r3, [pc, #692]	@ (80087cc <_dtoa_r+0x5bc>)
 8008516:	f007 020f 	and.w	r2, r7, #15
 800851a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800851e:	ed93 7b00 	vldr	d7, [r3]
 8008522:	05f8      	lsls	r0, r7, #23
 8008524:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008528:	ea4f 1427 	mov.w	r4, r7, asr #4
 800852c:	d516      	bpl.n	800855c <_dtoa_r+0x34c>
 800852e:	4ba8      	ldr	r3, [pc, #672]	@ (80087d0 <_dtoa_r+0x5c0>)
 8008530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008534:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008538:	f7f8 f9b0 	bl	800089c <__aeabi_ddiv>
 800853c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008540:	f004 040f 	and.w	r4, r4, #15
 8008544:	2603      	movs	r6, #3
 8008546:	4da2      	ldr	r5, [pc, #648]	@ (80087d0 <_dtoa_r+0x5c0>)
 8008548:	b954      	cbnz	r4, 8008560 <_dtoa_r+0x350>
 800854a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800854e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008552:	f7f8 f9a3 	bl	800089c <__aeabi_ddiv>
 8008556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800855a:	e028      	b.n	80085ae <_dtoa_r+0x39e>
 800855c:	2602      	movs	r6, #2
 800855e:	e7f2      	b.n	8008546 <_dtoa_r+0x336>
 8008560:	07e1      	lsls	r1, r4, #31
 8008562:	d508      	bpl.n	8008576 <_dtoa_r+0x366>
 8008564:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008568:	e9d5 2300 	ldrd	r2, r3, [r5]
 800856c:	f7f8 f86c 	bl	8000648 <__aeabi_dmul>
 8008570:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008574:	3601      	adds	r6, #1
 8008576:	1064      	asrs	r4, r4, #1
 8008578:	3508      	adds	r5, #8
 800857a:	e7e5      	b.n	8008548 <_dtoa_r+0x338>
 800857c:	f000 80d2 	beq.w	8008724 <_dtoa_r+0x514>
 8008580:	427c      	negs	r4, r7
 8008582:	4b92      	ldr	r3, [pc, #584]	@ (80087cc <_dtoa_r+0x5bc>)
 8008584:	4d92      	ldr	r5, [pc, #584]	@ (80087d0 <_dtoa_r+0x5c0>)
 8008586:	f004 020f 	and.w	r2, r4, #15
 800858a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800858e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008592:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008596:	f7f8 f857 	bl	8000648 <__aeabi_dmul>
 800859a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800859e:	1124      	asrs	r4, r4, #4
 80085a0:	2300      	movs	r3, #0
 80085a2:	2602      	movs	r6, #2
 80085a4:	2c00      	cmp	r4, #0
 80085a6:	f040 80b2 	bne.w	800870e <_dtoa_r+0x4fe>
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1d3      	bne.n	8008556 <_dtoa_r+0x346>
 80085ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80085b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 80b7 	beq.w	8008728 <_dtoa_r+0x518>
 80085ba:	4b86      	ldr	r3, [pc, #536]	@ (80087d4 <_dtoa_r+0x5c4>)
 80085bc:	2200      	movs	r2, #0
 80085be:	4620      	mov	r0, r4
 80085c0:	4629      	mov	r1, r5
 80085c2:	f7f8 fab3 	bl	8000b2c <__aeabi_dcmplt>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f000 80ae 	beq.w	8008728 <_dtoa_r+0x518>
 80085cc:	9b07      	ldr	r3, [sp, #28]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f000 80aa 	beq.w	8008728 <_dtoa_r+0x518>
 80085d4:	9b00      	ldr	r3, [sp, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	dd37      	ble.n	800864a <_dtoa_r+0x43a>
 80085da:	1e7b      	subs	r3, r7, #1
 80085dc:	9304      	str	r3, [sp, #16]
 80085de:	4620      	mov	r0, r4
 80085e0:	4b7d      	ldr	r3, [pc, #500]	@ (80087d8 <_dtoa_r+0x5c8>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	4629      	mov	r1, r5
 80085e6:	f7f8 f82f 	bl	8000648 <__aeabi_dmul>
 80085ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085ee:	9c00      	ldr	r4, [sp, #0]
 80085f0:	3601      	adds	r6, #1
 80085f2:	4630      	mov	r0, r6
 80085f4:	f7f7 ffbe 	bl	8000574 <__aeabi_i2d>
 80085f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085fc:	f7f8 f824 	bl	8000648 <__aeabi_dmul>
 8008600:	4b76      	ldr	r3, [pc, #472]	@ (80087dc <_dtoa_r+0x5cc>)
 8008602:	2200      	movs	r2, #0
 8008604:	f7f7 fe6a 	bl	80002dc <__adddf3>
 8008608:	4605      	mov	r5, r0
 800860a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800860e:	2c00      	cmp	r4, #0
 8008610:	f040 808d 	bne.w	800872e <_dtoa_r+0x51e>
 8008614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008618:	4b71      	ldr	r3, [pc, #452]	@ (80087e0 <_dtoa_r+0x5d0>)
 800861a:	2200      	movs	r2, #0
 800861c:	f7f7 fe5c 	bl	80002d8 <__aeabi_dsub>
 8008620:	4602      	mov	r2, r0
 8008622:	460b      	mov	r3, r1
 8008624:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008628:	462a      	mov	r2, r5
 800862a:	4633      	mov	r3, r6
 800862c:	f7f8 fa9c 	bl	8000b68 <__aeabi_dcmpgt>
 8008630:	2800      	cmp	r0, #0
 8008632:	f040 828b 	bne.w	8008b4c <_dtoa_r+0x93c>
 8008636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800863a:	462a      	mov	r2, r5
 800863c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008640:	f7f8 fa74 	bl	8000b2c <__aeabi_dcmplt>
 8008644:	2800      	cmp	r0, #0
 8008646:	f040 8128 	bne.w	800889a <_dtoa_r+0x68a>
 800864a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800864e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008652:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008654:	2b00      	cmp	r3, #0
 8008656:	f2c0 815a 	blt.w	800890e <_dtoa_r+0x6fe>
 800865a:	2f0e      	cmp	r7, #14
 800865c:	f300 8157 	bgt.w	800890e <_dtoa_r+0x6fe>
 8008660:	4b5a      	ldr	r3, [pc, #360]	@ (80087cc <_dtoa_r+0x5bc>)
 8008662:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008666:	ed93 7b00 	vldr	d7, [r3]
 800866a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800866c:	2b00      	cmp	r3, #0
 800866e:	ed8d 7b00 	vstr	d7, [sp]
 8008672:	da03      	bge.n	800867c <_dtoa_r+0x46c>
 8008674:	9b07      	ldr	r3, [sp, #28]
 8008676:	2b00      	cmp	r3, #0
 8008678:	f340 8101 	ble.w	800887e <_dtoa_r+0x66e>
 800867c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008680:	4656      	mov	r6, sl
 8008682:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008686:	4620      	mov	r0, r4
 8008688:	4629      	mov	r1, r5
 800868a:	f7f8 f907 	bl	800089c <__aeabi_ddiv>
 800868e:	f7f8 fa8b 	bl	8000ba8 <__aeabi_d2iz>
 8008692:	4680      	mov	r8, r0
 8008694:	f7f7 ff6e 	bl	8000574 <__aeabi_i2d>
 8008698:	e9dd 2300 	ldrd	r2, r3, [sp]
 800869c:	f7f7 ffd4 	bl	8000648 <__aeabi_dmul>
 80086a0:	4602      	mov	r2, r0
 80086a2:	460b      	mov	r3, r1
 80086a4:	4620      	mov	r0, r4
 80086a6:	4629      	mov	r1, r5
 80086a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80086ac:	f7f7 fe14 	bl	80002d8 <__aeabi_dsub>
 80086b0:	f806 4b01 	strb.w	r4, [r6], #1
 80086b4:	9d07      	ldr	r5, [sp, #28]
 80086b6:	eba6 040a 	sub.w	r4, r6, sl
 80086ba:	42a5      	cmp	r5, r4
 80086bc:	4602      	mov	r2, r0
 80086be:	460b      	mov	r3, r1
 80086c0:	f040 8117 	bne.w	80088f2 <_dtoa_r+0x6e2>
 80086c4:	f7f7 fe0a 	bl	80002dc <__adddf3>
 80086c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086cc:	4604      	mov	r4, r0
 80086ce:	460d      	mov	r5, r1
 80086d0:	f7f8 fa4a 	bl	8000b68 <__aeabi_dcmpgt>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	f040 80f9 	bne.w	80088cc <_dtoa_r+0x6bc>
 80086da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086de:	4620      	mov	r0, r4
 80086e0:	4629      	mov	r1, r5
 80086e2:	f7f8 fa19 	bl	8000b18 <__aeabi_dcmpeq>
 80086e6:	b118      	cbz	r0, 80086f0 <_dtoa_r+0x4e0>
 80086e8:	f018 0f01 	tst.w	r8, #1
 80086ec:	f040 80ee 	bne.w	80088cc <_dtoa_r+0x6bc>
 80086f0:	4649      	mov	r1, r9
 80086f2:	4658      	mov	r0, fp
 80086f4:	f000 fc90 	bl	8009018 <_Bfree>
 80086f8:	2300      	movs	r3, #0
 80086fa:	7033      	strb	r3, [r6, #0]
 80086fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086fe:	3701      	adds	r7, #1
 8008700:	601f      	str	r7, [r3, #0]
 8008702:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 831d 	beq.w	8008d44 <_dtoa_r+0xb34>
 800870a:	601e      	str	r6, [r3, #0]
 800870c:	e31a      	b.n	8008d44 <_dtoa_r+0xb34>
 800870e:	07e2      	lsls	r2, r4, #31
 8008710:	d505      	bpl.n	800871e <_dtoa_r+0x50e>
 8008712:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008716:	f7f7 ff97 	bl	8000648 <__aeabi_dmul>
 800871a:	3601      	adds	r6, #1
 800871c:	2301      	movs	r3, #1
 800871e:	1064      	asrs	r4, r4, #1
 8008720:	3508      	adds	r5, #8
 8008722:	e73f      	b.n	80085a4 <_dtoa_r+0x394>
 8008724:	2602      	movs	r6, #2
 8008726:	e742      	b.n	80085ae <_dtoa_r+0x39e>
 8008728:	9c07      	ldr	r4, [sp, #28]
 800872a:	9704      	str	r7, [sp, #16]
 800872c:	e761      	b.n	80085f2 <_dtoa_r+0x3e2>
 800872e:	4b27      	ldr	r3, [pc, #156]	@ (80087cc <_dtoa_r+0x5bc>)
 8008730:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008732:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008736:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800873a:	4454      	add	r4, sl
 800873c:	2900      	cmp	r1, #0
 800873e:	d053      	beq.n	80087e8 <_dtoa_r+0x5d8>
 8008740:	4928      	ldr	r1, [pc, #160]	@ (80087e4 <_dtoa_r+0x5d4>)
 8008742:	2000      	movs	r0, #0
 8008744:	f7f8 f8aa 	bl	800089c <__aeabi_ddiv>
 8008748:	4633      	mov	r3, r6
 800874a:	462a      	mov	r2, r5
 800874c:	f7f7 fdc4 	bl	80002d8 <__aeabi_dsub>
 8008750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008754:	4656      	mov	r6, sl
 8008756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800875a:	f7f8 fa25 	bl	8000ba8 <__aeabi_d2iz>
 800875e:	4605      	mov	r5, r0
 8008760:	f7f7 ff08 	bl	8000574 <__aeabi_i2d>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800876c:	f7f7 fdb4 	bl	80002d8 <__aeabi_dsub>
 8008770:	3530      	adds	r5, #48	@ 0x30
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800877a:	f806 5b01 	strb.w	r5, [r6], #1
 800877e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008782:	f7f8 f9d3 	bl	8000b2c <__aeabi_dcmplt>
 8008786:	2800      	cmp	r0, #0
 8008788:	d171      	bne.n	800886e <_dtoa_r+0x65e>
 800878a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800878e:	4911      	ldr	r1, [pc, #68]	@ (80087d4 <_dtoa_r+0x5c4>)
 8008790:	2000      	movs	r0, #0
 8008792:	f7f7 fda1 	bl	80002d8 <__aeabi_dsub>
 8008796:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800879a:	f7f8 f9c7 	bl	8000b2c <__aeabi_dcmplt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f040 8095 	bne.w	80088ce <_dtoa_r+0x6be>
 80087a4:	42a6      	cmp	r6, r4
 80087a6:	f43f af50 	beq.w	800864a <_dtoa_r+0x43a>
 80087aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087ae:	4b0a      	ldr	r3, [pc, #40]	@ (80087d8 <_dtoa_r+0x5c8>)
 80087b0:	2200      	movs	r2, #0
 80087b2:	f7f7 ff49 	bl	8000648 <__aeabi_dmul>
 80087b6:	4b08      	ldr	r3, [pc, #32]	@ (80087d8 <_dtoa_r+0x5c8>)
 80087b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087bc:	2200      	movs	r2, #0
 80087be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087c2:	f7f7 ff41 	bl	8000648 <__aeabi_dmul>
 80087c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087ca:	e7c4      	b.n	8008756 <_dtoa_r+0x546>
 80087cc:	0800a460 	.word	0x0800a460
 80087d0:	0800a438 	.word	0x0800a438
 80087d4:	3ff00000 	.word	0x3ff00000
 80087d8:	40240000 	.word	0x40240000
 80087dc:	401c0000 	.word	0x401c0000
 80087e0:	40140000 	.word	0x40140000
 80087e4:	3fe00000 	.word	0x3fe00000
 80087e8:	4631      	mov	r1, r6
 80087ea:	4628      	mov	r0, r5
 80087ec:	f7f7 ff2c 	bl	8000648 <__aeabi_dmul>
 80087f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80087f6:	4656      	mov	r6, sl
 80087f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087fc:	f7f8 f9d4 	bl	8000ba8 <__aeabi_d2iz>
 8008800:	4605      	mov	r5, r0
 8008802:	f7f7 feb7 	bl	8000574 <__aeabi_i2d>
 8008806:	4602      	mov	r2, r0
 8008808:	460b      	mov	r3, r1
 800880a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800880e:	f7f7 fd63 	bl	80002d8 <__aeabi_dsub>
 8008812:	3530      	adds	r5, #48	@ 0x30
 8008814:	f806 5b01 	strb.w	r5, [r6], #1
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	42a6      	cmp	r6, r4
 800881e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008822:	f04f 0200 	mov.w	r2, #0
 8008826:	d124      	bne.n	8008872 <_dtoa_r+0x662>
 8008828:	4bac      	ldr	r3, [pc, #688]	@ (8008adc <_dtoa_r+0x8cc>)
 800882a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800882e:	f7f7 fd55 	bl	80002dc <__adddf3>
 8008832:	4602      	mov	r2, r0
 8008834:	460b      	mov	r3, r1
 8008836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800883a:	f7f8 f995 	bl	8000b68 <__aeabi_dcmpgt>
 800883e:	2800      	cmp	r0, #0
 8008840:	d145      	bne.n	80088ce <_dtoa_r+0x6be>
 8008842:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008846:	49a5      	ldr	r1, [pc, #660]	@ (8008adc <_dtoa_r+0x8cc>)
 8008848:	2000      	movs	r0, #0
 800884a:	f7f7 fd45 	bl	80002d8 <__aeabi_dsub>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008856:	f7f8 f969 	bl	8000b2c <__aeabi_dcmplt>
 800885a:	2800      	cmp	r0, #0
 800885c:	f43f aef5 	beq.w	800864a <_dtoa_r+0x43a>
 8008860:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008862:	1e73      	subs	r3, r6, #1
 8008864:	9315      	str	r3, [sp, #84]	@ 0x54
 8008866:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800886a:	2b30      	cmp	r3, #48	@ 0x30
 800886c:	d0f8      	beq.n	8008860 <_dtoa_r+0x650>
 800886e:	9f04      	ldr	r7, [sp, #16]
 8008870:	e73e      	b.n	80086f0 <_dtoa_r+0x4e0>
 8008872:	4b9b      	ldr	r3, [pc, #620]	@ (8008ae0 <_dtoa_r+0x8d0>)
 8008874:	f7f7 fee8 	bl	8000648 <__aeabi_dmul>
 8008878:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800887c:	e7bc      	b.n	80087f8 <_dtoa_r+0x5e8>
 800887e:	d10c      	bne.n	800889a <_dtoa_r+0x68a>
 8008880:	4b98      	ldr	r3, [pc, #608]	@ (8008ae4 <_dtoa_r+0x8d4>)
 8008882:	2200      	movs	r2, #0
 8008884:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008888:	f7f7 fede 	bl	8000648 <__aeabi_dmul>
 800888c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008890:	f7f8 f960 	bl	8000b54 <__aeabi_dcmpge>
 8008894:	2800      	cmp	r0, #0
 8008896:	f000 8157 	beq.w	8008b48 <_dtoa_r+0x938>
 800889a:	2400      	movs	r4, #0
 800889c:	4625      	mov	r5, r4
 800889e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088a0:	43db      	mvns	r3, r3
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	4656      	mov	r6, sl
 80088a6:	2700      	movs	r7, #0
 80088a8:	4621      	mov	r1, r4
 80088aa:	4658      	mov	r0, fp
 80088ac:	f000 fbb4 	bl	8009018 <_Bfree>
 80088b0:	2d00      	cmp	r5, #0
 80088b2:	d0dc      	beq.n	800886e <_dtoa_r+0x65e>
 80088b4:	b12f      	cbz	r7, 80088c2 <_dtoa_r+0x6b2>
 80088b6:	42af      	cmp	r7, r5
 80088b8:	d003      	beq.n	80088c2 <_dtoa_r+0x6b2>
 80088ba:	4639      	mov	r1, r7
 80088bc:	4658      	mov	r0, fp
 80088be:	f000 fbab 	bl	8009018 <_Bfree>
 80088c2:	4629      	mov	r1, r5
 80088c4:	4658      	mov	r0, fp
 80088c6:	f000 fba7 	bl	8009018 <_Bfree>
 80088ca:	e7d0      	b.n	800886e <_dtoa_r+0x65e>
 80088cc:	9704      	str	r7, [sp, #16]
 80088ce:	4633      	mov	r3, r6
 80088d0:	461e      	mov	r6, r3
 80088d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088d6:	2a39      	cmp	r2, #57	@ 0x39
 80088d8:	d107      	bne.n	80088ea <_dtoa_r+0x6da>
 80088da:	459a      	cmp	sl, r3
 80088dc:	d1f8      	bne.n	80088d0 <_dtoa_r+0x6c0>
 80088de:	9a04      	ldr	r2, [sp, #16]
 80088e0:	3201      	adds	r2, #1
 80088e2:	9204      	str	r2, [sp, #16]
 80088e4:	2230      	movs	r2, #48	@ 0x30
 80088e6:	f88a 2000 	strb.w	r2, [sl]
 80088ea:	781a      	ldrb	r2, [r3, #0]
 80088ec:	3201      	adds	r2, #1
 80088ee:	701a      	strb	r2, [r3, #0]
 80088f0:	e7bd      	b.n	800886e <_dtoa_r+0x65e>
 80088f2:	4b7b      	ldr	r3, [pc, #492]	@ (8008ae0 <_dtoa_r+0x8d0>)
 80088f4:	2200      	movs	r2, #0
 80088f6:	f7f7 fea7 	bl	8000648 <__aeabi_dmul>
 80088fa:	2200      	movs	r2, #0
 80088fc:	2300      	movs	r3, #0
 80088fe:	4604      	mov	r4, r0
 8008900:	460d      	mov	r5, r1
 8008902:	f7f8 f909 	bl	8000b18 <__aeabi_dcmpeq>
 8008906:	2800      	cmp	r0, #0
 8008908:	f43f aebb 	beq.w	8008682 <_dtoa_r+0x472>
 800890c:	e6f0      	b.n	80086f0 <_dtoa_r+0x4e0>
 800890e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008910:	2a00      	cmp	r2, #0
 8008912:	f000 80db 	beq.w	8008acc <_dtoa_r+0x8bc>
 8008916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008918:	2a01      	cmp	r2, #1
 800891a:	f300 80bf 	bgt.w	8008a9c <_dtoa_r+0x88c>
 800891e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008920:	2a00      	cmp	r2, #0
 8008922:	f000 80b7 	beq.w	8008a94 <_dtoa_r+0x884>
 8008926:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800892a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800892c:	4646      	mov	r6, r8
 800892e:	9a08      	ldr	r2, [sp, #32]
 8008930:	2101      	movs	r1, #1
 8008932:	441a      	add	r2, r3
 8008934:	4658      	mov	r0, fp
 8008936:	4498      	add	r8, r3
 8008938:	9208      	str	r2, [sp, #32]
 800893a:	f000 fc21 	bl	8009180 <__i2b>
 800893e:	4605      	mov	r5, r0
 8008940:	b15e      	cbz	r6, 800895a <_dtoa_r+0x74a>
 8008942:	9b08      	ldr	r3, [sp, #32]
 8008944:	2b00      	cmp	r3, #0
 8008946:	dd08      	ble.n	800895a <_dtoa_r+0x74a>
 8008948:	42b3      	cmp	r3, r6
 800894a:	9a08      	ldr	r2, [sp, #32]
 800894c:	bfa8      	it	ge
 800894e:	4633      	movge	r3, r6
 8008950:	eba8 0803 	sub.w	r8, r8, r3
 8008954:	1af6      	subs	r6, r6, r3
 8008956:	1ad3      	subs	r3, r2, r3
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800895c:	b1f3      	cbz	r3, 800899c <_dtoa_r+0x78c>
 800895e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008960:	2b00      	cmp	r3, #0
 8008962:	f000 80b7 	beq.w	8008ad4 <_dtoa_r+0x8c4>
 8008966:	b18c      	cbz	r4, 800898c <_dtoa_r+0x77c>
 8008968:	4629      	mov	r1, r5
 800896a:	4622      	mov	r2, r4
 800896c:	4658      	mov	r0, fp
 800896e:	f000 fcc7 	bl	8009300 <__pow5mult>
 8008972:	464a      	mov	r2, r9
 8008974:	4601      	mov	r1, r0
 8008976:	4605      	mov	r5, r0
 8008978:	4658      	mov	r0, fp
 800897a:	f000 fc17 	bl	80091ac <__multiply>
 800897e:	4649      	mov	r1, r9
 8008980:	9004      	str	r0, [sp, #16]
 8008982:	4658      	mov	r0, fp
 8008984:	f000 fb48 	bl	8009018 <_Bfree>
 8008988:	9b04      	ldr	r3, [sp, #16]
 800898a:	4699      	mov	r9, r3
 800898c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800898e:	1b1a      	subs	r2, r3, r4
 8008990:	d004      	beq.n	800899c <_dtoa_r+0x78c>
 8008992:	4649      	mov	r1, r9
 8008994:	4658      	mov	r0, fp
 8008996:	f000 fcb3 	bl	8009300 <__pow5mult>
 800899a:	4681      	mov	r9, r0
 800899c:	2101      	movs	r1, #1
 800899e:	4658      	mov	r0, fp
 80089a0:	f000 fbee 	bl	8009180 <__i2b>
 80089a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089a6:	4604      	mov	r4, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f000 81cf 	beq.w	8008d4c <_dtoa_r+0xb3c>
 80089ae:	461a      	mov	r2, r3
 80089b0:	4601      	mov	r1, r0
 80089b2:	4658      	mov	r0, fp
 80089b4:	f000 fca4 	bl	8009300 <__pow5mult>
 80089b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	4604      	mov	r4, r0
 80089be:	f300 8095 	bgt.w	8008aec <_dtoa_r+0x8dc>
 80089c2:	9b02      	ldr	r3, [sp, #8]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f040 8087 	bne.w	8008ad8 <_dtoa_r+0x8c8>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f040 8089 	bne.w	8008ae8 <_dtoa_r+0x8d8>
 80089d6:	9b03      	ldr	r3, [sp, #12]
 80089d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089dc:	0d1b      	lsrs	r3, r3, #20
 80089de:	051b      	lsls	r3, r3, #20
 80089e0:	b12b      	cbz	r3, 80089ee <_dtoa_r+0x7de>
 80089e2:	9b08      	ldr	r3, [sp, #32]
 80089e4:	3301      	adds	r3, #1
 80089e6:	9308      	str	r3, [sp, #32]
 80089e8:	f108 0801 	add.w	r8, r8, #1
 80089ec:	2301      	movs	r3, #1
 80089ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80089f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 81b0 	beq.w	8008d58 <_dtoa_r+0xb48>
 80089f8:	6923      	ldr	r3, [r4, #16]
 80089fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089fe:	6918      	ldr	r0, [r3, #16]
 8008a00:	f000 fb72 	bl	80090e8 <__hi0bits>
 8008a04:	f1c0 0020 	rsb	r0, r0, #32
 8008a08:	9b08      	ldr	r3, [sp, #32]
 8008a0a:	4418      	add	r0, r3
 8008a0c:	f010 001f 	ands.w	r0, r0, #31
 8008a10:	d077      	beq.n	8008b02 <_dtoa_r+0x8f2>
 8008a12:	f1c0 0320 	rsb	r3, r0, #32
 8008a16:	2b04      	cmp	r3, #4
 8008a18:	dd6b      	ble.n	8008af2 <_dtoa_r+0x8e2>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	f1c0 001c 	rsb	r0, r0, #28
 8008a20:	4403      	add	r3, r0
 8008a22:	4480      	add	r8, r0
 8008a24:	4406      	add	r6, r0
 8008a26:	9308      	str	r3, [sp, #32]
 8008a28:	f1b8 0f00 	cmp.w	r8, #0
 8008a2c:	dd05      	ble.n	8008a3a <_dtoa_r+0x82a>
 8008a2e:	4649      	mov	r1, r9
 8008a30:	4642      	mov	r2, r8
 8008a32:	4658      	mov	r0, fp
 8008a34:	f000 fcbe 	bl	80093b4 <__lshift>
 8008a38:	4681      	mov	r9, r0
 8008a3a:	9b08      	ldr	r3, [sp, #32]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	dd05      	ble.n	8008a4c <_dtoa_r+0x83c>
 8008a40:	4621      	mov	r1, r4
 8008a42:	461a      	mov	r2, r3
 8008a44:	4658      	mov	r0, fp
 8008a46:	f000 fcb5 	bl	80093b4 <__lshift>
 8008a4a:	4604      	mov	r4, r0
 8008a4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d059      	beq.n	8008b06 <_dtoa_r+0x8f6>
 8008a52:	4621      	mov	r1, r4
 8008a54:	4648      	mov	r0, r9
 8008a56:	f000 fd19 	bl	800948c <__mcmp>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	da53      	bge.n	8008b06 <_dtoa_r+0x8f6>
 8008a5e:	1e7b      	subs	r3, r7, #1
 8008a60:	9304      	str	r3, [sp, #16]
 8008a62:	4649      	mov	r1, r9
 8008a64:	2300      	movs	r3, #0
 8008a66:	220a      	movs	r2, #10
 8008a68:	4658      	mov	r0, fp
 8008a6a:	f000 faf7 	bl	800905c <__multadd>
 8008a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a70:	4681      	mov	r9, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 8172 	beq.w	8008d5c <_dtoa_r+0xb4c>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	220a      	movs	r2, #10
 8008a7e:	4658      	mov	r0, fp
 8008a80:	f000 faec 	bl	800905c <__multadd>
 8008a84:	9b00      	ldr	r3, [sp, #0]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	4605      	mov	r5, r0
 8008a8a:	dc67      	bgt.n	8008b5c <_dtoa_r+0x94c>
 8008a8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	dc41      	bgt.n	8008b16 <_dtoa_r+0x906>
 8008a92:	e063      	b.n	8008b5c <_dtoa_r+0x94c>
 8008a94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a9a:	e746      	b.n	800892a <_dtoa_r+0x71a>
 8008a9c:	9b07      	ldr	r3, [sp, #28]
 8008a9e:	1e5c      	subs	r4, r3, #1
 8008aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa2:	42a3      	cmp	r3, r4
 8008aa4:	bfbf      	itttt	lt
 8008aa6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008aa8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008aaa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008aac:	1ae3      	sublt	r3, r4, r3
 8008aae:	bfb4      	ite	lt
 8008ab0:	18d2      	addlt	r2, r2, r3
 8008ab2:	1b1c      	subge	r4, r3, r4
 8008ab4:	9b07      	ldr	r3, [sp, #28]
 8008ab6:	bfbc      	itt	lt
 8008ab8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008aba:	2400      	movlt	r4, #0
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	bfb5      	itete	lt
 8008ac0:	eba8 0603 	sublt.w	r6, r8, r3
 8008ac4:	9b07      	ldrge	r3, [sp, #28]
 8008ac6:	2300      	movlt	r3, #0
 8008ac8:	4646      	movge	r6, r8
 8008aca:	e730      	b.n	800892e <_dtoa_r+0x71e>
 8008acc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ace:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ad0:	4646      	mov	r6, r8
 8008ad2:	e735      	b.n	8008940 <_dtoa_r+0x730>
 8008ad4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ad6:	e75c      	b.n	8008992 <_dtoa_r+0x782>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	e788      	b.n	80089ee <_dtoa_r+0x7de>
 8008adc:	3fe00000 	.word	0x3fe00000
 8008ae0:	40240000 	.word	0x40240000
 8008ae4:	40140000 	.word	0x40140000
 8008ae8:	9b02      	ldr	r3, [sp, #8]
 8008aea:	e780      	b.n	80089ee <_dtoa_r+0x7de>
 8008aec:	2300      	movs	r3, #0
 8008aee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008af0:	e782      	b.n	80089f8 <_dtoa_r+0x7e8>
 8008af2:	d099      	beq.n	8008a28 <_dtoa_r+0x818>
 8008af4:	9a08      	ldr	r2, [sp, #32]
 8008af6:	331c      	adds	r3, #28
 8008af8:	441a      	add	r2, r3
 8008afa:	4498      	add	r8, r3
 8008afc:	441e      	add	r6, r3
 8008afe:	9208      	str	r2, [sp, #32]
 8008b00:	e792      	b.n	8008a28 <_dtoa_r+0x818>
 8008b02:	4603      	mov	r3, r0
 8008b04:	e7f6      	b.n	8008af4 <_dtoa_r+0x8e4>
 8008b06:	9b07      	ldr	r3, [sp, #28]
 8008b08:	9704      	str	r7, [sp, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	dc20      	bgt.n	8008b50 <_dtoa_r+0x940>
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	dd1e      	ble.n	8008b54 <_dtoa_r+0x944>
 8008b16:	9b00      	ldr	r3, [sp, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f47f aec0 	bne.w	800889e <_dtoa_r+0x68e>
 8008b1e:	4621      	mov	r1, r4
 8008b20:	2205      	movs	r2, #5
 8008b22:	4658      	mov	r0, fp
 8008b24:	f000 fa9a 	bl	800905c <__multadd>
 8008b28:	4601      	mov	r1, r0
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	4648      	mov	r0, r9
 8008b2e:	f000 fcad 	bl	800948c <__mcmp>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	f77f aeb3 	ble.w	800889e <_dtoa_r+0x68e>
 8008b38:	4656      	mov	r6, sl
 8008b3a:	2331      	movs	r3, #49	@ 0x31
 8008b3c:	f806 3b01 	strb.w	r3, [r6], #1
 8008b40:	9b04      	ldr	r3, [sp, #16]
 8008b42:	3301      	adds	r3, #1
 8008b44:	9304      	str	r3, [sp, #16]
 8008b46:	e6ae      	b.n	80088a6 <_dtoa_r+0x696>
 8008b48:	9c07      	ldr	r4, [sp, #28]
 8008b4a:	9704      	str	r7, [sp, #16]
 8008b4c:	4625      	mov	r5, r4
 8008b4e:	e7f3      	b.n	8008b38 <_dtoa_r+0x928>
 8008b50:	9b07      	ldr	r3, [sp, #28]
 8008b52:	9300      	str	r3, [sp, #0]
 8008b54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 8104 	beq.w	8008d64 <_dtoa_r+0xb54>
 8008b5c:	2e00      	cmp	r6, #0
 8008b5e:	dd05      	ble.n	8008b6c <_dtoa_r+0x95c>
 8008b60:	4629      	mov	r1, r5
 8008b62:	4632      	mov	r2, r6
 8008b64:	4658      	mov	r0, fp
 8008b66:	f000 fc25 	bl	80093b4 <__lshift>
 8008b6a:	4605      	mov	r5, r0
 8008b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d05a      	beq.n	8008c28 <_dtoa_r+0xa18>
 8008b72:	6869      	ldr	r1, [r5, #4]
 8008b74:	4658      	mov	r0, fp
 8008b76:	f000 fa0f 	bl	8008f98 <_Balloc>
 8008b7a:	4606      	mov	r6, r0
 8008b7c:	b928      	cbnz	r0, 8008b8a <_dtoa_r+0x97a>
 8008b7e:	4b84      	ldr	r3, [pc, #528]	@ (8008d90 <_dtoa_r+0xb80>)
 8008b80:	4602      	mov	r2, r0
 8008b82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b86:	f7ff bb5a 	b.w	800823e <_dtoa_r+0x2e>
 8008b8a:	692a      	ldr	r2, [r5, #16]
 8008b8c:	3202      	adds	r2, #2
 8008b8e:	0092      	lsls	r2, r2, #2
 8008b90:	f105 010c 	add.w	r1, r5, #12
 8008b94:	300c      	adds	r0, #12
 8008b96:	f000 ffaf 	bl	8009af8 <memcpy>
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	4631      	mov	r1, r6
 8008b9e:	4658      	mov	r0, fp
 8008ba0:	f000 fc08 	bl	80093b4 <__lshift>
 8008ba4:	f10a 0301 	add.w	r3, sl, #1
 8008ba8:	9307      	str	r3, [sp, #28]
 8008baa:	9b00      	ldr	r3, [sp, #0]
 8008bac:	4453      	add	r3, sl
 8008bae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bb0:	9b02      	ldr	r3, [sp, #8]
 8008bb2:	f003 0301 	and.w	r3, r3, #1
 8008bb6:	462f      	mov	r7, r5
 8008bb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bba:	4605      	mov	r5, r0
 8008bbc:	9b07      	ldr	r3, [sp, #28]
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	4648      	mov	r0, r9
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	f7ff fa9a 	bl	80080fe <quorem>
 8008bca:	4639      	mov	r1, r7
 8008bcc:	9002      	str	r0, [sp, #8]
 8008bce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008bd2:	4648      	mov	r0, r9
 8008bd4:	f000 fc5a 	bl	800948c <__mcmp>
 8008bd8:	462a      	mov	r2, r5
 8008bda:	9008      	str	r0, [sp, #32]
 8008bdc:	4621      	mov	r1, r4
 8008bde:	4658      	mov	r0, fp
 8008be0:	f000 fc70 	bl	80094c4 <__mdiff>
 8008be4:	68c2      	ldr	r2, [r0, #12]
 8008be6:	4606      	mov	r6, r0
 8008be8:	bb02      	cbnz	r2, 8008c2c <_dtoa_r+0xa1c>
 8008bea:	4601      	mov	r1, r0
 8008bec:	4648      	mov	r0, r9
 8008bee:	f000 fc4d 	bl	800948c <__mcmp>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	4631      	mov	r1, r6
 8008bf6:	4658      	mov	r0, fp
 8008bf8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bfa:	f000 fa0d 	bl	8009018 <_Bfree>
 8008bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c02:	9e07      	ldr	r6, [sp, #28]
 8008c04:	ea43 0102 	orr.w	r1, r3, r2
 8008c08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c0a:	4319      	orrs	r1, r3
 8008c0c:	d110      	bne.n	8008c30 <_dtoa_r+0xa20>
 8008c0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c12:	d029      	beq.n	8008c68 <_dtoa_r+0xa58>
 8008c14:	9b08      	ldr	r3, [sp, #32]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	dd02      	ble.n	8008c20 <_dtoa_r+0xa10>
 8008c1a:	9b02      	ldr	r3, [sp, #8]
 8008c1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008c20:	9b00      	ldr	r3, [sp, #0]
 8008c22:	f883 8000 	strb.w	r8, [r3]
 8008c26:	e63f      	b.n	80088a8 <_dtoa_r+0x698>
 8008c28:	4628      	mov	r0, r5
 8008c2a:	e7bb      	b.n	8008ba4 <_dtoa_r+0x994>
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	e7e1      	b.n	8008bf4 <_dtoa_r+0x9e4>
 8008c30:	9b08      	ldr	r3, [sp, #32]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	db04      	blt.n	8008c40 <_dtoa_r+0xa30>
 8008c36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c38:	430b      	orrs	r3, r1
 8008c3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c3c:	430b      	orrs	r3, r1
 8008c3e:	d120      	bne.n	8008c82 <_dtoa_r+0xa72>
 8008c40:	2a00      	cmp	r2, #0
 8008c42:	dded      	ble.n	8008c20 <_dtoa_r+0xa10>
 8008c44:	4649      	mov	r1, r9
 8008c46:	2201      	movs	r2, #1
 8008c48:	4658      	mov	r0, fp
 8008c4a:	f000 fbb3 	bl	80093b4 <__lshift>
 8008c4e:	4621      	mov	r1, r4
 8008c50:	4681      	mov	r9, r0
 8008c52:	f000 fc1b 	bl	800948c <__mcmp>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	dc03      	bgt.n	8008c62 <_dtoa_r+0xa52>
 8008c5a:	d1e1      	bne.n	8008c20 <_dtoa_r+0xa10>
 8008c5c:	f018 0f01 	tst.w	r8, #1
 8008c60:	d0de      	beq.n	8008c20 <_dtoa_r+0xa10>
 8008c62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c66:	d1d8      	bne.n	8008c1a <_dtoa_r+0xa0a>
 8008c68:	9a00      	ldr	r2, [sp, #0]
 8008c6a:	2339      	movs	r3, #57	@ 0x39
 8008c6c:	7013      	strb	r3, [r2, #0]
 8008c6e:	4633      	mov	r3, r6
 8008c70:	461e      	mov	r6, r3
 8008c72:	3b01      	subs	r3, #1
 8008c74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c78:	2a39      	cmp	r2, #57	@ 0x39
 8008c7a:	d052      	beq.n	8008d22 <_dtoa_r+0xb12>
 8008c7c:	3201      	adds	r2, #1
 8008c7e:	701a      	strb	r2, [r3, #0]
 8008c80:	e612      	b.n	80088a8 <_dtoa_r+0x698>
 8008c82:	2a00      	cmp	r2, #0
 8008c84:	dd07      	ble.n	8008c96 <_dtoa_r+0xa86>
 8008c86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c8a:	d0ed      	beq.n	8008c68 <_dtoa_r+0xa58>
 8008c8c:	9a00      	ldr	r2, [sp, #0]
 8008c8e:	f108 0301 	add.w	r3, r8, #1
 8008c92:	7013      	strb	r3, [r2, #0]
 8008c94:	e608      	b.n	80088a8 <_dtoa_r+0x698>
 8008c96:	9b07      	ldr	r3, [sp, #28]
 8008c98:	9a07      	ldr	r2, [sp, #28]
 8008c9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d028      	beq.n	8008cf6 <_dtoa_r+0xae6>
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	220a      	movs	r2, #10
 8008caa:	4658      	mov	r0, fp
 8008cac:	f000 f9d6 	bl	800905c <__multadd>
 8008cb0:	42af      	cmp	r7, r5
 8008cb2:	4681      	mov	r9, r0
 8008cb4:	f04f 0300 	mov.w	r3, #0
 8008cb8:	f04f 020a 	mov.w	r2, #10
 8008cbc:	4639      	mov	r1, r7
 8008cbe:	4658      	mov	r0, fp
 8008cc0:	d107      	bne.n	8008cd2 <_dtoa_r+0xac2>
 8008cc2:	f000 f9cb 	bl	800905c <__multadd>
 8008cc6:	4607      	mov	r7, r0
 8008cc8:	4605      	mov	r5, r0
 8008cca:	9b07      	ldr	r3, [sp, #28]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	9307      	str	r3, [sp, #28]
 8008cd0:	e774      	b.n	8008bbc <_dtoa_r+0x9ac>
 8008cd2:	f000 f9c3 	bl	800905c <__multadd>
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	4607      	mov	r7, r0
 8008cda:	2300      	movs	r3, #0
 8008cdc:	220a      	movs	r2, #10
 8008cde:	4658      	mov	r0, fp
 8008ce0:	f000 f9bc 	bl	800905c <__multadd>
 8008ce4:	4605      	mov	r5, r0
 8008ce6:	e7f0      	b.n	8008cca <_dtoa_r+0xaba>
 8008ce8:	9b00      	ldr	r3, [sp, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	bfcc      	ite	gt
 8008cee:	461e      	movgt	r6, r3
 8008cf0:	2601      	movle	r6, #1
 8008cf2:	4456      	add	r6, sl
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4658      	mov	r0, fp
 8008cfc:	f000 fb5a 	bl	80093b4 <__lshift>
 8008d00:	4621      	mov	r1, r4
 8008d02:	4681      	mov	r9, r0
 8008d04:	f000 fbc2 	bl	800948c <__mcmp>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	dcb0      	bgt.n	8008c6e <_dtoa_r+0xa5e>
 8008d0c:	d102      	bne.n	8008d14 <_dtoa_r+0xb04>
 8008d0e:	f018 0f01 	tst.w	r8, #1
 8008d12:	d1ac      	bne.n	8008c6e <_dtoa_r+0xa5e>
 8008d14:	4633      	mov	r3, r6
 8008d16:	461e      	mov	r6, r3
 8008d18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d1c:	2a30      	cmp	r2, #48	@ 0x30
 8008d1e:	d0fa      	beq.n	8008d16 <_dtoa_r+0xb06>
 8008d20:	e5c2      	b.n	80088a8 <_dtoa_r+0x698>
 8008d22:	459a      	cmp	sl, r3
 8008d24:	d1a4      	bne.n	8008c70 <_dtoa_r+0xa60>
 8008d26:	9b04      	ldr	r3, [sp, #16]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	9304      	str	r3, [sp, #16]
 8008d2c:	2331      	movs	r3, #49	@ 0x31
 8008d2e:	f88a 3000 	strb.w	r3, [sl]
 8008d32:	e5b9      	b.n	80088a8 <_dtoa_r+0x698>
 8008d34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d94 <_dtoa_r+0xb84>
 8008d3a:	b11b      	cbz	r3, 8008d44 <_dtoa_r+0xb34>
 8008d3c:	f10a 0308 	add.w	r3, sl, #8
 8008d40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d42:	6013      	str	r3, [r2, #0]
 8008d44:	4650      	mov	r0, sl
 8008d46:	b019      	add	sp, #100	@ 0x64
 8008d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	f77f ae37 	ble.w	80089c2 <_dtoa_r+0x7b2>
 8008d54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d56:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d58:	2001      	movs	r0, #1
 8008d5a:	e655      	b.n	8008a08 <_dtoa_r+0x7f8>
 8008d5c:	9b00      	ldr	r3, [sp, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f77f aed6 	ble.w	8008b10 <_dtoa_r+0x900>
 8008d64:	4656      	mov	r6, sl
 8008d66:	4621      	mov	r1, r4
 8008d68:	4648      	mov	r0, r9
 8008d6a:	f7ff f9c8 	bl	80080fe <quorem>
 8008d6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d72:	f806 8b01 	strb.w	r8, [r6], #1
 8008d76:	9b00      	ldr	r3, [sp, #0]
 8008d78:	eba6 020a 	sub.w	r2, r6, sl
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	ddb3      	ble.n	8008ce8 <_dtoa_r+0xad8>
 8008d80:	4649      	mov	r1, r9
 8008d82:	2300      	movs	r3, #0
 8008d84:	220a      	movs	r2, #10
 8008d86:	4658      	mov	r0, fp
 8008d88:	f000 f968 	bl	800905c <__multadd>
 8008d8c:	4681      	mov	r9, r0
 8008d8e:	e7ea      	b.n	8008d66 <_dtoa_r+0xb56>
 8008d90:	0800a3c0 	.word	0x0800a3c0
 8008d94:	0800a344 	.word	0x0800a344

08008d98 <_free_r>:
 8008d98:	b538      	push	{r3, r4, r5, lr}
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	2900      	cmp	r1, #0
 8008d9e:	d041      	beq.n	8008e24 <_free_r+0x8c>
 8008da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008da4:	1f0c      	subs	r4, r1, #4
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	bfb8      	it	lt
 8008daa:	18e4      	addlt	r4, r4, r3
 8008dac:	f000 f8e8 	bl	8008f80 <__malloc_lock>
 8008db0:	4a1d      	ldr	r2, [pc, #116]	@ (8008e28 <_free_r+0x90>)
 8008db2:	6813      	ldr	r3, [r2, #0]
 8008db4:	b933      	cbnz	r3, 8008dc4 <_free_r+0x2c>
 8008db6:	6063      	str	r3, [r4, #4]
 8008db8:	6014      	str	r4, [r2, #0]
 8008dba:	4628      	mov	r0, r5
 8008dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dc0:	f000 b8e4 	b.w	8008f8c <__malloc_unlock>
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	d908      	bls.n	8008dda <_free_r+0x42>
 8008dc8:	6820      	ldr	r0, [r4, #0]
 8008dca:	1821      	adds	r1, r4, r0
 8008dcc:	428b      	cmp	r3, r1
 8008dce:	bf01      	itttt	eq
 8008dd0:	6819      	ldreq	r1, [r3, #0]
 8008dd2:	685b      	ldreq	r3, [r3, #4]
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	e7ed      	b.n	8008db6 <_free_r+0x1e>
 8008dda:	461a      	mov	r2, r3
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	b10b      	cbz	r3, 8008de4 <_free_r+0x4c>
 8008de0:	42a3      	cmp	r3, r4
 8008de2:	d9fa      	bls.n	8008dda <_free_r+0x42>
 8008de4:	6811      	ldr	r1, [r2, #0]
 8008de6:	1850      	adds	r0, r2, r1
 8008de8:	42a0      	cmp	r0, r4
 8008dea:	d10b      	bne.n	8008e04 <_free_r+0x6c>
 8008dec:	6820      	ldr	r0, [r4, #0]
 8008dee:	4401      	add	r1, r0
 8008df0:	1850      	adds	r0, r2, r1
 8008df2:	4283      	cmp	r3, r0
 8008df4:	6011      	str	r1, [r2, #0]
 8008df6:	d1e0      	bne.n	8008dba <_free_r+0x22>
 8008df8:	6818      	ldr	r0, [r3, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	6053      	str	r3, [r2, #4]
 8008dfe:	4408      	add	r0, r1
 8008e00:	6010      	str	r0, [r2, #0]
 8008e02:	e7da      	b.n	8008dba <_free_r+0x22>
 8008e04:	d902      	bls.n	8008e0c <_free_r+0x74>
 8008e06:	230c      	movs	r3, #12
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	e7d6      	b.n	8008dba <_free_r+0x22>
 8008e0c:	6820      	ldr	r0, [r4, #0]
 8008e0e:	1821      	adds	r1, r4, r0
 8008e10:	428b      	cmp	r3, r1
 8008e12:	bf04      	itt	eq
 8008e14:	6819      	ldreq	r1, [r3, #0]
 8008e16:	685b      	ldreq	r3, [r3, #4]
 8008e18:	6063      	str	r3, [r4, #4]
 8008e1a:	bf04      	itt	eq
 8008e1c:	1809      	addeq	r1, r1, r0
 8008e1e:	6021      	streq	r1, [r4, #0]
 8008e20:	6054      	str	r4, [r2, #4]
 8008e22:	e7ca      	b.n	8008dba <_free_r+0x22>
 8008e24:	bd38      	pop	{r3, r4, r5, pc}
 8008e26:	bf00      	nop
 8008e28:	20000744 	.word	0x20000744

08008e2c <malloc>:
 8008e2c:	4b02      	ldr	r3, [pc, #8]	@ (8008e38 <malloc+0xc>)
 8008e2e:	4601      	mov	r1, r0
 8008e30:	6818      	ldr	r0, [r3, #0]
 8008e32:	f000 b825 	b.w	8008e80 <_malloc_r>
 8008e36:	bf00      	nop
 8008e38:	20000030 	.word	0x20000030

08008e3c <sbrk_aligned>:
 8008e3c:	b570      	push	{r4, r5, r6, lr}
 8008e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8008e7c <sbrk_aligned+0x40>)
 8008e40:	460c      	mov	r4, r1
 8008e42:	6831      	ldr	r1, [r6, #0]
 8008e44:	4605      	mov	r5, r0
 8008e46:	b911      	cbnz	r1, 8008e4e <sbrk_aligned+0x12>
 8008e48:	f000 fe46 	bl	8009ad8 <_sbrk_r>
 8008e4c:	6030      	str	r0, [r6, #0]
 8008e4e:	4621      	mov	r1, r4
 8008e50:	4628      	mov	r0, r5
 8008e52:	f000 fe41 	bl	8009ad8 <_sbrk_r>
 8008e56:	1c43      	adds	r3, r0, #1
 8008e58:	d103      	bne.n	8008e62 <sbrk_aligned+0x26>
 8008e5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008e5e:	4620      	mov	r0, r4
 8008e60:	bd70      	pop	{r4, r5, r6, pc}
 8008e62:	1cc4      	adds	r4, r0, #3
 8008e64:	f024 0403 	bic.w	r4, r4, #3
 8008e68:	42a0      	cmp	r0, r4
 8008e6a:	d0f8      	beq.n	8008e5e <sbrk_aligned+0x22>
 8008e6c:	1a21      	subs	r1, r4, r0
 8008e6e:	4628      	mov	r0, r5
 8008e70:	f000 fe32 	bl	8009ad8 <_sbrk_r>
 8008e74:	3001      	adds	r0, #1
 8008e76:	d1f2      	bne.n	8008e5e <sbrk_aligned+0x22>
 8008e78:	e7ef      	b.n	8008e5a <sbrk_aligned+0x1e>
 8008e7a:	bf00      	nop
 8008e7c:	20000740 	.word	0x20000740

08008e80 <_malloc_r>:
 8008e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e84:	1ccd      	adds	r5, r1, #3
 8008e86:	f025 0503 	bic.w	r5, r5, #3
 8008e8a:	3508      	adds	r5, #8
 8008e8c:	2d0c      	cmp	r5, #12
 8008e8e:	bf38      	it	cc
 8008e90:	250c      	movcc	r5, #12
 8008e92:	2d00      	cmp	r5, #0
 8008e94:	4606      	mov	r6, r0
 8008e96:	db01      	blt.n	8008e9c <_malloc_r+0x1c>
 8008e98:	42a9      	cmp	r1, r5
 8008e9a:	d904      	bls.n	8008ea6 <_malloc_r+0x26>
 8008e9c:	230c      	movs	r3, #12
 8008e9e:	6033      	str	r3, [r6, #0]
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f7c <_malloc_r+0xfc>
 8008eaa:	f000 f869 	bl	8008f80 <__malloc_lock>
 8008eae:	f8d8 3000 	ldr.w	r3, [r8]
 8008eb2:	461c      	mov	r4, r3
 8008eb4:	bb44      	cbnz	r4, 8008f08 <_malloc_r+0x88>
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f7ff ffbf 	bl	8008e3c <sbrk_aligned>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	d158      	bne.n	8008f76 <_malloc_r+0xf6>
 8008ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8008ec8:	4627      	mov	r7, r4
 8008eca:	2f00      	cmp	r7, #0
 8008ecc:	d143      	bne.n	8008f56 <_malloc_r+0xd6>
 8008ece:	2c00      	cmp	r4, #0
 8008ed0:	d04b      	beq.n	8008f6a <_malloc_r+0xea>
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	4639      	mov	r1, r7
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	eb04 0903 	add.w	r9, r4, r3
 8008edc:	f000 fdfc 	bl	8009ad8 <_sbrk_r>
 8008ee0:	4581      	cmp	r9, r0
 8008ee2:	d142      	bne.n	8008f6a <_malloc_r+0xea>
 8008ee4:	6821      	ldr	r1, [r4, #0]
 8008ee6:	1a6d      	subs	r5, r5, r1
 8008ee8:	4629      	mov	r1, r5
 8008eea:	4630      	mov	r0, r6
 8008eec:	f7ff ffa6 	bl	8008e3c <sbrk_aligned>
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	d03a      	beq.n	8008f6a <_malloc_r+0xea>
 8008ef4:	6823      	ldr	r3, [r4, #0]
 8008ef6:	442b      	add	r3, r5
 8008ef8:	6023      	str	r3, [r4, #0]
 8008efa:	f8d8 3000 	ldr.w	r3, [r8]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	bb62      	cbnz	r2, 8008f5c <_malloc_r+0xdc>
 8008f02:	f8c8 7000 	str.w	r7, [r8]
 8008f06:	e00f      	b.n	8008f28 <_malloc_r+0xa8>
 8008f08:	6822      	ldr	r2, [r4, #0]
 8008f0a:	1b52      	subs	r2, r2, r5
 8008f0c:	d420      	bmi.n	8008f50 <_malloc_r+0xd0>
 8008f0e:	2a0b      	cmp	r2, #11
 8008f10:	d917      	bls.n	8008f42 <_malloc_r+0xc2>
 8008f12:	1961      	adds	r1, r4, r5
 8008f14:	42a3      	cmp	r3, r4
 8008f16:	6025      	str	r5, [r4, #0]
 8008f18:	bf18      	it	ne
 8008f1a:	6059      	strne	r1, [r3, #4]
 8008f1c:	6863      	ldr	r3, [r4, #4]
 8008f1e:	bf08      	it	eq
 8008f20:	f8c8 1000 	streq.w	r1, [r8]
 8008f24:	5162      	str	r2, [r4, r5]
 8008f26:	604b      	str	r3, [r1, #4]
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f000 f82f 	bl	8008f8c <__malloc_unlock>
 8008f2e:	f104 000b 	add.w	r0, r4, #11
 8008f32:	1d23      	adds	r3, r4, #4
 8008f34:	f020 0007 	bic.w	r0, r0, #7
 8008f38:	1ac2      	subs	r2, r0, r3
 8008f3a:	bf1c      	itt	ne
 8008f3c:	1a1b      	subne	r3, r3, r0
 8008f3e:	50a3      	strne	r3, [r4, r2]
 8008f40:	e7af      	b.n	8008ea2 <_malloc_r+0x22>
 8008f42:	6862      	ldr	r2, [r4, #4]
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	bf0c      	ite	eq
 8008f48:	f8c8 2000 	streq.w	r2, [r8]
 8008f4c:	605a      	strne	r2, [r3, #4]
 8008f4e:	e7eb      	b.n	8008f28 <_malloc_r+0xa8>
 8008f50:	4623      	mov	r3, r4
 8008f52:	6864      	ldr	r4, [r4, #4]
 8008f54:	e7ae      	b.n	8008eb4 <_malloc_r+0x34>
 8008f56:	463c      	mov	r4, r7
 8008f58:	687f      	ldr	r7, [r7, #4]
 8008f5a:	e7b6      	b.n	8008eca <_malloc_r+0x4a>
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	d1fb      	bne.n	8008f5c <_malloc_r+0xdc>
 8008f64:	2300      	movs	r3, #0
 8008f66:	6053      	str	r3, [r2, #4]
 8008f68:	e7de      	b.n	8008f28 <_malloc_r+0xa8>
 8008f6a:	230c      	movs	r3, #12
 8008f6c:	6033      	str	r3, [r6, #0]
 8008f6e:	4630      	mov	r0, r6
 8008f70:	f000 f80c 	bl	8008f8c <__malloc_unlock>
 8008f74:	e794      	b.n	8008ea0 <_malloc_r+0x20>
 8008f76:	6005      	str	r5, [r0, #0]
 8008f78:	e7d6      	b.n	8008f28 <_malloc_r+0xa8>
 8008f7a:	bf00      	nop
 8008f7c:	20000744 	.word	0x20000744

08008f80 <__malloc_lock>:
 8008f80:	4801      	ldr	r0, [pc, #4]	@ (8008f88 <__malloc_lock+0x8>)
 8008f82:	f7ff b8ba 	b.w	80080fa <__retarget_lock_acquire_recursive>
 8008f86:	bf00      	nop
 8008f88:	2000073c 	.word	0x2000073c

08008f8c <__malloc_unlock>:
 8008f8c:	4801      	ldr	r0, [pc, #4]	@ (8008f94 <__malloc_unlock+0x8>)
 8008f8e:	f7ff b8b5 	b.w	80080fc <__retarget_lock_release_recursive>
 8008f92:	bf00      	nop
 8008f94:	2000073c 	.word	0x2000073c

08008f98 <_Balloc>:
 8008f98:	b570      	push	{r4, r5, r6, lr}
 8008f9a:	69c6      	ldr	r6, [r0, #28]
 8008f9c:	4604      	mov	r4, r0
 8008f9e:	460d      	mov	r5, r1
 8008fa0:	b976      	cbnz	r6, 8008fc0 <_Balloc+0x28>
 8008fa2:	2010      	movs	r0, #16
 8008fa4:	f7ff ff42 	bl	8008e2c <malloc>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	61e0      	str	r0, [r4, #28]
 8008fac:	b920      	cbnz	r0, 8008fb8 <_Balloc+0x20>
 8008fae:	4b18      	ldr	r3, [pc, #96]	@ (8009010 <_Balloc+0x78>)
 8008fb0:	4818      	ldr	r0, [pc, #96]	@ (8009014 <_Balloc+0x7c>)
 8008fb2:	216b      	movs	r1, #107	@ 0x6b
 8008fb4:	f000 fdae 	bl	8009b14 <__assert_func>
 8008fb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fbc:	6006      	str	r6, [r0, #0]
 8008fbe:	60c6      	str	r6, [r0, #12]
 8008fc0:	69e6      	ldr	r6, [r4, #28]
 8008fc2:	68f3      	ldr	r3, [r6, #12]
 8008fc4:	b183      	cbz	r3, 8008fe8 <_Balloc+0x50>
 8008fc6:	69e3      	ldr	r3, [r4, #28]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fce:	b9b8      	cbnz	r0, 8009000 <_Balloc+0x68>
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	fa01 f605 	lsl.w	r6, r1, r5
 8008fd6:	1d72      	adds	r2, r6, #5
 8008fd8:	0092      	lsls	r2, r2, #2
 8008fda:	4620      	mov	r0, r4
 8008fdc:	f000 fdb8 	bl	8009b50 <_calloc_r>
 8008fe0:	b160      	cbz	r0, 8008ffc <_Balloc+0x64>
 8008fe2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fe6:	e00e      	b.n	8009006 <_Balloc+0x6e>
 8008fe8:	2221      	movs	r2, #33	@ 0x21
 8008fea:	2104      	movs	r1, #4
 8008fec:	4620      	mov	r0, r4
 8008fee:	f000 fdaf 	bl	8009b50 <_calloc_r>
 8008ff2:	69e3      	ldr	r3, [r4, #28]
 8008ff4:	60f0      	str	r0, [r6, #12]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d1e4      	bne.n	8008fc6 <_Balloc+0x2e>
 8008ffc:	2000      	movs	r0, #0
 8008ffe:	bd70      	pop	{r4, r5, r6, pc}
 8009000:	6802      	ldr	r2, [r0, #0]
 8009002:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009006:	2300      	movs	r3, #0
 8009008:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800900c:	e7f7      	b.n	8008ffe <_Balloc+0x66>
 800900e:	bf00      	nop
 8009010:	0800a351 	.word	0x0800a351
 8009014:	0800a3d1 	.word	0x0800a3d1

08009018 <_Bfree>:
 8009018:	b570      	push	{r4, r5, r6, lr}
 800901a:	69c6      	ldr	r6, [r0, #28]
 800901c:	4605      	mov	r5, r0
 800901e:	460c      	mov	r4, r1
 8009020:	b976      	cbnz	r6, 8009040 <_Bfree+0x28>
 8009022:	2010      	movs	r0, #16
 8009024:	f7ff ff02 	bl	8008e2c <malloc>
 8009028:	4602      	mov	r2, r0
 800902a:	61e8      	str	r0, [r5, #28]
 800902c:	b920      	cbnz	r0, 8009038 <_Bfree+0x20>
 800902e:	4b09      	ldr	r3, [pc, #36]	@ (8009054 <_Bfree+0x3c>)
 8009030:	4809      	ldr	r0, [pc, #36]	@ (8009058 <_Bfree+0x40>)
 8009032:	218f      	movs	r1, #143	@ 0x8f
 8009034:	f000 fd6e 	bl	8009b14 <__assert_func>
 8009038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800903c:	6006      	str	r6, [r0, #0]
 800903e:	60c6      	str	r6, [r0, #12]
 8009040:	b13c      	cbz	r4, 8009052 <_Bfree+0x3a>
 8009042:	69eb      	ldr	r3, [r5, #28]
 8009044:	6862      	ldr	r2, [r4, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800904c:	6021      	str	r1, [r4, #0]
 800904e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009052:	bd70      	pop	{r4, r5, r6, pc}
 8009054:	0800a351 	.word	0x0800a351
 8009058:	0800a3d1 	.word	0x0800a3d1

0800905c <__multadd>:
 800905c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009060:	690d      	ldr	r5, [r1, #16]
 8009062:	4607      	mov	r7, r0
 8009064:	460c      	mov	r4, r1
 8009066:	461e      	mov	r6, r3
 8009068:	f101 0c14 	add.w	ip, r1, #20
 800906c:	2000      	movs	r0, #0
 800906e:	f8dc 3000 	ldr.w	r3, [ip]
 8009072:	b299      	uxth	r1, r3
 8009074:	fb02 6101 	mla	r1, r2, r1, r6
 8009078:	0c1e      	lsrs	r6, r3, #16
 800907a:	0c0b      	lsrs	r3, r1, #16
 800907c:	fb02 3306 	mla	r3, r2, r6, r3
 8009080:	b289      	uxth	r1, r1
 8009082:	3001      	adds	r0, #1
 8009084:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009088:	4285      	cmp	r5, r0
 800908a:	f84c 1b04 	str.w	r1, [ip], #4
 800908e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009092:	dcec      	bgt.n	800906e <__multadd+0x12>
 8009094:	b30e      	cbz	r6, 80090da <__multadd+0x7e>
 8009096:	68a3      	ldr	r3, [r4, #8]
 8009098:	42ab      	cmp	r3, r5
 800909a:	dc19      	bgt.n	80090d0 <__multadd+0x74>
 800909c:	6861      	ldr	r1, [r4, #4]
 800909e:	4638      	mov	r0, r7
 80090a0:	3101      	adds	r1, #1
 80090a2:	f7ff ff79 	bl	8008f98 <_Balloc>
 80090a6:	4680      	mov	r8, r0
 80090a8:	b928      	cbnz	r0, 80090b6 <__multadd+0x5a>
 80090aa:	4602      	mov	r2, r0
 80090ac:	4b0c      	ldr	r3, [pc, #48]	@ (80090e0 <__multadd+0x84>)
 80090ae:	480d      	ldr	r0, [pc, #52]	@ (80090e4 <__multadd+0x88>)
 80090b0:	21ba      	movs	r1, #186	@ 0xba
 80090b2:	f000 fd2f 	bl	8009b14 <__assert_func>
 80090b6:	6922      	ldr	r2, [r4, #16]
 80090b8:	3202      	adds	r2, #2
 80090ba:	f104 010c 	add.w	r1, r4, #12
 80090be:	0092      	lsls	r2, r2, #2
 80090c0:	300c      	adds	r0, #12
 80090c2:	f000 fd19 	bl	8009af8 <memcpy>
 80090c6:	4621      	mov	r1, r4
 80090c8:	4638      	mov	r0, r7
 80090ca:	f7ff ffa5 	bl	8009018 <_Bfree>
 80090ce:	4644      	mov	r4, r8
 80090d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090d4:	3501      	adds	r5, #1
 80090d6:	615e      	str	r6, [r3, #20]
 80090d8:	6125      	str	r5, [r4, #16]
 80090da:	4620      	mov	r0, r4
 80090dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e0:	0800a3c0 	.word	0x0800a3c0
 80090e4:	0800a3d1 	.word	0x0800a3d1

080090e8 <__hi0bits>:
 80090e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090ec:	4603      	mov	r3, r0
 80090ee:	bf36      	itet	cc
 80090f0:	0403      	lslcc	r3, r0, #16
 80090f2:	2000      	movcs	r0, #0
 80090f4:	2010      	movcc	r0, #16
 80090f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090fa:	bf3c      	itt	cc
 80090fc:	021b      	lslcc	r3, r3, #8
 80090fe:	3008      	addcc	r0, #8
 8009100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009104:	bf3c      	itt	cc
 8009106:	011b      	lslcc	r3, r3, #4
 8009108:	3004      	addcc	r0, #4
 800910a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800910e:	bf3c      	itt	cc
 8009110:	009b      	lslcc	r3, r3, #2
 8009112:	3002      	addcc	r0, #2
 8009114:	2b00      	cmp	r3, #0
 8009116:	db05      	blt.n	8009124 <__hi0bits+0x3c>
 8009118:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800911c:	f100 0001 	add.w	r0, r0, #1
 8009120:	bf08      	it	eq
 8009122:	2020      	moveq	r0, #32
 8009124:	4770      	bx	lr

08009126 <__lo0bits>:
 8009126:	6803      	ldr	r3, [r0, #0]
 8009128:	4602      	mov	r2, r0
 800912a:	f013 0007 	ands.w	r0, r3, #7
 800912e:	d00b      	beq.n	8009148 <__lo0bits+0x22>
 8009130:	07d9      	lsls	r1, r3, #31
 8009132:	d421      	bmi.n	8009178 <__lo0bits+0x52>
 8009134:	0798      	lsls	r0, r3, #30
 8009136:	bf49      	itett	mi
 8009138:	085b      	lsrmi	r3, r3, #1
 800913a:	089b      	lsrpl	r3, r3, #2
 800913c:	2001      	movmi	r0, #1
 800913e:	6013      	strmi	r3, [r2, #0]
 8009140:	bf5c      	itt	pl
 8009142:	6013      	strpl	r3, [r2, #0]
 8009144:	2002      	movpl	r0, #2
 8009146:	4770      	bx	lr
 8009148:	b299      	uxth	r1, r3
 800914a:	b909      	cbnz	r1, 8009150 <__lo0bits+0x2a>
 800914c:	0c1b      	lsrs	r3, r3, #16
 800914e:	2010      	movs	r0, #16
 8009150:	b2d9      	uxtb	r1, r3
 8009152:	b909      	cbnz	r1, 8009158 <__lo0bits+0x32>
 8009154:	3008      	adds	r0, #8
 8009156:	0a1b      	lsrs	r3, r3, #8
 8009158:	0719      	lsls	r1, r3, #28
 800915a:	bf04      	itt	eq
 800915c:	091b      	lsreq	r3, r3, #4
 800915e:	3004      	addeq	r0, #4
 8009160:	0799      	lsls	r1, r3, #30
 8009162:	bf04      	itt	eq
 8009164:	089b      	lsreq	r3, r3, #2
 8009166:	3002      	addeq	r0, #2
 8009168:	07d9      	lsls	r1, r3, #31
 800916a:	d403      	bmi.n	8009174 <__lo0bits+0x4e>
 800916c:	085b      	lsrs	r3, r3, #1
 800916e:	f100 0001 	add.w	r0, r0, #1
 8009172:	d003      	beq.n	800917c <__lo0bits+0x56>
 8009174:	6013      	str	r3, [r2, #0]
 8009176:	4770      	bx	lr
 8009178:	2000      	movs	r0, #0
 800917a:	4770      	bx	lr
 800917c:	2020      	movs	r0, #32
 800917e:	4770      	bx	lr

08009180 <__i2b>:
 8009180:	b510      	push	{r4, lr}
 8009182:	460c      	mov	r4, r1
 8009184:	2101      	movs	r1, #1
 8009186:	f7ff ff07 	bl	8008f98 <_Balloc>
 800918a:	4602      	mov	r2, r0
 800918c:	b928      	cbnz	r0, 800919a <__i2b+0x1a>
 800918e:	4b05      	ldr	r3, [pc, #20]	@ (80091a4 <__i2b+0x24>)
 8009190:	4805      	ldr	r0, [pc, #20]	@ (80091a8 <__i2b+0x28>)
 8009192:	f240 1145 	movw	r1, #325	@ 0x145
 8009196:	f000 fcbd 	bl	8009b14 <__assert_func>
 800919a:	2301      	movs	r3, #1
 800919c:	6144      	str	r4, [r0, #20]
 800919e:	6103      	str	r3, [r0, #16]
 80091a0:	bd10      	pop	{r4, pc}
 80091a2:	bf00      	nop
 80091a4:	0800a3c0 	.word	0x0800a3c0
 80091a8:	0800a3d1 	.word	0x0800a3d1

080091ac <__multiply>:
 80091ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b0:	4614      	mov	r4, r2
 80091b2:	690a      	ldr	r2, [r1, #16]
 80091b4:	6923      	ldr	r3, [r4, #16]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	bfa8      	it	ge
 80091ba:	4623      	movge	r3, r4
 80091bc:	460f      	mov	r7, r1
 80091be:	bfa4      	itt	ge
 80091c0:	460c      	movge	r4, r1
 80091c2:	461f      	movge	r7, r3
 80091c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80091c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80091cc:	68a3      	ldr	r3, [r4, #8]
 80091ce:	6861      	ldr	r1, [r4, #4]
 80091d0:	eb0a 0609 	add.w	r6, sl, r9
 80091d4:	42b3      	cmp	r3, r6
 80091d6:	b085      	sub	sp, #20
 80091d8:	bfb8      	it	lt
 80091da:	3101      	addlt	r1, #1
 80091dc:	f7ff fedc 	bl	8008f98 <_Balloc>
 80091e0:	b930      	cbnz	r0, 80091f0 <__multiply+0x44>
 80091e2:	4602      	mov	r2, r0
 80091e4:	4b44      	ldr	r3, [pc, #272]	@ (80092f8 <__multiply+0x14c>)
 80091e6:	4845      	ldr	r0, [pc, #276]	@ (80092fc <__multiply+0x150>)
 80091e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091ec:	f000 fc92 	bl	8009b14 <__assert_func>
 80091f0:	f100 0514 	add.w	r5, r0, #20
 80091f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091f8:	462b      	mov	r3, r5
 80091fa:	2200      	movs	r2, #0
 80091fc:	4543      	cmp	r3, r8
 80091fe:	d321      	bcc.n	8009244 <__multiply+0x98>
 8009200:	f107 0114 	add.w	r1, r7, #20
 8009204:	f104 0214 	add.w	r2, r4, #20
 8009208:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800920c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009210:	9302      	str	r3, [sp, #8]
 8009212:	1b13      	subs	r3, r2, r4
 8009214:	3b15      	subs	r3, #21
 8009216:	f023 0303 	bic.w	r3, r3, #3
 800921a:	3304      	adds	r3, #4
 800921c:	f104 0715 	add.w	r7, r4, #21
 8009220:	42ba      	cmp	r2, r7
 8009222:	bf38      	it	cc
 8009224:	2304      	movcc	r3, #4
 8009226:	9301      	str	r3, [sp, #4]
 8009228:	9b02      	ldr	r3, [sp, #8]
 800922a:	9103      	str	r1, [sp, #12]
 800922c:	428b      	cmp	r3, r1
 800922e:	d80c      	bhi.n	800924a <__multiply+0x9e>
 8009230:	2e00      	cmp	r6, #0
 8009232:	dd03      	ble.n	800923c <__multiply+0x90>
 8009234:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009238:	2b00      	cmp	r3, #0
 800923a:	d05b      	beq.n	80092f4 <__multiply+0x148>
 800923c:	6106      	str	r6, [r0, #16]
 800923e:	b005      	add	sp, #20
 8009240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009244:	f843 2b04 	str.w	r2, [r3], #4
 8009248:	e7d8      	b.n	80091fc <__multiply+0x50>
 800924a:	f8b1 a000 	ldrh.w	sl, [r1]
 800924e:	f1ba 0f00 	cmp.w	sl, #0
 8009252:	d024      	beq.n	800929e <__multiply+0xf2>
 8009254:	f104 0e14 	add.w	lr, r4, #20
 8009258:	46a9      	mov	r9, r5
 800925a:	f04f 0c00 	mov.w	ip, #0
 800925e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009262:	f8d9 3000 	ldr.w	r3, [r9]
 8009266:	fa1f fb87 	uxth.w	fp, r7
 800926a:	b29b      	uxth	r3, r3
 800926c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009270:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009274:	f8d9 7000 	ldr.w	r7, [r9]
 8009278:	4463      	add	r3, ip
 800927a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800927e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009282:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009286:	b29b      	uxth	r3, r3
 8009288:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800928c:	4572      	cmp	r2, lr
 800928e:	f849 3b04 	str.w	r3, [r9], #4
 8009292:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009296:	d8e2      	bhi.n	800925e <__multiply+0xb2>
 8009298:	9b01      	ldr	r3, [sp, #4]
 800929a:	f845 c003 	str.w	ip, [r5, r3]
 800929e:	9b03      	ldr	r3, [sp, #12]
 80092a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092a4:	3104      	adds	r1, #4
 80092a6:	f1b9 0f00 	cmp.w	r9, #0
 80092aa:	d021      	beq.n	80092f0 <__multiply+0x144>
 80092ac:	682b      	ldr	r3, [r5, #0]
 80092ae:	f104 0c14 	add.w	ip, r4, #20
 80092b2:	46ae      	mov	lr, r5
 80092b4:	f04f 0a00 	mov.w	sl, #0
 80092b8:	f8bc b000 	ldrh.w	fp, [ip]
 80092bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80092c0:	fb09 770b 	mla	r7, r9, fp, r7
 80092c4:	4457      	add	r7, sl
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092cc:	f84e 3b04 	str.w	r3, [lr], #4
 80092d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092d8:	f8be 3000 	ldrh.w	r3, [lr]
 80092dc:	fb09 330a 	mla	r3, r9, sl, r3
 80092e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80092e4:	4562      	cmp	r2, ip
 80092e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092ea:	d8e5      	bhi.n	80092b8 <__multiply+0x10c>
 80092ec:	9f01      	ldr	r7, [sp, #4]
 80092ee:	51eb      	str	r3, [r5, r7]
 80092f0:	3504      	adds	r5, #4
 80092f2:	e799      	b.n	8009228 <__multiply+0x7c>
 80092f4:	3e01      	subs	r6, #1
 80092f6:	e79b      	b.n	8009230 <__multiply+0x84>
 80092f8:	0800a3c0 	.word	0x0800a3c0
 80092fc:	0800a3d1 	.word	0x0800a3d1

08009300 <__pow5mult>:
 8009300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009304:	4615      	mov	r5, r2
 8009306:	f012 0203 	ands.w	r2, r2, #3
 800930a:	4607      	mov	r7, r0
 800930c:	460e      	mov	r6, r1
 800930e:	d007      	beq.n	8009320 <__pow5mult+0x20>
 8009310:	4c25      	ldr	r4, [pc, #148]	@ (80093a8 <__pow5mult+0xa8>)
 8009312:	3a01      	subs	r2, #1
 8009314:	2300      	movs	r3, #0
 8009316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800931a:	f7ff fe9f 	bl	800905c <__multadd>
 800931e:	4606      	mov	r6, r0
 8009320:	10ad      	asrs	r5, r5, #2
 8009322:	d03d      	beq.n	80093a0 <__pow5mult+0xa0>
 8009324:	69fc      	ldr	r4, [r7, #28]
 8009326:	b97c      	cbnz	r4, 8009348 <__pow5mult+0x48>
 8009328:	2010      	movs	r0, #16
 800932a:	f7ff fd7f 	bl	8008e2c <malloc>
 800932e:	4602      	mov	r2, r0
 8009330:	61f8      	str	r0, [r7, #28]
 8009332:	b928      	cbnz	r0, 8009340 <__pow5mult+0x40>
 8009334:	4b1d      	ldr	r3, [pc, #116]	@ (80093ac <__pow5mult+0xac>)
 8009336:	481e      	ldr	r0, [pc, #120]	@ (80093b0 <__pow5mult+0xb0>)
 8009338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800933c:	f000 fbea 	bl	8009b14 <__assert_func>
 8009340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009344:	6004      	str	r4, [r0, #0]
 8009346:	60c4      	str	r4, [r0, #12]
 8009348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800934c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009350:	b94c      	cbnz	r4, 8009366 <__pow5mult+0x66>
 8009352:	f240 2171 	movw	r1, #625	@ 0x271
 8009356:	4638      	mov	r0, r7
 8009358:	f7ff ff12 	bl	8009180 <__i2b>
 800935c:	2300      	movs	r3, #0
 800935e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009362:	4604      	mov	r4, r0
 8009364:	6003      	str	r3, [r0, #0]
 8009366:	f04f 0900 	mov.w	r9, #0
 800936a:	07eb      	lsls	r3, r5, #31
 800936c:	d50a      	bpl.n	8009384 <__pow5mult+0x84>
 800936e:	4631      	mov	r1, r6
 8009370:	4622      	mov	r2, r4
 8009372:	4638      	mov	r0, r7
 8009374:	f7ff ff1a 	bl	80091ac <__multiply>
 8009378:	4631      	mov	r1, r6
 800937a:	4680      	mov	r8, r0
 800937c:	4638      	mov	r0, r7
 800937e:	f7ff fe4b 	bl	8009018 <_Bfree>
 8009382:	4646      	mov	r6, r8
 8009384:	106d      	asrs	r5, r5, #1
 8009386:	d00b      	beq.n	80093a0 <__pow5mult+0xa0>
 8009388:	6820      	ldr	r0, [r4, #0]
 800938a:	b938      	cbnz	r0, 800939c <__pow5mult+0x9c>
 800938c:	4622      	mov	r2, r4
 800938e:	4621      	mov	r1, r4
 8009390:	4638      	mov	r0, r7
 8009392:	f7ff ff0b 	bl	80091ac <__multiply>
 8009396:	6020      	str	r0, [r4, #0]
 8009398:	f8c0 9000 	str.w	r9, [r0]
 800939c:	4604      	mov	r4, r0
 800939e:	e7e4      	b.n	800936a <__pow5mult+0x6a>
 80093a0:	4630      	mov	r0, r6
 80093a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093a6:	bf00      	nop
 80093a8:	0800a42c 	.word	0x0800a42c
 80093ac:	0800a351 	.word	0x0800a351
 80093b0:	0800a3d1 	.word	0x0800a3d1

080093b4 <__lshift>:
 80093b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093b8:	460c      	mov	r4, r1
 80093ba:	6849      	ldr	r1, [r1, #4]
 80093bc:	6923      	ldr	r3, [r4, #16]
 80093be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093c2:	68a3      	ldr	r3, [r4, #8]
 80093c4:	4607      	mov	r7, r0
 80093c6:	4691      	mov	r9, r2
 80093c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093cc:	f108 0601 	add.w	r6, r8, #1
 80093d0:	42b3      	cmp	r3, r6
 80093d2:	db0b      	blt.n	80093ec <__lshift+0x38>
 80093d4:	4638      	mov	r0, r7
 80093d6:	f7ff fddf 	bl	8008f98 <_Balloc>
 80093da:	4605      	mov	r5, r0
 80093dc:	b948      	cbnz	r0, 80093f2 <__lshift+0x3e>
 80093de:	4602      	mov	r2, r0
 80093e0:	4b28      	ldr	r3, [pc, #160]	@ (8009484 <__lshift+0xd0>)
 80093e2:	4829      	ldr	r0, [pc, #164]	@ (8009488 <__lshift+0xd4>)
 80093e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093e8:	f000 fb94 	bl	8009b14 <__assert_func>
 80093ec:	3101      	adds	r1, #1
 80093ee:	005b      	lsls	r3, r3, #1
 80093f0:	e7ee      	b.n	80093d0 <__lshift+0x1c>
 80093f2:	2300      	movs	r3, #0
 80093f4:	f100 0114 	add.w	r1, r0, #20
 80093f8:	f100 0210 	add.w	r2, r0, #16
 80093fc:	4618      	mov	r0, r3
 80093fe:	4553      	cmp	r3, sl
 8009400:	db33      	blt.n	800946a <__lshift+0xb6>
 8009402:	6920      	ldr	r0, [r4, #16]
 8009404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009408:	f104 0314 	add.w	r3, r4, #20
 800940c:	f019 091f 	ands.w	r9, r9, #31
 8009410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009418:	d02b      	beq.n	8009472 <__lshift+0xbe>
 800941a:	f1c9 0e20 	rsb	lr, r9, #32
 800941e:	468a      	mov	sl, r1
 8009420:	2200      	movs	r2, #0
 8009422:	6818      	ldr	r0, [r3, #0]
 8009424:	fa00 f009 	lsl.w	r0, r0, r9
 8009428:	4310      	orrs	r0, r2
 800942a:	f84a 0b04 	str.w	r0, [sl], #4
 800942e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009432:	459c      	cmp	ip, r3
 8009434:	fa22 f20e 	lsr.w	r2, r2, lr
 8009438:	d8f3      	bhi.n	8009422 <__lshift+0x6e>
 800943a:	ebac 0304 	sub.w	r3, ip, r4
 800943e:	3b15      	subs	r3, #21
 8009440:	f023 0303 	bic.w	r3, r3, #3
 8009444:	3304      	adds	r3, #4
 8009446:	f104 0015 	add.w	r0, r4, #21
 800944a:	4584      	cmp	ip, r0
 800944c:	bf38      	it	cc
 800944e:	2304      	movcc	r3, #4
 8009450:	50ca      	str	r2, [r1, r3]
 8009452:	b10a      	cbz	r2, 8009458 <__lshift+0xa4>
 8009454:	f108 0602 	add.w	r6, r8, #2
 8009458:	3e01      	subs	r6, #1
 800945a:	4638      	mov	r0, r7
 800945c:	612e      	str	r6, [r5, #16]
 800945e:	4621      	mov	r1, r4
 8009460:	f7ff fdda 	bl	8009018 <_Bfree>
 8009464:	4628      	mov	r0, r5
 8009466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800946a:	f842 0f04 	str.w	r0, [r2, #4]!
 800946e:	3301      	adds	r3, #1
 8009470:	e7c5      	b.n	80093fe <__lshift+0x4a>
 8009472:	3904      	subs	r1, #4
 8009474:	f853 2b04 	ldr.w	r2, [r3], #4
 8009478:	f841 2f04 	str.w	r2, [r1, #4]!
 800947c:	459c      	cmp	ip, r3
 800947e:	d8f9      	bhi.n	8009474 <__lshift+0xc0>
 8009480:	e7ea      	b.n	8009458 <__lshift+0xa4>
 8009482:	bf00      	nop
 8009484:	0800a3c0 	.word	0x0800a3c0
 8009488:	0800a3d1 	.word	0x0800a3d1

0800948c <__mcmp>:
 800948c:	690a      	ldr	r2, [r1, #16]
 800948e:	4603      	mov	r3, r0
 8009490:	6900      	ldr	r0, [r0, #16]
 8009492:	1a80      	subs	r0, r0, r2
 8009494:	b530      	push	{r4, r5, lr}
 8009496:	d10e      	bne.n	80094b6 <__mcmp+0x2a>
 8009498:	3314      	adds	r3, #20
 800949a:	3114      	adds	r1, #20
 800949c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094ac:	4295      	cmp	r5, r2
 80094ae:	d003      	beq.n	80094b8 <__mcmp+0x2c>
 80094b0:	d205      	bcs.n	80094be <__mcmp+0x32>
 80094b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094b6:	bd30      	pop	{r4, r5, pc}
 80094b8:	42a3      	cmp	r3, r4
 80094ba:	d3f3      	bcc.n	80094a4 <__mcmp+0x18>
 80094bc:	e7fb      	b.n	80094b6 <__mcmp+0x2a>
 80094be:	2001      	movs	r0, #1
 80094c0:	e7f9      	b.n	80094b6 <__mcmp+0x2a>
	...

080094c4 <__mdiff>:
 80094c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c8:	4689      	mov	r9, r1
 80094ca:	4606      	mov	r6, r0
 80094cc:	4611      	mov	r1, r2
 80094ce:	4648      	mov	r0, r9
 80094d0:	4614      	mov	r4, r2
 80094d2:	f7ff ffdb 	bl	800948c <__mcmp>
 80094d6:	1e05      	subs	r5, r0, #0
 80094d8:	d112      	bne.n	8009500 <__mdiff+0x3c>
 80094da:	4629      	mov	r1, r5
 80094dc:	4630      	mov	r0, r6
 80094de:	f7ff fd5b 	bl	8008f98 <_Balloc>
 80094e2:	4602      	mov	r2, r0
 80094e4:	b928      	cbnz	r0, 80094f2 <__mdiff+0x2e>
 80094e6:	4b3f      	ldr	r3, [pc, #252]	@ (80095e4 <__mdiff+0x120>)
 80094e8:	f240 2137 	movw	r1, #567	@ 0x237
 80094ec:	483e      	ldr	r0, [pc, #248]	@ (80095e8 <__mdiff+0x124>)
 80094ee:	f000 fb11 	bl	8009b14 <__assert_func>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094f8:	4610      	mov	r0, r2
 80094fa:	b003      	add	sp, #12
 80094fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009500:	bfbc      	itt	lt
 8009502:	464b      	movlt	r3, r9
 8009504:	46a1      	movlt	r9, r4
 8009506:	4630      	mov	r0, r6
 8009508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800950c:	bfba      	itte	lt
 800950e:	461c      	movlt	r4, r3
 8009510:	2501      	movlt	r5, #1
 8009512:	2500      	movge	r5, #0
 8009514:	f7ff fd40 	bl	8008f98 <_Balloc>
 8009518:	4602      	mov	r2, r0
 800951a:	b918      	cbnz	r0, 8009524 <__mdiff+0x60>
 800951c:	4b31      	ldr	r3, [pc, #196]	@ (80095e4 <__mdiff+0x120>)
 800951e:	f240 2145 	movw	r1, #581	@ 0x245
 8009522:	e7e3      	b.n	80094ec <__mdiff+0x28>
 8009524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009528:	6926      	ldr	r6, [r4, #16]
 800952a:	60c5      	str	r5, [r0, #12]
 800952c:	f109 0310 	add.w	r3, r9, #16
 8009530:	f109 0514 	add.w	r5, r9, #20
 8009534:	f104 0e14 	add.w	lr, r4, #20
 8009538:	f100 0b14 	add.w	fp, r0, #20
 800953c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	46d9      	mov	r9, fp
 8009548:	f04f 0c00 	mov.w	ip, #0
 800954c:	9b01      	ldr	r3, [sp, #4]
 800954e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009552:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009556:	9301      	str	r3, [sp, #4]
 8009558:	fa1f f38a 	uxth.w	r3, sl
 800955c:	4619      	mov	r1, r3
 800955e:	b283      	uxth	r3, r0
 8009560:	1acb      	subs	r3, r1, r3
 8009562:	0c00      	lsrs	r0, r0, #16
 8009564:	4463      	add	r3, ip
 8009566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800956a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800956e:	b29b      	uxth	r3, r3
 8009570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009574:	4576      	cmp	r6, lr
 8009576:	f849 3b04 	str.w	r3, [r9], #4
 800957a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800957e:	d8e5      	bhi.n	800954c <__mdiff+0x88>
 8009580:	1b33      	subs	r3, r6, r4
 8009582:	3b15      	subs	r3, #21
 8009584:	f023 0303 	bic.w	r3, r3, #3
 8009588:	3415      	adds	r4, #21
 800958a:	3304      	adds	r3, #4
 800958c:	42a6      	cmp	r6, r4
 800958e:	bf38      	it	cc
 8009590:	2304      	movcc	r3, #4
 8009592:	441d      	add	r5, r3
 8009594:	445b      	add	r3, fp
 8009596:	461e      	mov	r6, r3
 8009598:	462c      	mov	r4, r5
 800959a:	4544      	cmp	r4, r8
 800959c:	d30e      	bcc.n	80095bc <__mdiff+0xf8>
 800959e:	f108 0103 	add.w	r1, r8, #3
 80095a2:	1b49      	subs	r1, r1, r5
 80095a4:	f021 0103 	bic.w	r1, r1, #3
 80095a8:	3d03      	subs	r5, #3
 80095aa:	45a8      	cmp	r8, r5
 80095ac:	bf38      	it	cc
 80095ae:	2100      	movcc	r1, #0
 80095b0:	440b      	add	r3, r1
 80095b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095b6:	b191      	cbz	r1, 80095de <__mdiff+0x11a>
 80095b8:	6117      	str	r7, [r2, #16]
 80095ba:	e79d      	b.n	80094f8 <__mdiff+0x34>
 80095bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80095c0:	46e6      	mov	lr, ip
 80095c2:	0c08      	lsrs	r0, r1, #16
 80095c4:	fa1c fc81 	uxtah	ip, ip, r1
 80095c8:	4471      	add	r1, lr
 80095ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095ce:	b289      	uxth	r1, r1
 80095d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095d4:	f846 1b04 	str.w	r1, [r6], #4
 80095d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095dc:	e7dd      	b.n	800959a <__mdiff+0xd6>
 80095de:	3f01      	subs	r7, #1
 80095e0:	e7e7      	b.n	80095b2 <__mdiff+0xee>
 80095e2:	bf00      	nop
 80095e4:	0800a3c0 	.word	0x0800a3c0
 80095e8:	0800a3d1 	.word	0x0800a3d1

080095ec <__d2b>:
 80095ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095f0:	460f      	mov	r7, r1
 80095f2:	2101      	movs	r1, #1
 80095f4:	ec59 8b10 	vmov	r8, r9, d0
 80095f8:	4616      	mov	r6, r2
 80095fa:	f7ff fccd 	bl	8008f98 <_Balloc>
 80095fe:	4604      	mov	r4, r0
 8009600:	b930      	cbnz	r0, 8009610 <__d2b+0x24>
 8009602:	4602      	mov	r2, r0
 8009604:	4b23      	ldr	r3, [pc, #140]	@ (8009694 <__d2b+0xa8>)
 8009606:	4824      	ldr	r0, [pc, #144]	@ (8009698 <__d2b+0xac>)
 8009608:	f240 310f 	movw	r1, #783	@ 0x30f
 800960c:	f000 fa82 	bl	8009b14 <__assert_func>
 8009610:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009614:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009618:	b10d      	cbz	r5, 800961e <__d2b+0x32>
 800961a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800961e:	9301      	str	r3, [sp, #4]
 8009620:	f1b8 0300 	subs.w	r3, r8, #0
 8009624:	d023      	beq.n	800966e <__d2b+0x82>
 8009626:	4668      	mov	r0, sp
 8009628:	9300      	str	r3, [sp, #0]
 800962a:	f7ff fd7c 	bl	8009126 <__lo0bits>
 800962e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009632:	b1d0      	cbz	r0, 800966a <__d2b+0x7e>
 8009634:	f1c0 0320 	rsb	r3, r0, #32
 8009638:	fa02 f303 	lsl.w	r3, r2, r3
 800963c:	430b      	orrs	r3, r1
 800963e:	40c2      	lsrs	r2, r0
 8009640:	6163      	str	r3, [r4, #20]
 8009642:	9201      	str	r2, [sp, #4]
 8009644:	9b01      	ldr	r3, [sp, #4]
 8009646:	61a3      	str	r3, [r4, #24]
 8009648:	2b00      	cmp	r3, #0
 800964a:	bf0c      	ite	eq
 800964c:	2201      	moveq	r2, #1
 800964e:	2202      	movne	r2, #2
 8009650:	6122      	str	r2, [r4, #16]
 8009652:	b1a5      	cbz	r5, 800967e <__d2b+0x92>
 8009654:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009658:	4405      	add	r5, r0
 800965a:	603d      	str	r5, [r7, #0]
 800965c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009660:	6030      	str	r0, [r6, #0]
 8009662:	4620      	mov	r0, r4
 8009664:	b003      	add	sp, #12
 8009666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800966a:	6161      	str	r1, [r4, #20]
 800966c:	e7ea      	b.n	8009644 <__d2b+0x58>
 800966e:	a801      	add	r0, sp, #4
 8009670:	f7ff fd59 	bl	8009126 <__lo0bits>
 8009674:	9b01      	ldr	r3, [sp, #4]
 8009676:	6163      	str	r3, [r4, #20]
 8009678:	3020      	adds	r0, #32
 800967a:	2201      	movs	r2, #1
 800967c:	e7e8      	b.n	8009650 <__d2b+0x64>
 800967e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009682:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009686:	6038      	str	r0, [r7, #0]
 8009688:	6918      	ldr	r0, [r3, #16]
 800968a:	f7ff fd2d 	bl	80090e8 <__hi0bits>
 800968e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009692:	e7e5      	b.n	8009660 <__d2b+0x74>
 8009694:	0800a3c0 	.word	0x0800a3c0
 8009698:	0800a3d1 	.word	0x0800a3d1

0800969c <__ssputs_r>:
 800969c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a0:	688e      	ldr	r6, [r1, #8]
 80096a2:	461f      	mov	r7, r3
 80096a4:	42be      	cmp	r6, r7
 80096a6:	680b      	ldr	r3, [r1, #0]
 80096a8:	4682      	mov	sl, r0
 80096aa:	460c      	mov	r4, r1
 80096ac:	4690      	mov	r8, r2
 80096ae:	d82d      	bhi.n	800970c <__ssputs_r+0x70>
 80096b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096b8:	d026      	beq.n	8009708 <__ssputs_r+0x6c>
 80096ba:	6965      	ldr	r5, [r4, #20]
 80096bc:	6909      	ldr	r1, [r1, #16]
 80096be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096c2:	eba3 0901 	sub.w	r9, r3, r1
 80096c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096ca:	1c7b      	adds	r3, r7, #1
 80096cc:	444b      	add	r3, r9
 80096ce:	106d      	asrs	r5, r5, #1
 80096d0:	429d      	cmp	r5, r3
 80096d2:	bf38      	it	cc
 80096d4:	461d      	movcc	r5, r3
 80096d6:	0553      	lsls	r3, r2, #21
 80096d8:	d527      	bpl.n	800972a <__ssputs_r+0x8e>
 80096da:	4629      	mov	r1, r5
 80096dc:	f7ff fbd0 	bl	8008e80 <_malloc_r>
 80096e0:	4606      	mov	r6, r0
 80096e2:	b360      	cbz	r0, 800973e <__ssputs_r+0xa2>
 80096e4:	6921      	ldr	r1, [r4, #16]
 80096e6:	464a      	mov	r2, r9
 80096e8:	f000 fa06 	bl	8009af8 <memcpy>
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096f6:	81a3      	strh	r3, [r4, #12]
 80096f8:	6126      	str	r6, [r4, #16]
 80096fa:	6165      	str	r5, [r4, #20]
 80096fc:	444e      	add	r6, r9
 80096fe:	eba5 0509 	sub.w	r5, r5, r9
 8009702:	6026      	str	r6, [r4, #0]
 8009704:	60a5      	str	r5, [r4, #8]
 8009706:	463e      	mov	r6, r7
 8009708:	42be      	cmp	r6, r7
 800970a:	d900      	bls.n	800970e <__ssputs_r+0x72>
 800970c:	463e      	mov	r6, r7
 800970e:	6820      	ldr	r0, [r4, #0]
 8009710:	4632      	mov	r2, r6
 8009712:	4641      	mov	r1, r8
 8009714:	f000 f9c6 	bl	8009aa4 <memmove>
 8009718:	68a3      	ldr	r3, [r4, #8]
 800971a:	1b9b      	subs	r3, r3, r6
 800971c:	60a3      	str	r3, [r4, #8]
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	4433      	add	r3, r6
 8009722:	6023      	str	r3, [r4, #0]
 8009724:	2000      	movs	r0, #0
 8009726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972a:	462a      	mov	r2, r5
 800972c:	f000 fa36 	bl	8009b9c <_realloc_r>
 8009730:	4606      	mov	r6, r0
 8009732:	2800      	cmp	r0, #0
 8009734:	d1e0      	bne.n	80096f8 <__ssputs_r+0x5c>
 8009736:	6921      	ldr	r1, [r4, #16]
 8009738:	4650      	mov	r0, sl
 800973a:	f7ff fb2d 	bl	8008d98 <_free_r>
 800973e:	230c      	movs	r3, #12
 8009740:	f8ca 3000 	str.w	r3, [sl]
 8009744:	89a3      	ldrh	r3, [r4, #12]
 8009746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800974a:	81a3      	strh	r3, [r4, #12]
 800974c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009750:	e7e9      	b.n	8009726 <__ssputs_r+0x8a>
	...

08009754 <_svfiprintf_r>:
 8009754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009758:	4698      	mov	r8, r3
 800975a:	898b      	ldrh	r3, [r1, #12]
 800975c:	061b      	lsls	r3, r3, #24
 800975e:	b09d      	sub	sp, #116	@ 0x74
 8009760:	4607      	mov	r7, r0
 8009762:	460d      	mov	r5, r1
 8009764:	4614      	mov	r4, r2
 8009766:	d510      	bpl.n	800978a <_svfiprintf_r+0x36>
 8009768:	690b      	ldr	r3, [r1, #16]
 800976a:	b973      	cbnz	r3, 800978a <_svfiprintf_r+0x36>
 800976c:	2140      	movs	r1, #64	@ 0x40
 800976e:	f7ff fb87 	bl	8008e80 <_malloc_r>
 8009772:	6028      	str	r0, [r5, #0]
 8009774:	6128      	str	r0, [r5, #16]
 8009776:	b930      	cbnz	r0, 8009786 <_svfiprintf_r+0x32>
 8009778:	230c      	movs	r3, #12
 800977a:	603b      	str	r3, [r7, #0]
 800977c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009780:	b01d      	add	sp, #116	@ 0x74
 8009782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009786:	2340      	movs	r3, #64	@ 0x40
 8009788:	616b      	str	r3, [r5, #20]
 800978a:	2300      	movs	r3, #0
 800978c:	9309      	str	r3, [sp, #36]	@ 0x24
 800978e:	2320      	movs	r3, #32
 8009790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009794:	f8cd 800c 	str.w	r8, [sp, #12]
 8009798:	2330      	movs	r3, #48	@ 0x30
 800979a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009938 <_svfiprintf_r+0x1e4>
 800979e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097a2:	f04f 0901 	mov.w	r9, #1
 80097a6:	4623      	mov	r3, r4
 80097a8:	469a      	mov	sl, r3
 80097aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097ae:	b10a      	cbz	r2, 80097b4 <_svfiprintf_r+0x60>
 80097b0:	2a25      	cmp	r2, #37	@ 0x25
 80097b2:	d1f9      	bne.n	80097a8 <_svfiprintf_r+0x54>
 80097b4:	ebba 0b04 	subs.w	fp, sl, r4
 80097b8:	d00b      	beq.n	80097d2 <_svfiprintf_r+0x7e>
 80097ba:	465b      	mov	r3, fp
 80097bc:	4622      	mov	r2, r4
 80097be:	4629      	mov	r1, r5
 80097c0:	4638      	mov	r0, r7
 80097c2:	f7ff ff6b 	bl	800969c <__ssputs_r>
 80097c6:	3001      	adds	r0, #1
 80097c8:	f000 80a7 	beq.w	800991a <_svfiprintf_r+0x1c6>
 80097cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ce:	445a      	add	r2, fp
 80097d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80097d2:	f89a 3000 	ldrb.w	r3, [sl]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	f000 809f 	beq.w	800991a <_svfiprintf_r+0x1c6>
 80097dc:	2300      	movs	r3, #0
 80097de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097e6:	f10a 0a01 	add.w	sl, sl, #1
 80097ea:	9304      	str	r3, [sp, #16]
 80097ec:	9307      	str	r3, [sp, #28]
 80097ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80097f4:	4654      	mov	r4, sl
 80097f6:	2205      	movs	r2, #5
 80097f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097fc:	484e      	ldr	r0, [pc, #312]	@ (8009938 <_svfiprintf_r+0x1e4>)
 80097fe:	f7f6 fd0f 	bl	8000220 <memchr>
 8009802:	9a04      	ldr	r2, [sp, #16]
 8009804:	b9d8      	cbnz	r0, 800983e <_svfiprintf_r+0xea>
 8009806:	06d0      	lsls	r0, r2, #27
 8009808:	bf44      	itt	mi
 800980a:	2320      	movmi	r3, #32
 800980c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009810:	0711      	lsls	r1, r2, #28
 8009812:	bf44      	itt	mi
 8009814:	232b      	movmi	r3, #43	@ 0x2b
 8009816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800981a:	f89a 3000 	ldrb.w	r3, [sl]
 800981e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009820:	d015      	beq.n	800984e <_svfiprintf_r+0xfa>
 8009822:	9a07      	ldr	r2, [sp, #28]
 8009824:	4654      	mov	r4, sl
 8009826:	2000      	movs	r0, #0
 8009828:	f04f 0c0a 	mov.w	ip, #10
 800982c:	4621      	mov	r1, r4
 800982e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009832:	3b30      	subs	r3, #48	@ 0x30
 8009834:	2b09      	cmp	r3, #9
 8009836:	d94b      	bls.n	80098d0 <_svfiprintf_r+0x17c>
 8009838:	b1b0      	cbz	r0, 8009868 <_svfiprintf_r+0x114>
 800983a:	9207      	str	r2, [sp, #28]
 800983c:	e014      	b.n	8009868 <_svfiprintf_r+0x114>
 800983e:	eba0 0308 	sub.w	r3, r0, r8
 8009842:	fa09 f303 	lsl.w	r3, r9, r3
 8009846:	4313      	orrs	r3, r2
 8009848:	9304      	str	r3, [sp, #16]
 800984a:	46a2      	mov	sl, r4
 800984c:	e7d2      	b.n	80097f4 <_svfiprintf_r+0xa0>
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	1d19      	adds	r1, r3, #4
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	9103      	str	r1, [sp, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	bfbb      	ittet	lt
 800985a:	425b      	neglt	r3, r3
 800985c:	f042 0202 	orrlt.w	r2, r2, #2
 8009860:	9307      	strge	r3, [sp, #28]
 8009862:	9307      	strlt	r3, [sp, #28]
 8009864:	bfb8      	it	lt
 8009866:	9204      	strlt	r2, [sp, #16]
 8009868:	7823      	ldrb	r3, [r4, #0]
 800986a:	2b2e      	cmp	r3, #46	@ 0x2e
 800986c:	d10a      	bne.n	8009884 <_svfiprintf_r+0x130>
 800986e:	7863      	ldrb	r3, [r4, #1]
 8009870:	2b2a      	cmp	r3, #42	@ 0x2a
 8009872:	d132      	bne.n	80098da <_svfiprintf_r+0x186>
 8009874:	9b03      	ldr	r3, [sp, #12]
 8009876:	1d1a      	adds	r2, r3, #4
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	9203      	str	r2, [sp, #12]
 800987c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009880:	3402      	adds	r4, #2
 8009882:	9305      	str	r3, [sp, #20]
 8009884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009948 <_svfiprintf_r+0x1f4>
 8009888:	7821      	ldrb	r1, [r4, #0]
 800988a:	2203      	movs	r2, #3
 800988c:	4650      	mov	r0, sl
 800988e:	f7f6 fcc7 	bl	8000220 <memchr>
 8009892:	b138      	cbz	r0, 80098a4 <_svfiprintf_r+0x150>
 8009894:	9b04      	ldr	r3, [sp, #16]
 8009896:	eba0 000a 	sub.w	r0, r0, sl
 800989a:	2240      	movs	r2, #64	@ 0x40
 800989c:	4082      	lsls	r2, r0
 800989e:	4313      	orrs	r3, r2
 80098a0:	3401      	adds	r4, #1
 80098a2:	9304      	str	r3, [sp, #16]
 80098a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098a8:	4824      	ldr	r0, [pc, #144]	@ (800993c <_svfiprintf_r+0x1e8>)
 80098aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098ae:	2206      	movs	r2, #6
 80098b0:	f7f6 fcb6 	bl	8000220 <memchr>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d036      	beq.n	8009926 <_svfiprintf_r+0x1d2>
 80098b8:	4b21      	ldr	r3, [pc, #132]	@ (8009940 <_svfiprintf_r+0x1ec>)
 80098ba:	bb1b      	cbnz	r3, 8009904 <_svfiprintf_r+0x1b0>
 80098bc:	9b03      	ldr	r3, [sp, #12]
 80098be:	3307      	adds	r3, #7
 80098c0:	f023 0307 	bic.w	r3, r3, #7
 80098c4:	3308      	adds	r3, #8
 80098c6:	9303      	str	r3, [sp, #12]
 80098c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ca:	4433      	add	r3, r6
 80098cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ce:	e76a      	b.n	80097a6 <_svfiprintf_r+0x52>
 80098d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80098d4:	460c      	mov	r4, r1
 80098d6:	2001      	movs	r0, #1
 80098d8:	e7a8      	b.n	800982c <_svfiprintf_r+0xd8>
 80098da:	2300      	movs	r3, #0
 80098dc:	3401      	adds	r4, #1
 80098de:	9305      	str	r3, [sp, #20]
 80098e0:	4619      	mov	r1, r3
 80098e2:	f04f 0c0a 	mov.w	ip, #10
 80098e6:	4620      	mov	r0, r4
 80098e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098ec:	3a30      	subs	r2, #48	@ 0x30
 80098ee:	2a09      	cmp	r2, #9
 80098f0:	d903      	bls.n	80098fa <_svfiprintf_r+0x1a6>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d0c6      	beq.n	8009884 <_svfiprintf_r+0x130>
 80098f6:	9105      	str	r1, [sp, #20]
 80098f8:	e7c4      	b.n	8009884 <_svfiprintf_r+0x130>
 80098fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80098fe:	4604      	mov	r4, r0
 8009900:	2301      	movs	r3, #1
 8009902:	e7f0      	b.n	80098e6 <_svfiprintf_r+0x192>
 8009904:	ab03      	add	r3, sp, #12
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	462a      	mov	r2, r5
 800990a:	4b0e      	ldr	r3, [pc, #56]	@ (8009944 <_svfiprintf_r+0x1f0>)
 800990c:	a904      	add	r1, sp, #16
 800990e:	4638      	mov	r0, r7
 8009910:	f7fd fe84 	bl	800761c <_printf_float>
 8009914:	1c42      	adds	r2, r0, #1
 8009916:	4606      	mov	r6, r0
 8009918:	d1d6      	bne.n	80098c8 <_svfiprintf_r+0x174>
 800991a:	89ab      	ldrh	r3, [r5, #12]
 800991c:	065b      	lsls	r3, r3, #25
 800991e:	f53f af2d 	bmi.w	800977c <_svfiprintf_r+0x28>
 8009922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009924:	e72c      	b.n	8009780 <_svfiprintf_r+0x2c>
 8009926:	ab03      	add	r3, sp, #12
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	462a      	mov	r2, r5
 800992c:	4b05      	ldr	r3, [pc, #20]	@ (8009944 <_svfiprintf_r+0x1f0>)
 800992e:	a904      	add	r1, sp, #16
 8009930:	4638      	mov	r0, r7
 8009932:	f7fe f90b 	bl	8007b4c <_printf_i>
 8009936:	e7ed      	b.n	8009914 <_svfiprintf_r+0x1c0>
 8009938:	0800a528 	.word	0x0800a528
 800993c:	0800a532 	.word	0x0800a532
 8009940:	0800761d 	.word	0x0800761d
 8009944:	0800969d 	.word	0x0800969d
 8009948:	0800a52e 	.word	0x0800a52e

0800994c <__sflush_r>:
 800994c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009954:	0716      	lsls	r6, r2, #28
 8009956:	4605      	mov	r5, r0
 8009958:	460c      	mov	r4, r1
 800995a:	d454      	bmi.n	8009a06 <__sflush_r+0xba>
 800995c:	684b      	ldr	r3, [r1, #4]
 800995e:	2b00      	cmp	r3, #0
 8009960:	dc02      	bgt.n	8009968 <__sflush_r+0x1c>
 8009962:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009964:	2b00      	cmp	r3, #0
 8009966:	dd48      	ble.n	80099fa <__sflush_r+0xae>
 8009968:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800996a:	2e00      	cmp	r6, #0
 800996c:	d045      	beq.n	80099fa <__sflush_r+0xae>
 800996e:	2300      	movs	r3, #0
 8009970:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009974:	682f      	ldr	r7, [r5, #0]
 8009976:	6a21      	ldr	r1, [r4, #32]
 8009978:	602b      	str	r3, [r5, #0]
 800997a:	d030      	beq.n	80099de <__sflush_r+0x92>
 800997c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800997e:	89a3      	ldrh	r3, [r4, #12]
 8009980:	0759      	lsls	r1, r3, #29
 8009982:	d505      	bpl.n	8009990 <__sflush_r+0x44>
 8009984:	6863      	ldr	r3, [r4, #4]
 8009986:	1ad2      	subs	r2, r2, r3
 8009988:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800998a:	b10b      	cbz	r3, 8009990 <__sflush_r+0x44>
 800998c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800998e:	1ad2      	subs	r2, r2, r3
 8009990:	2300      	movs	r3, #0
 8009992:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009994:	6a21      	ldr	r1, [r4, #32]
 8009996:	4628      	mov	r0, r5
 8009998:	47b0      	blx	r6
 800999a:	1c43      	adds	r3, r0, #1
 800999c:	89a3      	ldrh	r3, [r4, #12]
 800999e:	d106      	bne.n	80099ae <__sflush_r+0x62>
 80099a0:	6829      	ldr	r1, [r5, #0]
 80099a2:	291d      	cmp	r1, #29
 80099a4:	d82b      	bhi.n	80099fe <__sflush_r+0xb2>
 80099a6:	4a2a      	ldr	r2, [pc, #168]	@ (8009a50 <__sflush_r+0x104>)
 80099a8:	410a      	asrs	r2, r1
 80099aa:	07d6      	lsls	r6, r2, #31
 80099ac:	d427      	bmi.n	80099fe <__sflush_r+0xb2>
 80099ae:	2200      	movs	r2, #0
 80099b0:	6062      	str	r2, [r4, #4]
 80099b2:	04d9      	lsls	r1, r3, #19
 80099b4:	6922      	ldr	r2, [r4, #16]
 80099b6:	6022      	str	r2, [r4, #0]
 80099b8:	d504      	bpl.n	80099c4 <__sflush_r+0x78>
 80099ba:	1c42      	adds	r2, r0, #1
 80099bc:	d101      	bne.n	80099c2 <__sflush_r+0x76>
 80099be:	682b      	ldr	r3, [r5, #0]
 80099c0:	b903      	cbnz	r3, 80099c4 <__sflush_r+0x78>
 80099c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80099c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099c6:	602f      	str	r7, [r5, #0]
 80099c8:	b1b9      	cbz	r1, 80099fa <__sflush_r+0xae>
 80099ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099ce:	4299      	cmp	r1, r3
 80099d0:	d002      	beq.n	80099d8 <__sflush_r+0x8c>
 80099d2:	4628      	mov	r0, r5
 80099d4:	f7ff f9e0 	bl	8008d98 <_free_r>
 80099d8:	2300      	movs	r3, #0
 80099da:	6363      	str	r3, [r4, #52]	@ 0x34
 80099dc:	e00d      	b.n	80099fa <__sflush_r+0xae>
 80099de:	2301      	movs	r3, #1
 80099e0:	4628      	mov	r0, r5
 80099e2:	47b0      	blx	r6
 80099e4:	4602      	mov	r2, r0
 80099e6:	1c50      	adds	r0, r2, #1
 80099e8:	d1c9      	bne.n	800997e <__sflush_r+0x32>
 80099ea:	682b      	ldr	r3, [r5, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d0c6      	beq.n	800997e <__sflush_r+0x32>
 80099f0:	2b1d      	cmp	r3, #29
 80099f2:	d001      	beq.n	80099f8 <__sflush_r+0xac>
 80099f4:	2b16      	cmp	r3, #22
 80099f6:	d11e      	bne.n	8009a36 <__sflush_r+0xea>
 80099f8:	602f      	str	r7, [r5, #0]
 80099fa:	2000      	movs	r0, #0
 80099fc:	e022      	b.n	8009a44 <__sflush_r+0xf8>
 80099fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a02:	b21b      	sxth	r3, r3
 8009a04:	e01b      	b.n	8009a3e <__sflush_r+0xf2>
 8009a06:	690f      	ldr	r7, [r1, #16]
 8009a08:	2f00      	cmp	r7, #0
 8009a0a:	d0f6      	beq.n	80099fa <__sflush_r+0xae>
 8009a0c:	0793      	lsls	r3, r2, #30
 8009a0e:	680e      	ldr	r6, [r1, #0]
 8009a10:	bf08      	it	eq
 8009a12:	694b      	ldreq	r3, [r1, #20]
 8009a14:	600f      	str	r7, [r1, #0]
 8009a16:	bf18      	it	ne
 8009a18:	2300      	movne	r3, #0
 8009a1a:	eba6 0807 	sub.w	r8, r6, r7
 8009a1e:	608b      	str	r3, [r1, #8]
 8009a20:	f1b8 0f00 	cmp.w	r8, #0
 8009a24:	dde9      	ble.n	80099fa <__sflush_r+0xae>
 8009a26:	6a21      	ldr	r1, [r4, #32]
 8009a28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a2a:	4643      	mov	r3, r8
 8009a2c:	463a      	mov	r2, r7
 8009a2e:	4628      	mov	r0, r5
 8009a30:	47b0      	blx	r6
 8009a32:	2800      	cmp	r0, #0
 8009a34:	dc08      	bgt.n	8009a48 <__sflush_r+0xfc>
 8009a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a3e:	81a3      	strh	r3, [r4, #12]
 8009a40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a48:	4407      	add	r7, r0
 8009a4a:	eba8 0800 	sub.w	r8, r8, r0
 8009a4e:	e7e7      	b.n	8009a20 <__sflush_r+0xd4>
 8009a50:	dfbffffe 	.word	0xdfbffffe

08009a54 <_fflush_r>:
 8009a54:	b538      	push	{r3, r4, r5, lr}
 8009a56:	690b      	ldr	r3, [r1, #16]
 8009a58:	4605      	mov	r5, r0
 8009a5a:	460c      	mov	r4, r1
 8009a5c:	b913      	cbnz	r3, 8009a64 <_fflush_r+0x10>
 8009a5e:	2500      	movs	r5, #0
 8009a60:	4628      	mov	r0, r5
 8009a62:	bd38      	pop	{r3, r4, r5, pc}
 8009a64:	b118      	cbz	r0, 8009a6e <_fflush_r+0x1a>
 8009a66:	6a03      	ldr	r3, [r0, #32]
 8009a68:	b90b      	cbnz	r3, 8009a6e <_fflush_r+0x1a>
 8009a6a:	f7fe fa1b 	bl	8007ea4 <__sinit>
 8009a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d0f3      	beq.n	8009a5e <_fflush_r+0xa>
 8009a76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a78:	07d0      	lsls	r0, r2, #31
 8009a7a:	d404      	bmi.n	8009a86 <_fflush_r+0x32>
 8009a7c:	0599      	lsls	r1, r3, #22
 8009a7e:	d402      	bmi.n	8009a86 <_fflush_r+0x32>
 8009a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a82:	f7fe fb3a 	bl	80080fa <__retarget_lock_acquire_recursive>
 8009a86:	4628      	mov	r0, r5
 8009a88:	4621      	mov	r1, r4
 8009a8a:	f7ff ff5f 	bl	800994c <__sflush_r>
 8009a8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a90:	07da      	lsls	r2, r3, #31
 8009a92:	4605      	mov	r5, r0
 8009a94:	d4e4      	bmi.n	8009a60 <_fflush_r+0xc>
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	059b      	lsls	r3, r3, #22
 8009a9a:	d4e1      	bmi.n	8009a60 <_fflush_r+0xc>
 8009a9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a9e:	f7fe fb2d 	bl	80080fc <__retarget_lock_release_recursive>
 8009aa2:	e7dd      	b.n	8009a60 <_fflush_r+0xc>

08009aa4 <memmove>:
 8009aa4:	4288      	cmp	r0, r1
 8009aa6:	b510      	push	{r4, lr}
 8009aa8:	eb01 0402 	add.w	r4, r1, r2
 8009aac:	d902      	bls.n	8009ab4 <memmove+0x10>
 8009aae:	4284      	cmp	r4, r0
 8009ab0:	4623      	mov	r3, r4
 8009ab2:	d807      	bhi.n	8009ac4 <memmove+0x20>
 8009ab4:	1e43      	subs	r3, r0, #1
 8009ab6:	42a1      	cmp	r1, r4
 8009ab8:	d008      	beq.n	8009acc <memmove+0x28>
 8009aba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009abe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ac2:	e7f8      	b.n	8009ab6 <memmove+0x12>
 8009ac4:	4402      	add	r2, r0
 8009ac6:	4601      	mov	r1, r0
 8009ac8:	428a      	cmp	r2, r1
 8009aca:	d100      	bne.n	8009ace <memmove+0x2a>
 8009acc:	bd10      	pop	{r4, pc}
 8009ace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ad6:	e7f7      	b.n	8009ac8 <memmove+0x24>

08009ad8 <_sbrk_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d06      	ldr	r5, [pc, #24]	@ (8009af4 <_sbrk_r+0x1c>)
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f9 f94a 	bl	8002d7c <_sbrk>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_sbrk_r+0x1a>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_sbrk_r+0x1a>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	20000738 	.word	0x20000738

08009af8 <memcpy>:
 8009af8:	440a      	add	r2, r1
 8009afa:	4291      	cmp	r1, r2
 8009afc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009b00:	d100      	bne.n	8009b04 <memcpy+0xc>
 8009b02:	4770      	bx	lr
 8009b04:	b510      	push	{r4, lr}
 8009b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b0e:	4291      	cmp	r1, r2
 8009b10:	d1f9      	bne.n	8009b06 <memcpy+0xe>
 8009b12:	bd10      	pop	{r4, pc}

08009b14 <__assert_func>:
 8009b14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b16:	4614      	mov	r4, r2
 8009b18:	461a      	mov	r2, r3
 8009b1a:	4b09      	ldr	r3, [pc, #36]	@ (8009b40 <__assert_func+0x2c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4605      	mov	r5, r0
 8009b20:	68d8      	ldr	r0, [r3, #12]
 8009b22:	b954      	cbnz	r4, 8009b3a <__assert_func+0x26>
 8009b24:	4b07      	ldr	r3, [pc, #28]	@ (8009b44 <__assert_func+0x30>)
 8009b26:	461c      	mov	r4, r3
 8009b28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b2c:	9100      	str	r1, [sp, #0]
 8009b2e:	462b      	mov	r3, r5
 8009b30:	4905      	ldr	r1, [pc, #20]	@ (8009b48 <__assert_func+0x34>)
 8009b32:	f000 f86f 	bl	8009c14 <fiprintf>
 8009b36:	f000 f87f 	bl	8009c38 <abort>
 8009b3a:	4b04      	ldr	r3, [pc, #16]	@ (8009b4c <__assert_func+0x38>)
 8009b3c:	e7f4      	b.n	8009b28 <__assert_func+0x14>
 8009b3e:	bf00      	nop
 8009b40:	20000030 	.word	0x20000030
 8009b44:	0800a57e 	.word	0x0800a57e
 8009b48:	0800a550 	.word	0x0800a550
 8009b4c:	0800a543 	.word	0x0800a543

08009b50 <_calloc_r>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	fba1 5402 	umull	r5, r4, r1, r2
 8009b56:	b93c      	cbnz	r4, 8009b68 <_calloc_r+0x18>
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7ff f991 	bl	8008e80 <_malloc_r>
 8009b5e:	4606      	mov	r6, r0
 8009b60:	b928      	cbnz	r0, 8009b6e <_calloc_r+0x1e>
 8009b62:	2600      	movs	r6, #0
 8009b64:	4630      	mov	r0, r6
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	220c      	movs	r2, #12
 8009b6a:	6002      	str	r2, [r0, #0]
 8009b6c:	e7f9      	b.n	8009b62 <_calloc_r+0x12>
 8009b6e:	462a      	mov	r2, r5
 8009b70:	4621      	mov	r1, r4
 8009b72:	f7fe fa44 	bl	8007ffe <memset>
 8009b76:	e7f5      	b.n	8009b64 <_calloc_r+0x14>

08009b78 <__ascii_mbtowc>:
 8009b78:	b082      	sub	sp, #8
 8009b7a:	b901      	cbnz	r1, 8009b7e <__ascii_mbtowc+0x6>
 8009b7c:	a901      	add	r1, sp, #4
 8009b7e:	b142      	cbz	r2, 8009b92 <__ascii_mbtowc+0x1a>
 8009b80:	b14b      	cbz	r3, 8009b96 <__ascii_mbtowc+0x1e>
 8009b82:	7813      	ldrb	r3, [r2, #0]
 8009b84:	600b      	str	r3, [r1, #0]
 8009b86:	7812      	ldrb	r2, [r2, #0]
 8009b88:	1e10      	subs	r0, r2, #0
 8009b8a:	bf18      	it	ne
 8009b8c:	2001      	movne	r0, #1
 8009b8e:	b002      	add	sp, #8
 8009b90:	4770      	bx	lr
 8009b92:	4610      	mov	r0, r2
 8009b94:	e7fb      	b.n	8009b8e <__ascii_mbtowc+0x16>
 8009b96:	f06f 0001 	mvn.w	r0, #1
 8009b9a:	e7f8      	b.n	8009b8e <__ascii_mbtowc+0x16>

08009b9c <_realloc_r>:
 8009b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba0:	4680      	mov	r8, r0
 8009ba2:	4615      	mov	r5, r2
 8009ba4:	460c      	mov	r4, r1
 8009ba6:	b921      	cbnz	r1, 8009bb2 <_realloc_r+0x16>
 8009ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bac:	4611      	mov	r1, r2
 8009bae:	f7ff b967 	b.w	8008e80 <_malloc_r>
 8009bb2:	b92a      	cbnz	r2, 8009bc0 <_realloc_r+0x24>
 8009bb4:	f7ff f8f0 	bl	8008d98 <_free_r>
 8009bb8:	2400      	movs	r4, #0
 8009bba:	4620      	mov	r0, r4
 8009bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc0:	f000 f841 	bl	8009c46 <_malloc_usable_size_r>
 8009bc4:	4285      	cmp	r5, r0
 8009bc6:	4606      	mov	r6, r0
 8009bc8:	d802      	bhi.n	8009bd0 <_realloc_r+0x34>
 8009bca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009bce:	d8f4      	bhi.n	8009bba <_realloc_r+0x1e>
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	4640      	mov	r0, r8
 8009bd4:	f7ff f954 	bl	8008e80 <_malloc_r>
 8009bd8:	4607      	mov	r7, r0
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	d0ec      	beq.n	8009bb8 <_realloc_r+0x1c>
 8009bde:	42b5      	cmp	r5, r6
 8009be0:	462a      	mov	r2, r5
 8009be2:	4621      	mov	r1, r4
 8009be4:	bf28      	it	cs
 8009be6:	4632      	movcs	r2, r6
 8009be8:	f7ff ff86 	bl	8009af8 <memcpy>
 8009bec:	4621      	mov	r1, r4
 8009bee:	4640      	mov	r0, r8
 8009bf0:	f7ff f8d2 	bl	8008d98 <_free_r>
 8009bf4:	463c      	mov	r4, r7
 8009bf6:	e7e0      	b.n	8009bba <_realloc_r+0x1e>

08009bf8 <__ascii_wctomb>:
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	4608      	mov	r0, r1
 8009bfc:	b141      	cbz	r1, 8009c10 <__ascii_wctomb+0x18>
 8009bfe:	2aff      	cmp	r2, #255	@ 0xff
 8009c00:	d904      	bls.n	8009c0c <__ascii_wctomb+0x14>
 8009c02:	228a      	movs	r2, #138	@ 0x8a
 8009c04:	601a      	str	r2, [r3, #0]
 8009c06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c0a:	4770      	bx	lr
 8009c0c:	700a      	strb	r2, [r1, #0]
 8009c0e:	2001      	movs	r0, #1
 8009c10:	4770      	bx	lr
	...

08009c14 <fiprintf>:
 8009c14:	b40e      	push	{r1, r2, r3}
 8009c16:	b503      	push	{r0, r1, lr}
 8009c18:	4601      	mov	r1, r0
 8009c1a:	ab03      	add	r3, sp, #12
 8009c1c:	4805      	ldr	r0, [pc, #20]	@ (8009c34 <fiprintf+0x20>)
 8009c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c22:	6800      	ldr	r0, [r0, #0]
 8009c24:	9301      	str	r3, [sp, #4]
 8009c26:	f000 f83f 	bl	8009ca8 <_vfiprintf_r>
 8009c2a:	b002      	add	sp, #8
 8009c2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c30:	b003      	add	sp, #12
 8009c32:	4770      	bx	lr
 8009c34:	20000030 	.word	0x20000030

08009c38 <abort>:
 8009c38:	b508      	push	{r3, lr}
 8009c3a:	2006      	movs	r0, #6
 8009c3c:	f000 fa08 	bl	800a050 <raise>
 8009c40:	2001      	movs	r0, #1
 8009c42:	f7f9 f822 	bl	8002c8a <_exit>

08009c46 <_malloc_usable_size_r>:
 8009c46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c4a:	1f18      	subs	r0, r3, #4
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bfbc      	itt	lt
 8009c50:	580b      	ldrlt	r3, [r1, r0]
 8009c52:	18c0      	addlt	r0, r0, r3
 8009c54:	4770      	bx	lr

08009c56 <__sfputc_r>:
 8009c56:	6893      	ldr	r3, [r2, #8]
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	b410      	push	{r4}
 8009c5e:	6093      	str	r3, [r2, #8]
 8009c60:	da08      	bge.n	8009c74 <__sfputc_r+0x1e>
 8009c62:	6994      	ldr	r4, [r2, #24]
 8009c64:	42a3      	cmp	r3, r4
 8009c66:	db01      	blt.n	8009c6c <__sfputc_r+0x16>
 8009c68:	290a      	cmp	r1, #10
 8009c6a:	d103      	bne.n	8009c74 <__sfputc_r+0x1e>
 8009c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c70:	f000 b932 	b.w	8009ed8 <__swbuf_r>
 8009c74:	6813      	ldr	r3, [r2, #0]
 8009c76:	1c58      	adds	r0, r3, #1
 8009c78:	6010      	str	r0, [r2, #0]
 8009c7a:	7019      	strb	r1, [r3, #0]
 8009c7c:	4608      	mov	r0, r1
 8009c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <__sfputs_r>:
 8009c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c86:	4606      	mov	r6, r0
 8009c88:	460f      	mov	r7, r1
 8009c8a:	4614      	mov	r4, r2
 8009c8c:	18d5      	adds	r5, r2, r3
 8009c8e:	42ac      	cmp	r4, r5
 8009c90:	d101      	bne.n	8009c96 <__sfputs_r+0x12>
 8009c92:	2000      	movs	r0, #0
 8009c94:	e007      	b.n	8009ca6 <__sfputs_r+0x22>
 8009c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c9a:	463a      	mov	r2, r7
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	f7ff ffda 	bl	8009c56 <__sfputc_r>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	d1f3      	bne.n	8009c8e <__sfputs_r+0xa>
 8009ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ca8 <_vfiprintf_r>:
 8009ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cac:	460d      	mov	r5, r1
 8009cae:	b09d      	sub	sp, #116	@ 0x74
 8009cb0:	4614      	mov	r4, r2
 8009cb2:	4698      	mov	r8, r3
 8009cb4:	4606      	mov	r6, r0
 8009cb6:	b118      	cbz	r0, 8009cc0 <_vfiprintf_r+0x18>
 8009cb8:	6a03      	ldr	r3, [r0, #32]
 8009cba:	b90b      	cbnz	r3, 8009cc0 <_vfiprintf_r+0x18>
 8009cbc:	f7fe f8f2 	bl	8007ea4 <__sinit>
 8009cc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cc2:	07d9      	lsls	r1, r3, #31
 8009cc4:	d405      	bmi.n	8009cd2 <_vfiprintf_r+0x2a>
 8009cc6:	89ab      	ldrh	r3, [r5, #12]
 8009cc8:	059a      	lsls	r2, r3, #22
 8009cca:	d402      	bmi.n	8009cd2 <_vfiprintf_r+0x2a>
 8009ccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cce:	f7fe fa14 	bl	80080fa <__retarget_lock_acquire_recursive>
 8009cd2:	89ab      	ldrh	r3, [r5, #12]
 8009cd4:	071b      	lsls	r3, r3, #28
 8009cd6:	d501      	bpl.n	8009cdc <_vfiprintf_r+0x34>
 8009cd8:	692b      	ldr	r3, [r5, #16]
 8009cda:	b99b      	cbnz	r3, 8009d04 <_vfiprintf_r+0x5c>
 8009cdc:	4629      	mov	r1, r5
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f000 f938 	bl	8009f54 <__swsetup_r>
 8009ce4:	b170      	cbz	r0, 8009d04 <_vfiprintf_r+0x5c>
 8009ce6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ce8:	07dc      	lsls	r4, r3, #31
 8009cea:	d504      	bpl.n	8009cf6 <_vfiprintf_r+0x4e>
 8009cec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cf0:	b01d      	add	sp, #116	@ 0x74
 8009cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	0598      	lsls	r0, r3, #22
 8009cfa:	d4f7      	bmi.n	8009cec <_vfiprintf_r+0x44>
 8009cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cfe:	f7fe f9fd 	bl	80080fc <__retarget_lock_release_recursive>
 8009d02:	e7f3      	b.n	8009cec <_vfiprintf_r+0x44>
 8009d04:	2300      	movs	r3, #0
 8009d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d08:	2320      	movs	r3, #32
 8009d0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d12:	2330      	movs	r3, #48	@ 0x30
 8009d14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ec4 <_vfiprintf_r+0x21c>
 8009d18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d1c:	f04f 0901 	mov.w	r9, #1
 8009d20:	4623      	mov	r3, r4
 8009d22:	469a      	mov	sl, r3
 8009d24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d28:	b10a      	cbz	r2, 8009d2e <_vfiprintf_r+0x86>
 8009d2a:	2a25      	cmp	r2, #37	@ 0x25
 8009d2c:	d1f9      	bne.n	8009d22 <_vfiprintf_r+0x7a>
 8009d2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d32:	d00b      	beq.n	8009d4c <_vfiprintf_r+0xa4>
 8009d34:	465b      	mov	r3, fp
 8009d36:	4622      	mov	r2, r4
 8009d38:	4629      	mov	r1, r5
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ffa2 	bl	8009c84 <__sfputs_r>
 8009d40:	3001      	adds	r0, #1
 8009d42:	f000 80a7 	beq.w	8009e94 <_vfiprintf_r+0x1ec>
 8009d46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d48:	445a      	add	r2, fp
 8009d4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 809f 	beq.w	8009e94 <_vfiprintf_r+0x1ec>
 8009d56:	2300      	movs	r3, #0
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d60:	f10a 0a01 	add.w	sl, sl, #1
 8009d64:	9304      	str	r3, [sp, #16]
 8009d66:	9307      	str	r3, [sp, #28]
 8009d68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d6e:	4654      	mov	r4, sl
 8009d70:	2205      	movs	r2, #5
 8009d72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d76:	4853      	ldr	r0, [pc, #332]	@ (8009ec4 <_vfiprintf_r+0x21c>)
 8009d78:	f7f6 fa52 	bl	8000220 <memchr>
 8009d7c:	9a04      	ldr	r2, [sp, #16]
 8009d7e:	b9d8      	cbnz	r0, 8009db8 <_vfiprintf_r+0x110>
 8009d80:	06d1      	lsls	r1, r2, #27
 8009d82:	bf44      	itt	mi
 8009d84:	2320      	movmi	r3, #32
 8009d86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d8a:	0713      	lsls	r3, r2, #28
 8009d8c:	bf44      	itt	mi
 8009d8e:	232b      	movmi	r3, #43	@ 0x2b
 8009d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d94:	f89a 3000 	ldrb.w	r3, [sl]
 8009d98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d9a:	d015      	beq.n	8009dc8 <_vfiprintf_r+0x120>
 8009d9c:	9a07      	ldr	r2, [sp, #28]
 8009d9e:	4654      	mov	r4, sl
 8009da0:	2000      	movs	r0, #0
 8009da2:	f04f 0c0a 	mov.w	ip, #10
 8009da6:	4621      	mov	r1, r4
 8009da8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dac:	3b30      	subs	r3, #48	@ 0x30
 8009dae:	2b09      	cmp	r3, #9
 8009db0:	d94b      	bls.n	8009e4a <_vfiprintf_r+0x1a2>
 8009db2:	b1b0      	cbz	r0, 8009de2 <_vfiprintf_r+0x13a>
 8009db4:	9207      	str	r2, [sp, #28]
 8009db6:	e014      	b.n	8009de2 <_vfiprintf_r+0x13a>
 8009db8:	eba0 0308 	sub.w	r3, r0, r8
 8009dbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	9304      	str	r3, [sp, #16]
 8009dc4:	46a2      	mov	sl, r4
 8009dc6:	e7d2      	b.n	8009d6e <_vfiprintf_r+0xc6>
 8009dc8:	9b03      	ldr	r3, [sp, #12]
 8009dca:	1d19      	adds	r1, r3, #4
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	9103      	str	r1, [sp, #12]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	bfbb      	ittet	lt
 8009dd4:	425b      	neglt	r3, r3
 8009dd6:	f042 0202 	orrlt.w	r2, r2, #2
 8009dda:	9307      	strge	r3, [sp, #28]
 8009ddc:	9307      	strlt	r3, [sp, #28]
 8009dde:	bfb8      	it	lt
 8009de0:	9204      	strlt	r2, [sp, #16]
 8009de2:	7823      	ldrb	r3, [r4, #0]
 8009de4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009de6:	d10a      	bne.n	8009dfe <_vfiprintf_r+0x156>
 8009de8:	7863      	ldrb	r3, [r4, #1]
 8009dea:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dec:	d132      	bne.n	8009e54 <_vfiprintf_r+0x1ac>
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	1d1a      	adds	r2, r3, #4
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	9203      	str	r2, [sp, #12]
 8009df6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dfa:	3402      	adds	r4, #2
 8009dfc:	9305      	str	r3, [sp, #20]
 8009dfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ed4 <_vfiprintf_r+0x22c>
 8009e02:	7821      	ldrb	r1, [r4, #0]
 8009e04:	2203      	movs	r2, #3
 8009e06:	4650      	mov	r0, sl
 8009e08:	f7f6 fa0a 	bl	8000220 <memchr>
 8009e0c:	b138      	cbz	r0, 8009e1e <_vfiprintf_r+0x176>
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	eba0 000a 	sub.w	r0, r0, sl
 8009e14:	2240      	movs	r2, #64	@ 0x40
 8009e16:	4082      	lsls	r2, r0
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	3401      	adds	r4, #1
 8009e1c:	9304      	str	r3, [sp, #16]
 8009e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e22:	4829      	ldr	r0, [pc, #164]	@ (8009ec8 <_vfiprintf_r+0x220>)
 8009e24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e28:	2206      	movs	r2, #6
 8009e2a:	f7f6 f9f9 	bl	8000220 <memchr>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	d03f      	beq.n	8009eb2 <_vfiprintf_r+0x20a>
 8009e32:	4b26      	ldr	r3, [pc, #152]	@ (8009ecc <_vfiprintf_r+0x224>)
 8009e34:	bb1b      	cbnz	r3, 8009e7e <_vfiprintf_r+0x1d6>
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	3307      	adds	r3, #7
 8009e3a:	f023 0307 	bic.w	r3, r3, #7
 8009e3e:	3308      	adds	r3, #8
 8009e40:	9303      	str	r3, [sp, #12]
 8009e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e44:	443b      	add	r3, r7
 8009e46:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e48:	e76a      	b.n	8009d20 <_vfiprintf_r+0x78>
 8009e4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e4e:	460c      	mov	r4, r1
 8009e50:	2001      	movs	r0, #1
 8009e52:	e7a8      	b.n	8009da6 <_vfiprintf_r+0xfe>
 8009e54:	2300      	movs	r3, #0
 8009e56:	3401      	adds	r4, #1
 8009e58:	9305      	str	r3, [sp, #20]
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	f04f 0c0a 	mov.w	ip, #10
 8009e60:	4620      	mov	r0, r4
 8009e62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e66:	3a30      	subs	r2, #48	@ 0x30
 8009e68:	2a09      	cmp	r2, #9
 8009e6a:	d903      	bls.n	8009e74 <_vfiprintf_r+0x1cc>
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d0c6      	beq.n	8009dfe <_vfiprintf_r+0x156>
 8009e70:	9105      	str	r1, [sp, #20]
 8009e72:	e7c4      	b.n	8009dfe <_vfiprintf_r+0x156>
 8009e74:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e78:	4604      	mov	r4, r0
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e7f0      	b.n	8009e60 <_vfiprintf_r+0x1b8>
 8009e7e:	ab03      	add	r3, sp, #12
 8009e80:	9300      	str	r3, [sp, #0]
 8009e82:	462a      	mov	r2, r5
 8009e84:	4b12      	ldr	r3, [pc, #72]	@ (8009ed0 <_vfiprintf_r+0x228>)
 8009e86:	a904      	add	r1, sp, #16
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7fd fbc7 	bl	800761c <_printf_float>
 8009e8e:	4607      	mov	r7, r0
 8009e90:	1c78      	adds	r0, r7, #1
 8009e92:	d1d6      	bne.n	8009e42 <_vfiprintf_r+0x19a>
 8009e94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e96:	07d9      	lsls	r1, r3, #31
 8009e98:	d405      	bmi.n	8009ea6 <_vfiprintf_r+0x1fe>
 8009e9a:	89ab      	ldrh	r3, [r5, #12]
 8009e9c:	059a      	lsls	r2, r3, #22
 8009e9e:	d402      	bmi.n	8009ea6 <_vfiprintf_r+0x1fe>
 8009ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ea2:	f7fe f92b 	bl	80080fc <__retarget_lock_release_recursive>
 8009ea6:	89ab      	ldrh	r3, [r5, #12]
 8009ea8:	065b      	lsls	r3, r3, #25
 8009eaa:	f53f af1f 	bmi.w	8009cec <_vfiprintf_r+0x44>
 8009eae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009eb0:	e71e      	b.n	8009cf0 <_vfiprintf_r+0x48>
 8009eb2:	ab03      	add	r3, sp, #12
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	462a      	mov	r2, r5
 8009eb8:	4b05      	ldr	r3, [pc, #20]	@ (8009ed0 <_vfiprintf_r+0x228>)
 8009eba:	a904      	add	r1, sp, #16
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	f7fd fe45 	bl	8007b4c <_printf_i>
 8009ec2:	e7e4      	b.n	8009e8e <_vfiprintf_r+0x1e6>
 8009ec4:	0800a528 	.word	0x0800a528
 8009ec8:	0800a532 	.word	0x0800a532
 8009ecc:	0800761d 	.word	0x0800761d
 8009ed0:	08009c85 	.word	0x08009c85
 8009ed4:	0800a52e 	.word	0x0800a52e

08009ed8 <__swbuf_r>:
 8009ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eda:	460e      	mov	r6, r1
 8009edc:	4614      	mov	r4, r2
 8009ede:	4605      	mov	r5, r0
 8009ee0:	b118      	cbz	r0, 8009eea <__swbuf_r+0x12>
 8009ee2:	6a03      	ldr	r3, [r0, #32]
 8009ee4:	b90b      	cbnz	r3, 8009eea <__swbuf_r+0x12>
 8009ee6:	f7fd ffdd 	bl	8007ea4 <__sinit>
 8009eea:	69a3      	ldr	r3, [r4, #24]
 8009eec:	60a3      	str	r3, [r4, #8]
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	071a      	lsls	r2, r3, #28
 8009ef2:	d501      	bpl.n	8009ef8 <__swbuf_r+0x20>
 8009ef4:	6923      	ldr	r3, [r4, #16]
 8009ef6:	b943      	cbnz	r3, 8009f0a <__swbuf_r+0x32>
 8009ef8:	4621      	mov	r1, r4
 8009efa:	4628      	mov	r0, r5
 8009efc:	f000 f82a 	bl	8009f54 <__swsetup_r>
 8009f00:	b118      	cbz	r0, 8009f0a <__swbuf_r+0x32>
 8009f02:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009f06:	4638      	mov	r0, r7
 8009f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	6922      	ldr	r2, [r4, #16]
 8009f0e:	1a98      	subs	r0, r3, r2
 8009f10:	6963      	ldr	r3, [r4, #20]
 8009f12:	b2f6      	uxtb	r6, r6
 8009f14:	4283      	cmp	r3, r0
 8009f16:	4637      	mov	r7, r6
 8009f18:	dc05      	bgt.n	8009f26 <__swbuf_r+0x4e>
 8009f1a:	4621      	mov	r1, r4
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	f7ff fd99 	bl	8009a54 <_fflush_r>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d1ed      	bne.n	8009f02 <__swbuf_r+0x2a>
 8009f26:	68a3      	ldr	r3, [r4, #8]
 8009f28:	3b01      	subs	r3, #1
 8009f2a:	60a3      	str	r3, [r4, #8]
 8009f2c:	6823      	ldr	r3, [r4, #0]
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	6022      	str	r2, [r4, #0]
 8009f32:	701e      	strb	r6, [r3, #0]
 8009f34:	6962      	ldr	r2, [r4, #20]
 8009f36:	1c43      	adds	r3, r0, #1
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d004      	beq.n	8009f46 <__swbuf_r+0x6e>
 8009f3c:	89a3      	ldrh	r3, [r4, #12]
 8009f3e:	07db      	lsls	r3, r3, #31
 8009f40:	d5e1      	bpl.n	8009f06 <__swbuf_r+0x2e>
 8009f42:	2e0a      	cmp	r6, #10
 8009f44:	d1df      	bne.n	8009f06 <__swbuf_r+0x2e>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4628      	mov	r0, r5
 8009f4a:	f7ff fd83 	bl	8009a54 <_fflush_r>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	d0d9      	beq.n	8009f06 <__swbuf_r+0x2e>
 8009f52:	e7d6      	b.n	8009f02 <__swbuf_r+0x2a>

08009f54 <__swsetup_r>:
 8009f54:	b538      	push	{r3, r4, r5, lr}
 8009f56:	4b29      	ldr	r3, [pc, #164]	@ (8009ffc <__swsetup_r+0xa8>)
 8009f58:	4605      	mov	r5, r0
 8009f5a:	6818      	ldr	r0, [r3, #0]
 8009f5c:	460c      	mov	r4, r1
 8009f5e:	b118      	cbz	r0, 8009f68 <__swsetup_r+0x14>
 8009f60:	6a03      	ldr	r3, [r0, #32]
 8009f62:	b90b      	cbnz	r3, 8009f68 <__swsetup_r+0x14>
 8009f64:	f7fd ff9e 	bl	8007ea4 <__sinit>
 8009f68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f6c:	0719      	lsls	r1, r3, #28
 8009f6e:	d422      	bmi.n	8009fb6 <__swsetup_r+0x62>
 8009f70:	06da      	lsls	r2, r3, #27
 8009f72:	d407      	bmi.n	8009f84 <__swsetup_r+0x30>
 8009f74:	2209      	movs	r2, #9
 8009f76:	602a      	str	r2, [r5, #0]
 8009f78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f7c:	81a3      	strh	r3, [r4, #12]
 8009f7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f82:	e033      	b.n	8009fec <__swsetup_r+0x98>
 8009f84:	0758      	lsls	r0, r3, #29
 8009f86:	d512      	bpl.n	8009fae <__swsetup_r+0x5a>
 8009f88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f8a:	b141      	cbz	r1, 8009f9e <__swsetup_r+0x4a>
 8009f8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f90:	4299      	cmp	r1, r3
 8009f92:	d002      	beq.n	8009f9a <__swsetup_r+0x46>
 8009f94:	4628      	mov	r0, r5
 8009f96:	f7fe feff 	bl	8008d98 <_free_r>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f9e:	89a3      	ldrh	r3, [r4, #12]
 8009fa0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fa4:	81a3      	strh	r3, [r4, #12]
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	6063      	str	r3, [r4, #4]
 8009faa:	6923      	ldr	r3, [r4, #16]
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	89a3      	ldrh	r3, [r4, #12]
 8009fb0:	f043 0308 	orr.w	r3, r3, #8
 8009fb4:	81a3      	strh	r3, [r4, #12]
 8009fb6:	6923      	ldr	r3, [r4, #16]
 8009fb8:	b94b      	cbnz	r3, 8009fce <__swsetup_r+0x7a>
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009fc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fc4:	d003      	beq.n	8009fce <__swsetup_r+0x7a>
 8009fc6:	4621      	mov	r1, r4
 8009fc8:	4628      	mov	r0, r5
 8009fca:	f000 f883 	bl	800a0d4 <__smakebuf_r>
 8009fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd2:	f013 0201 	ands.w	r2, r3, #1
 8009fd6:	d00a      	beq.n	8009fee <__swsetup_r+0x9a>
 8009fd8:	2200      	movs	r2, #0
 8009fda:	60a2      	str	r2, [r4, #8]
 8009fdc:	6962      	ldr	r2, [r4, #20]
 8009fde:	4252      	negs	r2, r2
 8009fe0:	61a2      	str	r2, [r4, #24]
 8009fe2:	6922      	ldr	r2, [r4, #16]
 8009fe4:	b942      	cbnz	r2, 8009ff8 <__swsetup_r+0xa4>
 8009fe6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009fea:	d1c5      	bne.n	8009f78 <__swsetup_r+0x24>
 8009fec:	bd38      	pop	{r3, r4, r5, pc}
 8009fee:	0799      	lsls	r1, r3, #30
 8009ff0:	bf58      	it	pl
 8009ff2:	6962      	ldrpl	r2, [r4, #20]
 8009ff4:	60a2      	str	r2, [r4, #8]
 8009ff6:	e7f4      	b.n	8009fe2 <__swsetup_r+0x8e>
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	e7f7      	b.n	8009fec <__swsetup_r+0x98>
 8009ffc:	20000030 	.word	0x20000030

0800a000 <_raise_r>:
 800a000:	291f      	cmp	r1, #31
 800a002:	b538      	push	{r3, r4, r5, lr}
 800a004:	4605      	mov	r5, r0
 800a006:	460c      	mov	r4, r1
 800a008:	d904      	bls.n	800a014 <_raise_r+0x14>
 800a00a:	2316      	movs	r3, #22
 800a00c:	6003      	str	r3, [r0, #0]
 800a00e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a012:	bd38      	pop	{r3, r4, r5, pc}
 800a014:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a016:	b112      	cbz	r2, 800a01e <_raise_r+0x1e>
 800a018:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a01c:	b94b      	cbnz	r3, 800a032 <_raise_r+0x32>
 800a01e:	4628      	mov	r0, r5
 800a020:	f000 f830 	bl	800a084 <_getpid_r>
 800a024:	4622      	mov	r2, r4
 800a026:	4601      	mov	r1, r0
 800a028:	4628      	mov	r0, r5
 800a02a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a02e:	f000 b817 	b.w	800a060 <_kill_r>
 800a032:	2b01      	cmp	r3, #1
 800a034:	d00a      	beq.n	800a04c <_raise_r+0x4c>
 800a036:	1c59      	adds	r1, r3, #1
 800a038:	d103      	bne.n	800a042 <_raise_r+0x42>
 800a03a:	2316      	movs	r3, #22
 800a03c:	6003      	str	r3, [r0, #0]
 800a03e:	2001      	movs	r0, #1
 800a040:	e7e7      	b.n	800a012 <_raise_r+0x12>
 800a042:	2100      	movs	r1, #0
 800a044:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a048:	4620      	mov	r0, r4
 800a04a:	4798      	blx	r3
 800a04c:	2000      	movs	r0, #0
 800a04e:	e7e0      	b.n	800a012 <_raise_r+0x12>

0800a050 <raise>:
 800a050:	4b02      	ldr	r3, [pc, #8]	@ (800a05c <raise+0xc>)
 800a052:	4601      	mov	r1, r0
 800a054:	6818      	ldr	r0, [r3, #0]
 800a056:	f7ff bfd3 	b.w	800a000 <_raise_r>
 800a05a:	bf00      	nop
 800a05c:	20000030 	.word	0x20000030

0800a060 <_kill_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	4d07      	ldr	r5, [pc, #28]	@ (800a080 <_kill_r+0x20>)
 800a064:	2300      	movs	r3, #0
 800a066:	4604      	mov	r4, r0
 800a068:	4608      	mov	r0, r1
 800a06a:	4611      	mov	r1, r2
 800a06c:	602b      	str	r3, [r5, #0]
 800a06e:	f7f8 fdfc 	bl	8002c6a <_kill>
 800a072:	1c43      	adds	r3, r0, #1
 800a074:	d102      	bne.n	800a07c <_kill_r+0x1c>
 800a076:	682b      	ldr	r3, [r5, #0]
 800a078:	b103      	cbz	r3, 800a07c <_kill_r+0x1c>
 800a07a:	6023      	str	r3, [r4, #0]
 800a07c:	bd38      	pop	{r3, r4, r5, pc}
 800a07e:	bf00      	nop
 800a080:	20000738 	.word	0x20000738

0800a084 <_getpid_r>:
 800a084:	f7f8 bde9 	b.w	8002c5a <_getpid>

0800a088 <__swhatbuf_r>:
 800a088:	b570      	push	{r4, r5, r6, lr}
 800a08a:	460c      	mov	r4, r1
 800a08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a090:	2900      	cmp	r1, #0
 800a092:	b096      	sub	sp, #88	@ 0x58
 800a094:	4615      	mov	r5, r2
 800a096:	461e      	mov	r6, r3
 800a098:	da0d      	bge.n	800a0b6 <__swhatbuf_r+0x2e>
 800a09a:	89a3      	ldrh	r3, [r4, #12]
 800a09c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0a0:	f04f 0100 	mov.w	r1, #0
 800a0a4:	bf14      	ite	ne
 800a0a6:	2340      	movne	r3, #64	@ 0x40
 800a0a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0ac:	2000      	movs	r0, #0
 800a0ae:	6031      	str	r1, [r6, #0]
 800a0b0:	602b      	str	r3, [r5, #0]
 800a0b2:	b016      	add	sp, #88	@ 0x58
 800a0b4:	bd70      	pop	{r4, r5, r6, pc}
 800a0b6:	466a      	mov	r2, sp
 800a0b8:	f000 f848 	bl	800a14c <_fstat_r>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	dbec      	blt.n	800a09a <__swhatbuf_r+0x12>
 800a0c0:	9901      	ldr	r1, [sp, #4]
 800a0c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0ca:	4259      	negs	r1, r3
 800a0cc:	4159      	adcs	r1, r3
 800a0ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0d2:	e7eb      	b.n	800a0ac <__swhatbuf_r+0x24>

0800a0d4 <__smakebuf_r>:
 800a0d4:	898b      	ldrh	r3, [r1, #12]
 800a0d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0d8:	079d      	lsls	r5, r3, #30
 800a0da:	4606      	mov	r6, r0
 800a0dc:	460c      	mov	r4, r1
 800a0de:	d507      	bpl.n	800a0f0 <__smakebuf_r+0x1c>
 800a0e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0e4:	6023      	str	r3, [r4, #0]
 800a0e6:	6123      	str	r3, [r4, #16]
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	6163      	str	r3, [r4, #20]
 800a0ec:	b003      	add	sp, #12
 800a0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0f0:	ab01      	add	r3, sp, #4
 800a0f2:	466a      	mov	r2, sp
 800a0f4:	f7ff ffc8 	bl	800a088 <__swhatbuf_r>
 800a0f8:	9f00      	ldr	r7, [sp, #0]
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	4639      	mov	r1, r7
 800a0fe:	4630      	mov	r0, r6
 800a100:	f7fe febe 	bl	8008e80 <_malloc_r>
 800a104:	b948      	cbnz	r0, 800a11a <__smakebuf_r+0x46>
 800a106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a10a:	059a      	lsls	r2, r3, #22
 800a10c:	d4ee      	bmi.n	800a0ec <__smakebuf_r+0x18>
 800a10e:	f023 0303 	bic.w	r3, r3, #3
 800a112:	f043 0302 	orr.w	r3, r3, #2
 800a116:	81a3      	strh	r3, [r4, #12]
 800a118:	e7e2      	b.n	800a0e0 <__smakebuf_r+0xc>
 800a11a:	89a3      	ldrh	r3, [r4, #12]
 800a11c:	6020      	str	r0, [r4, #0]
 800a11e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a122:	81a3      	strh	r3, [r4, #12]
 800a124:	9b01      	ldr	r3, [sp, #4]
 800a126:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a12a:	b15b      	cbz	r3, 800a144 <__smakebuf_r+0x70>
 800a12c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a130:	4630      	mov	r0, r6
 800a132:	f000 f81d 	bl	800a170 <_isatty_r>
 800a136:	b128      	cbz	r0, 800a144 <__smakebuf_r+0x70>
 800a138:	89a3      	ldrh	r3, [r4, #12]
 800a13a:	f023 0303 	bic.w	r3, r3, #3
 800a13e:	f043 0301 	orr.w	r3, r3, #1
 800a142:	81a3      	strh	r3, [r4, #12]
 800a144:	89a3      	ldrh	r3, [r4, #12]
 800a146:	431d      	orrs	r5, r3
 800a148:	81a5      	strh	r5, [r4, #12]
 800a14a:	e7cf      	b.n	800a0ec <__smakebuf_r+0x18>

0800a14c <_fstat_r>:
 800a14c:	b538      	push	{r3, r4, r5, lr}
 800a14e:	4d07      	ldr	r5, [pc, #28]	@ (800a16c <_fstat_r+0x20>)
 800a150:	2300      	movs	r3, #0
 800a152:	4604      	mov	r4, r0
 800a154:	4608      	mov	r0, r1
 800a156:	4611      	mov	r1, r2
 800a158:	602b      	str	r3, [r5, #0]
 800a15a:	f7f8 fde6 	bl	8002d2a <_fstat>
 800a15e:	1c43      	adds	r3, r0, #1
 800a160:	d102      	bne.n	800a168 <_fstat_r+0x1c>
 800a162:	682b      	ldr	r3, [r5, #0]
 800a164:	b103      	cbz	r3, 800a168 <_fstat_r+0x1c>
 800a166:	6023      	str	r3, [r4, #0]
 800a168:	bd38      	pop	{r3, r4, r5, pc}
 800a16a:	bf00      	nop
 800a16c:	20000738 	.word	0x20000738

0800a170 <_isatty_r>:
 800a170:	b538      	push	{r3, r4, r5, lr}
 800a172:	4d06      	ldr	r5, [pc, #24]	@ (800a18c <_isatty_r+0x1c>)
 800a174:	2300      	movs	r3, #0
 800a176:	4604      	mov	r4, r0
 800a178:	4608      	mov	r0, r1
 800a17a:	602b      	str	r3, [r5, #0]
 800a17c:	f7f8 fde5 	bl	8002d4a <_isatty>
 800a180:	1c43      	adds	r3, r0, #1
 800a182:	d102      	bne.n	800a18a <_isatty_r+0x1a>
 800a184:	682b      	ldr	r3, [r5, #0]
 800a186:	b103      	cbz	r3, 800a18a <_isatty_r+0x1a>
 800a188:	6023      	str	r3, [r4, #0]
 800a18a:	bd38      	pop	{r3, r4, r5, pc}
 800a18c:	20000738 	.word	0x20000738

0800a190 <fmax>:
 800a190:	b508      	push	{r3, lr}
 800a192:	ed2d 8b04 	vpush	{d8-d9}
 800a196:	eeb0 8a40 	vmov.f32	s16, s0
 800a19a:	eef0 8a60 	vmov.f32	s17, s1
 800a19e:	eeb0 9a41 	vmov.f32	s18, s2
 800a1a2:	eef0 9a61 	vmov.f32	s19, s3
 800a1a6:	f000 f847 	bl	800a238 <__fpclassifyd>
 800a1aa:	b950      	cbnz	r0, 800a1c2 <fmax+0x32>
 800a1ac:	eeb0 8a49 	vmov.f32	s16, s18
 800a1b0:	eef0 8a69 	vmov.f32	s17, s19
 800a1b4:	eeb0 0a48 	vmov.f32	s0, s16
 800a1b8:	eef0 0a68 	vmov.f32	s1, s17
 800a1bc:	ecbd 8b04 	vpop	{d8-d9}
 800a1c0:	bd08      	pop	{r3, pc}
 800a1c2:	eeb0 0a49 	vmov.f32	s0, s18
 800a1c6:	eef0 0a69 	vmov.f32	s1, s19
 800a1ca:	f000 f835 	bl	800a238 <__fpclassifyd>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d0f0      	beq.n	800a1b4 <fmax+0x24>
 800a1d2:	ec53 2b19 	vmov	r2, r3, d9
 800a1d6:	ec51 0b18 	vmov	r0, r1, d8
 800a1da:	f7f6 fcc5 	bl	8000b68 <__aeabi_dcmpgt>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d0e4      	beq.n	800a1ac <fmax+0x1c>
 800a1e2:	e7e7      	b.n	800a1b4 <fmax+0x24>

0800a1e4 <fmin>:
 800a1e4:	b508      	push	{r3, lr}
 800a1e6:	ed2d 8b04 	vpush	{d8-d9}
 800a1ea:	eeb0 8a40 	vmov.f32	s16, s0
 800a1ee:	eef0 8a60 	vmov.f32	s17, s1
 800a1f2:	eeb0 9a41 	vmov.f32	s18, s2
 800a1f6:	eef0 9a61 	vmov.f32	s19, s3
 800a1fa:	f000 f81d 	bl	800a238 <__fpclassifyd>
 800a1fe:	b950      	cbnz	r0, 800a216 <fmin+0x32>
 800a200:	eeb0 8a49 	vmov.f32	s16, s18
 800a204:	eef0 8a69 	vmov.f32	s17, s19
 800a208:	eeb0 0a48 	vmov.f32	s0, s16
 800a20c:	eef0 0a68 	vmov.f32	s1, s17
 800a210:	ecbd 8b04 	vpop	{d8-d9}
 800a214:	bd08      	pop	{r3, pc}
 800a216:	eeb0 0a49 	vmov.f32	s0, s18
 800a21a:	eef0 0a69 	vmov.f32	s1, s19
 800a21e:	f000 f80b 	bl	800a238 <__fpclassifyd>
 800a222:	2800      	cmp	r0, #0
 800a224:	d0f0      	beq.n	800a208 <fmin+0x24>
 800a226:	ec53 2b19 	vmov	r2, r3, d9
 800a22a:	ec51 0b18 	vmov	r0, r1, d8
 800a22e:	f7f6 fc7d 	bl	8000b2c <__aeabi_dcmplt>
 800a232:	2800      	cmp	r0, #0
 800a234:	d0e4      	beq.n	800a200 <fmin+0x1c>
 800a236:	e7e7      	b.n	800a208 <fmin+0x24>

0800a238 <__fpclassifyd>:
 800a238:	ec51 0b10 	vmov	r0, r1, d0
 800a23c:	b510      	push	{r4, lr}
 800a23e:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800a242:	460b      	mov	r3, r1
 800a244:	d019      	beq.n	800a27a <__fpclassifyd+0x42>
 800a246:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 800a24a:	490e      	ldr	r1, [pc, #56]	@ (800a284 <__fpclassifyd+0x4c>)
 800a24c:	428a      	cmp	r2, r1
 800a24e:	d90e      	bls.n	800a26e <__fpclassifyd+0x36>
 800a250:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800a254:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 800a258:	428a      	cmp	r2, r1
 800a25a:	d908      	bls.n	800a26e <__fpclassifyd+0x36>
 800a25c:	4a0a      	ldr	r2, [pc, #40]	@ (800a288 <__fpclassifyd+0x50>)
 800a25e:	4213      	tst	r3, r2
 800a260:	d007      	beq.n	800a272 <__fpclassifyd+0x3a>
 800a262:	4294      	cmp	r4, r2
 800a264:	d107      	bne.n	800a276 <__fpclassifyd+0x3e>
 800a266:	fab0 f080 	clz	r0, r0
 800a26a:	0940      	lsrs	r0, r0, #5
 800a26c:	bd10      	pop	{r4, pc}
 800a26e:	2004      	movs	r0, #4
 800a270:	e7fc      	b.n	800a26c <__fpclassifyd+0x34>
 800a272:	2003      	movs	r0, #3
 800a274:	e7fa      	b.n	800a26c <__fpclassifyd+0x34>
 800a276:	2000      	movs	r0, #0
 800a278:	e7f8      	b.n	800a26c <__fpclassifyd+0x34>
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1ee      	bne.n	800a25c <__fpclassifyd+0x24>
 800a27e:	2002      	movs	r0, #2
 800a280:	e7f4      	b.n	800a26c <__fpclassifyd+0x34>
 800a282:	bf00      	nop
 800a284:	7fdfffff 	.word	0x7fdfffff
 800a288:	7ff00000 	.word	0x7ff00000

0800a28c <_init>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	bf00      	nop
 800a290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a292:	bc08      	pop	{r3}
 800a294:	469e      	mov	lr, r3
 800a296:	4770      	bx	lr

0800a298 <_fini>:
 800a298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a29a:	bf00      	nop
 800a29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a29e:	bc08      	pop	{r3}
 800a2a0:	469e      	mov	lr, r3
 800a2a2:	4770      	bx	lr
