module cpu_tb;

reg clk;
reg reset;

cpu_top uut (
    .clk(clk),
    .reset(reset)
);

initial begin
    clk = 0;
end

always #5 clk = ~clk;   // Clock toggles every 5ns

initial begin
    reset = 1;
    #20;
    reset = 0;
end

initial begin
    #200;
    $finish;
end

endmodule
