// Seed: 1181839817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge id_6) id_2 == 1)
  else $display();
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wor   id_4
);
  assign id_2 = 'h0;
  integer id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = |id_6;
  integer id_7 = 1;
endmodule
