{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699555049917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699555049917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 12:37:29 2023 " "Processing started: Thu Nov  9 12:37:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699555049917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1699555049917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10step1 -c lab10step1 --convert_bdf_to_verilog=U:/CPRE281/lab10/lab10step1/lab10step3a.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10step1 -c lab10step1 --convert_bdf_to_verilog=U:/CPRE281/lab10/lab10step1/lab10step3a.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1699555049917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10step3a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab10step3a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab10step3a " "Found entity 1: lab10step3a" {  } { { "lab10step3a.bdf" "" { Schematic "U:/CPRE281/lab10/lab10step1/lab10step3a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555050101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699555050101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1699555050112 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal Q\[3..0\} " "Illegal wire or bus name \"Q\[3..0\}\" of type signal " {  } { { "lab10step3a.bdf" "" { Schematic "U:/CPRE281/lab10/lab10step1/lab10step3a.bdf" { { 120 464 501 137 "Q\[3..0\}" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1699555050124 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1699555050124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699555050197 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  9 12:37:30 2023 " "Processing ended: Thu Nov  9 12:37:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699555050197 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699555050197 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699555050197 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1699555050197 ""}
