<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    imagefile="pse.pse"
    library="peripheral"
    name="TlbBridge"
    vendor="mcgill.ca"
    version="1.0">
    <documentation name="Description">TLB.</documentation>
    <documentation name="Licensing">Open Source Apache 2.0</documentation>
    <documentation name="Limitations">The range of the input slave port must not conflict with any exiting port connected to the bus.
The output bus width is hard coded to be 32 bits.</documentation>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="TLB_SLAVE"
        size="0x8000000">
        <addressblock name="ab32"
            size="0x8000000"
            width="32">
            <memorymappedregister access="rw"
                isvolatile="T"
                name="enableReg"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="r"
                isvolatile="T"
                name="validReg"
                offset="0x20"
                readfunction="pause"
                width="32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="tlbSel"
                offset="0x80"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <localmemory name="space"
                readfunction="memRd"
                size="0x8000000"
                writefunction="memWr"/>
        </addressblock>
    </busslaveport>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="TLB_CSR"
        size="0x400">
        <addressblock name="ab32"
            size="0x400"
            width="32">
            <localmemory name="physical_table"
                offset="0x100"
                size="0x80"
                writefunction="memregWr"/>
            <localmemory name="virtual_table"
                offset="0x180"
                size="0x80"
                writefunction="memregWr"/>
        </addressblock>
    </busslaveport>
    <busmasterport addresswidth="32"
        mustbeconnected="T"
        name="TLB_MASTER"/>
    <formalattribute name="mpLoAddress"
        type="integer"/>
    <formalattribute name="spLoAddress"
        type="integer"/>
    <formalattribute name="portSize"
        type="integer"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
