##ALL PROOFS
Path 1 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 2 Source: lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 3 Source: lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 4 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 5 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 6 Source: lane_4/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_5/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_4/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_5/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt     lane_4/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_4/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_4/datablock                                                       
 lane_5/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_5/datablock                                                       
 lane_5/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 7 Source: lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 8 Source: lane_6/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_7/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_6/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_7/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt     lane_6/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_6/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_6/datablock                                                       
 lane_7/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                       
 lane_7/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 9 Source: lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 10 Source: lane_12/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_11/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_12/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_11/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt     lane_12/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_12/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_12/datablock                                                        
 lane_11/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_11/datablock                                                        
 lane_11/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 11 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 12 Source: lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 13 Source: lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 14 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 15 Source: lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 16 Source: com0/cmnlogic/cmn_suswell/cpc_cmn_pwrctrl0/o_ana_isolation_en_post_scan Destin: com0/cmn_anatop/i_dkl_com_idig_vcca_g_isolation_en
Schematic Command: view_schematic -src com0/cmnlogic/cmn_suswell/cpc_cmn_pwrctrl0/o_ana_isolation_en_post_scan -dest com0/cmn_anatop/i_dkl_com_idig_vcca_g_isolation_en
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                    Type           Related_Power           Related_Ground  Power_Inference        Ground_Inference       Domain        Policy                              SPA_Clamp_Value 
 ------------------------------------------------------------------------ -------------- ----------------------- --------------- ---------------------- ---------------------- ------------- ----------------------------------- ----------------
 com0/cmnlogic/cmn_suswell/cpc_cmn_pwrctrl0/o_ana_isolation_en_post_scan  output pin     com0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_sus                                                      
 com0/cmnlogic/cmn_suswell/o_ana_isolation_en                             boundary_port  com0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_sus                                                      
 com0/cmnlogic/cmn_vnnaonwell/i_ana_isolation_en                          boundary_port  vccdig_lv               vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt  com0/cmn_ugt/cmn_sus_to_dig_or_iso                  
 com0/cmnlogic/cmn_vnnaonwell/o_ana_isolation_en                          boundary_port  vccdig_lv               vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                      
 com0/cmnlogic/o_ana_isolation_en                                         output pin     com0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                      
 com0/cmn_anatop/i_dkl_com_idig_vcca_g_isolation_en                       MACRO          com0/vccdig_gt_out_lv   vss             FROM_UPF_CSN           FROM_UPF_CSN           com0/cmnlane                                                      
----------------------------------------------------------------------
END-OF-PROOF
Path 17 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 18 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 19 Source: lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana  lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_1/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_dig_to_ana                                                              
 lane_1/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 20 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 21 Source: lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 22 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 23 Source: lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 24 Source: lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 25 Source: lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 26 Source: lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus     lane_4/dl_sus/dl_dig_to_sus_and_iso                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 27 Source: lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 28 Source: lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus     lane_9/dl_sus/dl_dig_to_sus_and_iso                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 29 Source: com0/cmnlogic/uc_unit_x16/final_iram_addr[13] Destin: com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_addr[13]
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit_x16/final_iram_addr[13] -dest com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                      Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain               Policy                                           SPA_Clamp_Value 
 ---------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- -------------------- ------------------------------------------------ ----------------
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_iram_addr[13]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2                  
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_oram_addr[13]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                   
 com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_addr[13]      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 30 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 31 Source: lane_8/pmd_abuts/i_dfx_left_bscan_ck_int Destin: com0/cmnlogic/i_cpc_cmn_right_abut/ig_dfx_right_bscan_ck
Schematic Command: view_schematic -src lane_8/pmd_abuts/i_dfx_left_bscan_ck_int -dest com0/cmnlogic/i_cpc_cmn_right_abut/ig_dfx_right_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_8/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt     lane_8/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_8/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_8/datablock                                                       
 com0/i_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                           
 com0/cmnlogic/ig_dfx_right_bscan_ck                                                                                                     input pin      com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/cmnlogic/i_cpc_cmn_right_abut/ig_dfx_right_bscan_ck                                                                                                    boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 32 Source: lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 33 Source: lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 34 Source: lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 35 Source: com0/cmnlogic/uc_unit/final_iram_rden Destin: com0/cmnlogic/uc_unit/ramwrap/final_iram_rden
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit/final_iram_rden -dest com0/cmnlogic/uc_unit/ramwrap/final_iram_rden
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                              Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                                                     SPA_Clamp_Value 
 -------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ---------------------------------------------------------- ----------------
 com0/cmnlogic/uc_unit/uc_iso_inst/final_iram_rden  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ram0                  
 com0/cmnlogic/uc_unit/uc_iso_inst/final_oram_rden  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                             
 com0/cmnlogic/uc_unit/ramwrap/final_iram_rden      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 36 Source: lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 37 Source: com0/cmnlogic/uc_unit/final_iram_wren Destin: com0/cmnlogic/uc_unit/ramwrap/final_iram_wren
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit/final_iram_wren -dest com0/cmnlogic/uc_unit/ramwrap/final_iram_wren
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                              Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                                                     SPA_Clamp_Value 
 -------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ---------------------------------------------------------- ----------------
 com0/cmnlogic/uc_unit/uc_iso_inst/final_iram_wren  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ram0                  
 com0/cmnlogic/uc_unit/uc_iso_inst/final_oram_wren  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                             
 com0/cmnlogic/uc_unit/ramwrap/final_iram_wren      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 38 Source: lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 39 Source: lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 40 Source: lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus     lane_9/dl_sus/dl_dig_to_sus_and_iso                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 41 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 42 Source: com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi Destin: o_com0_dfx_abscan_tdo
Schematic Command: view_schematic -src com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi -dest o_com0_dfx_abscan_tdo
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                          SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ------------------------------- ----------------
 com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_mux_bscan_tdi                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_dfx_gated/cmn_dfxmaster/odfx_abscan_tdo                                                      output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/cmnlogic/cmn_dfx_gated/odfx_abscan_tdo                                                                    output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/cmnlogic/cmn_vnnaonwell/i_dfx_abscan_tdo                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt              com0/cmn_ugt/diggt_dig_and_iso                  
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout         BUFFER         vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/ctech_lib_clk_buf_ints/clkout                                  output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/dfx_abscan_tdo_buf/o                                                              output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/cmn_vnnaonwell/o_dfx_abscan_tdo                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                              
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout  BUFFER         vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/ctech_lib_clk_buf_ints/clkout                           output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/ctech_buf_oa_dfx_abscan_tdo/o                                                       output pin     vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/core_out_els/oa_dfx_abscan_tdo                                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt_socside_out                                                  
 com0/cmnlogic/oa_dfx_abscan_tdo                                                                                output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                              
 com0/oa_dfx_abscan_tdo                                                                                         boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                              
 o_com0_dfx_abscan_tdo                                                                                          boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          dklntciox16top                                                            
----------------------------------------------------------------------
END-OF-PROOF
Path 43 Source: lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus     lane_12/dl_sus/dl_dig_to_sus_and_iso                  
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 44 Source: lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus     lane_9/dl_sus/dl_dig_to_sus_and_iso                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 45 Source: lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 46 Source: lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 47 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 48 Source: com0/cmnlogic/i_cpc_cmn_left_abut/o_dfx_left_mux_bscan_tdi Destin: com0/cmnlogic/i_cpc_cmn_right_abut/i_dfx_right_bscan_tdo
Schematic Command: view_schematic -src com0/cmnlogic/i_cpc_cmn_left_abut/o_dfx_left_mux_bscan_tdi -dest com0/cmnlogic/i_cpc_cmn_right_abut/i_dfx_right_bscan_tdo
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                            Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain        Policy                              SPA_Clamp_Value 
 ---------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------- ----------------------------------- ----------------
 com0/cmnlogic/i_cpc_cmn_left_abut/o_dfx_left_mux_bscan_tdi       boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                      
 com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_dfx_right_bscan_tdo  output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                      
 com0/cmnlogic/i_cpc_cmn_right_abut/i_dfx_right_bscan_tdo         boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt  com0/cmn_ugt/cldiggt_to_dl_clk_iso                  
----------------------------------------------------------------------
END-OF-PROOF
Path 49 Source: lane_1/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_2/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_1/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_2/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt     lane_1/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_1/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_1/datablock                                                       
 lane_2/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_2/datablock                                                       
 lane_2/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 50 Source: lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 51 Source: lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 52 Source: lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 53 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 54 Source: lane_13/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_12/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_13/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_12/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt     lane_13/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_13/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_13/datablock                                                        
 lane_12/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_12/datablock                                                        
 lane_12/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 55 Source: lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 56 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 57 Source: lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 58 Source: com0/cmnlogic/uc_unit_x16/final_iram_rden Destin: com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_rden
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit_x16/final_iram_rden -dest com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_rden
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                  Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain               Policy                                           SPA_Clamp_Value 
 ------------------------------------------------------ -------------- ---------------------- --------------- ---------------------- ---------------------- -------------------- ------------------------------------------------ ----------------
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_iram_rden  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2                  
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_oram_rden  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                   
 com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_rden      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 59 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 60 Source: lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 61 Source: lane_0/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_1/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_0/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_1/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt     lane_0/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_0/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_0/datablock                                                       
 lane_1/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_1/datablock                                                       
 lane_1/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 62 Source: lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 63 Source: lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 64 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 65 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 66 Source: lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_0/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt                                                          
 lane_0/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus     lane_0/dl_sus/dl_dig_to_sus_and_iso                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 67 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 68 Source: lane_2/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_3/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_2/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_3/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt     lane_2/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_2/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_2/datablock                                                       
 lane_3/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_3/datablock                                                       
 lane_3/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 69 Source: lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus     lane_4/dl_sus/dl_dig_to_sus_and_iso                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 70 Source: lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 71 Source: lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 72 Source: lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 73 Source: lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 74 Source: lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus     lane_12/dl_sus/dl_dig_to_sus_and_iso                  
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 75 Source: lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus     lane_12/dl_sus/dl_dig_to_sus_and_iso                  
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 76 Source: lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 77 Source: lane_11/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_10/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_11/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_10/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt     lane_11/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_11/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_11/datablock                                                        
 lane_10/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_10/datablock                                                        
 lane_10/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 78 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 79 Source: lane_10/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_9/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_10/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_9/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt     lane_10/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_10/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_10/datablock                                                        
 lane_9/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_9/datablock                                                         
 lane_9/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                            
----------------------------------------------------------------------
END-OF-PROOF
Path 80 Source: lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 81 Source: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o Destin: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
Schematic Command: view_schematic -src com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o -dest com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                                                            SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ----------------------------------------------------------------- ----------------
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o                 AND            com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/o                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_ramwrap_gen[60].retiming_ctech/o                                                                  output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/test_si_from_retimer_uc1[1]                                                                                    output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/test_si_from_retimer_uc1[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_si_from_retimer[1]                                                                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ramwrap_cmn                  
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_si_to_ram[1]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                                    
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_so_from_ram[1]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ramwrap_cmn                  
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_so_to_retimer[1]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                                    
 com0/cmnlogic/uc_unit/ramwrap/test_so_to_retimer[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/uc_unit/test_so_to_retimer[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/a                                                                 input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/ctech_lib_inv_dcszo1/o1      INVERTER       com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/o1                           output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/in                               input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d  FLIP_FLOP      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
----------------------------------------------------------------------
END-OF-PROOF
Path 82 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 83 Source: com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout Destin: lane_0/pmd_abuts/dfx_left_bscan_ck
Schematic Command: view_schematic -src com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout -dest lane_0/pmd_abuts/dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout                                                                   MUX            vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/clkout                                                                                                 output pin     vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_buf/ctech_lib_clk_buf_dcszo1/clkout                                                                        BUFFER         vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_buf/clkout                                                                                                 output pin     vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk                                                                                                     output pin     vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cmn_dfx_ug/jtclk                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/cmn_dfx_gated/cmn_dfxmaster/ock_bscan_tck                                                                                                     output pin     com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/cmnlogic/cmn_dfx_gated/ock_bscan_tck                                                                                                     output pin     com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_dfx_left_bscan_ck                                                                                                 output pin     com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/cmnlogic/i_cpc_cmn_left_abut/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt      com0/cmn_ugt/cldiggt_to_dl_clk_iso                   
 com0/cmnlogic/i_cpc_cmn_left_abut/ctech_buf_left_bscan_ck/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout                                              BUFFER         vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cpc_cmn_left_abut/ctech_buf_left_bscan_ck/ctech_lib_clk_buf_ints/clkout                                                                       output pin     vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cpc_cmn_left_abut/ctech_buf_left_bscan_ck/o                                                                                                   output pin     vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/i_cpc_cmn_left_abut/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
 com0/cmnlogic/og_dfx_left_bscan_ck                                                                                                     output pin     com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                           
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt     lane_7/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_7/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_6/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt     lane_6/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_6/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_6/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt     lane_5/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_5/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_5/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_4/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt     lane_4/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_4/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_4/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt     lane_3/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_3/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_3/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_2/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt     lane_2/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_2/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_2/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_1/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt     lane_1/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_1/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_1/datablock                                                       
 lane_0/i_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                       
 lane_0/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_ugt     lane_0/dl_ugt/dl_dig_to_ugt_clk_iso                  
----------------------------------------------------------------------
END-OF-PROOF
Path 84 Source: lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus     lane_4/dl_sus/dl_dig_to_sus_and_iso                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 85 Source: lane_7/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0] Destin: lane_8/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]
Schematic Command: view_schematic -src lane_7/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0] -dest lane_8/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                              Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                              SPA_Clamp_Value 
 ------------------------------------------------------------------ -------------- ---------------------- --------------- ---------------------- ---------------------- ----------------- ----------------------------------- ----------------
 lane_7/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0]                 boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                         
 lane_7/o_abutdfx_dl_cl_spare[0]                                    boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                      
 com0/cmnlogic/i_cpc_cmn_right_abut/i_abutdfx_right_cl_dl_spare[0]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt      com0/cmn_ugt/cldiggt_to_dl_and_iso                  
 com0/cmnlogic/i_cpc_cmn_right_abut/o_abutdfx_right_cl_dl_spare[0]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                          
 com0/cmnlogic/o_abutdfx_right_cl_dl_spare[0]                       output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                          
 com0/o_abutdfx_right_cl_dl_spare[0]                                boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                          
 lane_8/i_abutdfx_cl_dl_spare[0]                                    boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_8/datablock                                                      
 lane_8/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]                 boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 86 Source: lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
 lane_4/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus     lane_4/dl_sus/dl_dig_to_sus_and_iso                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 87 Source: com0/cmnlogic/i_cpc_cmn_right_abut/iabutdfx_dfx_misc_logic_config_tdi_2_muxed Destin: lane_7/pmd_abuts/iabutdfx_dfx_misc_logic_config_tdi
Schematic Command: view_schematic -src com0/cmnlogic/i_cpc_cmn_right_abut/iabutdfx_dfx_misc_logic_config_tdi_2_muxed -dest lane_7/pmd_abuts/iabutdfx_dfx_misc_logic_config_tdi
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                          Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                              SPA_Clamp_Value 
 ------------------------------------------------------------------------------ -------------- ---------------------- --------------- ---------------------- ---------------------- ----------------- ----------------------------------- ----------------
 com0/cmnlogic/i_cpc_cmn_right_abut/iabutdfx_dfx_misc_logic_config_tdi_2_muxed  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                          
 com0/cmnlogic/cmn_dfx_gated/oabutdfx_dfx_misc_logic_config_tdo_2               output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                          
 com0/cmnlogic/cmndig_dl_iso/iabutdfx_dfx_misc_logic_config_tdo_2               boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt      com0/cmn_ugt/cldiggt_to_dl_and_iso                  
 com0/cmnlogic/cmndig_dl_iso/oabutdfx_dfx_misc_logic_config_tdo_2               boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                          
 com0/cmnlogic/oabutdfx_dfx_misc_logic_config_tdo_2                             output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                          
 com0/oabutdfx_dfx_misc_logic_config_tdo_2                                      boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                          
 lane_7/iabutdfx_dfx_misc_logic_config_tdi                                      boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                      
 lane_7/pmd_abuts/iabutdfx_dfx_misc_logic_config_tdi                            boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 88 Source: lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 89 Source: com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout Destin: lane_15/pmd_abuts/dfx_left_bscan_ck
Schematic Command: view_schematic -src com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout -dest lane_15/pmd_abuts/dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/ctech_lib_clk_mux_2to1_dcszo1/clkout                                                                    MUX            vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_mux/clkout                                                                                                  output pin     vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_buf/ctech_lib_clk_buf_dcszo1/clkout                                                                         BUFFER         vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk_buf/clkout                                                                                                  output pin     vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/jtclk                                                                                                     output pin     vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cmn_dfx_ug/jtclk                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/cmn_dfx_gated/cmn_dfxmaster/ock_bscan_tck                                                                                                     output pin     com0/vccdig_gt_out_lv     vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                             
 com0/cmnlogic/cmn_dfx_gated/ock_bscan_tck                                                                                                     output pin     com0/vccdig_gt_out_lv     vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                             
 com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_dfx_right_bscan_ck                                                                                                 output pin     com0/vccdig_gt_out_lv     vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                             
 com0/cmnlogic/i_cpc_cmn_right_abut/i_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt       com0/cmn_ugt/cldiggt_to_dl_clk_iso                    
 com0/cmnlogic/i_cpc_cmn_right_abut/ctech_buf_right_bscan_ck/ctech_lib_clk_buf_ints/ctech_lib_clk_buf_dcszo1/clkout                                             BUFFER         vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cpc_cmn_right_abut/ctech_buf_right_bscan_ck/ctech_lib_clk_buf_ints/clkout                                                                      output pin     vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cpc_cmn_right_abut/ctech_buf_right_bscan_ck/o                                                                                                  output pin     vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/i_cpc_cmn_right_abut/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                             
 com0/cmnlogic/og_dfx_right_bscan_ck                                                                                                     output pin     com0/vccdig_gt_out_lv     vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                             
 com0/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                             
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck   output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck                output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                           output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                                output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                   output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                         
 lane_8/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt      lane_8/dl_ugt/dl_dig_to_ugt_clk_iso                   
 lane_8/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                            
 lane_8/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_8/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck   output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck                output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                           output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                                output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                   output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                         
 lane_9/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt      lane_9/dl_ugt/dl_dig_to_ugt_clk_iso                   
 lane_9/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                            
 lane_9/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_9/datablock                                                         
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_10/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt     lane_10/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_10/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_10/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_11/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt     lane_11/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_11/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_11/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_12/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt     lane_12/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_12/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_12/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_13/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt     lane_13/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_13/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_13/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt     lane_14/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_14/pmd_abuts/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/o_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_14/datablock                                                        
 lane_15/i_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/i_rx_rxbscan/o_dfx_ck_bscan_tck  output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/i_pmd_lane_rx_dfx_corewell/o_dfx_ck_bscan_tck               output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_rx_dfx_top/o_dfx_ck_bscan_tck                                          output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_left_bscan_ck                                                               output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_left_bscan_ck                                                                                  output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/o_dfx_left_bscan_ck                                                                                                     output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/o_dfx_left_bscan_ck                                                                                                     output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_abuts/dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt     lane_15/dl_ugt/dl_dig_to_ugt_clk_iso                  
----------------------------------------------------------------------
END-OF-PROOF
Path 90 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 91 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 92 Source: lane_8/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0] Destin: lane_7/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]
Schematic Command: view_schematic -src lane_8/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0] -dest lane_7/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                            Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                              SPA_Clamp_Value 
 ---------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ----------------- ----------------------------------- ----------------
 lane_8/acu_abuts/acu_abut_o_abutdfx_dl_cl_spare[0]               boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                         
 lane_8/o_abutdfx_dl_cl_spare[0]                                  boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_8/datablock                                                      
 com0/cmnlogic/i_cpc_cmn_left_abut/i_abutdfx_left_cl_dl_spare[0]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt      com0/cmn_ugt/cldiggt_to_dl_and_iso                  
 com0/cmnlogic/i_cpc_cmn_left_abut/o_abutdfx_left_cl_dl_spare[0]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                          
 com0/cmnlogic/o_abutdfx_left_cl_dl_spare[0]                      output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                          
 com0/o_abutdfx_left_cl_dl_spare[0]                               boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                          
 lane_7/i_abutdfx_cl_dl_spare[0]                                  boundary_port  vccdig_lv              vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                      
 lane_7/acu_abuts/acu_abut_i_abutdfx_cl_dl_spare[0]               boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 93 Source: lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 94 Source: com0/cmnlogic/cmn_reflogic/od_cmnckt_dgpmon_en_h Destin: com0/cmn_anatop/i_dkl_com_pmon_enablepmon_h
Schematic Command: view_schematic -src com0/cmnlogic/cmn_reflogic/od_cmnckt_dgpmon_en_h -dest com0/cmn_anatop/i_dkl_com_pmon_enablepmon_h
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                             Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain        Policy                              SPA_Clamp_Value 
 ------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------- ----------------------------------- ----------------
 com0/cmnlogic/cmn_reflogic/od_cmnckt_dgpmon_en_h  output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                      
 com0/cmnlogic/cmndig_dl_iso/i_cmnckt_dgpmon_en_h  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt  com0/cmn_ugt/cldiggt_to_dl_and_iso                  
 com0/cmnlogic/cmndig_dl_iso/o_cmnckt_dgpmon_en_h  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                      
 com0/cmnlogic/od_cmnckt_dgpmon_en_h               output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                      
 com0/cmn_anatop/i_dkl_com_pmon_enablepmon_h       MACRO          com0/vccdig_gt_out_lv  vss             FROM_UPF_CSN           FROM_UPF_CSN           com0/cmnlane                                                      
----------------------------------------------------------------------
END-OF-PROOF
Path 95 Source: lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 96 Source: lane_3/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_4/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_3/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_4/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_3/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt     lane_3/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_3/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_3/datablock                                                       
 lane_4/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_4/datablock                                                       
 lane_4/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 97 Source: lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 98 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 99 Source: lane_14/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_13/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_14/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_13/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_14/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt     lane_14/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_14/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_14/datablock                                                        
 lane_13/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_13/datablock                                                        
 lane_13/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 100 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 101 Source: lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus     lane_4/dl_sus/dl_dig_to_sus_and_iso                  
 lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_sus                                                          
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_4/datablock                                                       
 lane_4/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 102 Source: lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_ugt                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 103 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 104 Source: lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 105 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 106 Source: lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 107 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 108 Source: lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana  lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_14/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_dig_to_ana                                                               
 lane_14/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 109 Source: lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus     lane_9/dl_sus/dl_dig_to_sus_and_iso                  
 lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 110 Source: lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana  lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_5/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_dig_to_ana                                                              
 lane_5/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 111 Source: lane_15/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_14/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_15/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_14/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_15/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt     lane_15/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_15/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_15/datablock                                                        
 lane_14/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_14/datablock                                                        
 lane_14/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 112 Source: lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana  lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_15/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_dig_to_ana                                                               
 lane_15/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 113 Source: lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana  lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_10/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_dig_to_ana                                                               
 lane_10/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 114 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 115 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 116 Source: lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana  lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_9/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_dig_to_ana                                                              
 lane_9/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 117 Source: com0/cmnlogic/uc_unit/final_iram_addr[13] Destin: com0/cmnlogic/uc_unit/ramwrap/final_iram_addr[13]
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit/final_iram_addr[13] -dest com0/cmnlogic/uc_unit/ramwrap/final_iram_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                  Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                                                     SPA_Clamp_Value 
 ------------------------------------------------------ -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ---------------------------------------------------------- ----------------
 com0/cmnlogic/uc_unit/uc_iso_inst/final_iram_addr[13]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ram0                  
 com0/cmnlogic/uc_unit/uc_iso_inst/final_oram_addr[13]  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                             
 com0/cmnlogic/uc_unit/ramwrap/final_iram_addr[13]      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                         
----------------------------------------------------------------------
END-OF-PROOF
Path 118 Source: lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 119 Source: lane_5/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_6/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_5/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_6/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_5/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt     lane_5/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_5/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_5/datablock                                                       
 lane_6/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_6/datablock                                                       
 lane_6/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 120 Source: lane_7/pmd_abuts/i_dfx_left_bscan_ck_int Destin: com0/cmnlogic/i_cpc_cmn_left_abut/ig_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_7/pmd_abuts/i_dfx_left_bscan_ck_int -dest com0/cmnlogic/i_cpc_cmn_left_abut/ig_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_7/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt     lane_7/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_7/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_7/datablock                                                       
 com0/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          com0/cmnlane                                                           
 com0/cmnlogic/ig_dfx_left_bscan_ck                                                                                                     input pin      com0/vccdig_gt_out_lv    vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                           
 com0/cmnlogic/i_cpc_cmn_left_abut/ig_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ugt                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 121 Source: lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 122 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 123 Source: lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_ugt                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 124 Source: lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 125 Source: lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_9/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus     lane_9/dl_sus/dl_dig_to_sus_and_iso                  
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_9/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 126 Source: lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_ugt                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 127 Source: lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 128 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 129 Source: lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana  lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_12/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_dig_to_ana                                                               
 lane_12/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 130 Source: lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 131 Source: lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana  lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_2/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_dig_to_ana                                                              
 lane_2/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 132 Source: lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 133 Source: lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana  lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_3/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_dig_to_ana                                                              
 lane_3/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 134 Source: lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
 lane_8/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                       
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus     lane_8/dl_sus/dl_dig_to_sus_and_iso                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 135 Source: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o Destin: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
Schematic Command: view_schematic -src com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o -dest com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain                    Policy                                                            SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- ------------------------- ----------------------------------------------------------------- ----------------
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o               AND            com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/o                                   output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/o                                                                output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/test_si_from_retimer_uc1[0]                                                                                    output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/test_si_from_retimer_uc1[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_si_from_retimer[0]                                                                                                   boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ramwrap_cmn                  
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_si_to_ram[0]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                                    
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_so_from_ram[0]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0  com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ramwrap_cmn                  
 com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/test_so_to_retimer[0]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc1_ram0                                                                                    
 com0/cmnlogic/uc_unit/ramwrap/test_so_to_retimer[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/uc_unit/test_so_to_retimer[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/a                                                                 input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/ctech_lib_inv_dcszo1/o1      INVERTER       com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/o1                           output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/in                               input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d  FLIP_FLOP      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                                                
----------------------------------------------------------------------
END-OF-PROOF
Path 136 Source: lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 137 Source: lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_ugt                                                          
 lane_1/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_1/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/datablock                                                       
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus     lane_1/dl_sus/dl_dig_to_sus_and_iso                  
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
 lane_1/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_1/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_1/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 138 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 139 Source: lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus     lane_6/dl_sus/dl_dig_to_sus_and_iso                  
 lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_sus                                                          
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                  lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                    lane_6/datablock                                                       
 lane_6/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                       
----------------------------------------------------------------------
END-OF-PROOF
Path 140 Source: lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana  lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_7/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_dig_to_ana                                                              
 lane_7/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 141 Source: lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 142 Source: lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana  lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_4/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_4/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/dl_dig_to_ana                                                              
 lane_4/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
 lane_4/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_4/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_4/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 143 Source: lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus     lane_10/dl_sus/dl_dig_to_sus_and_iso                  
 lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_10/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/dl_sus                                                           
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_10/datablock                                                        
 lane_10/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_10/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_10/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 144 Source: lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_ugt                                                          
 lane_7/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_7/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/datablock                                                       
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus     lane_7/dl_sus/dl_dig_to_sus_and_iso                  
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
 lane_7/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_7/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_7/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 145 Source: lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana  lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_0/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_0/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/dl_dig_to_ana                                                              
 lane_0/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
 lane_0/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_0/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_0/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 146 Source: lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_ugt                                                          
 lane_5/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_5/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/datablock                                                       
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus     lane_5/dl_sus/dl_dig_to_sus_and_iso                  
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
 lane_5/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_5/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_5/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 147 Source: lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_ugt                                                          
 lane_2/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_2/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/datablock                                                       
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus     lane_2/dl_sus/dl_dig_to_sus_and_iso                  
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
 lane_2/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_2/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_2/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 148 Source: lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_ugt                                                           
 lane_12/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus     lane_12/dl_sus/dl_dig_to_sus_and_iso                  
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 149 Source: lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus     lane_12/dl_sus/dl_dig_to_sus_and_iso                  
 lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_12/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/dl_sus                                                           
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_12/datablock                                                        
 lane_12/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_12/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_12/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 150 Source: lane_9/pmd_abuts/i_dfx_left_bscan_ck_int Destin: lane_8/pmd_abuts/i_dfx_left_bscan_ck
Schematic Command: view_schematic -src lane_9/pmd_abuts/i_dfx_left_bscan_ck_int -dest lane_8/pmd_abuts/i_dfx_left_bscan_ck
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power            Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------ --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_9/pmd_abuts/i_dfx_left_bscan_ck_int                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_tx_bscan/o_dfx_ck_bscan_tck  output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/o_dfx_ck_bscan_tck             output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/o_dfx_ck_bscan_tck                                        output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/o_dfx_right_bscan_ck                                                            output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/o_dfx_right_bscan_ck                                                                               output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/dekel_pmd_duo_ins/o_dfx_right_bscan_ck                                                                                                     output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_top/o_dfx_right_bscan_ck                                                                                                     output pin     lane_9/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/datablock                                                       
 lane_9/pmd_abuts/dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt     lane_9/dl_ugt/dl_dig_to_ugt_clk_iso                  
 lane_9/pmd_abuts/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_9/dl_ugt                                                          
 lane_9/o_dfx_right_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_9/datablock                                                       
 lane_8/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_SRSN          FROM_UPF_SRSN          lane_8/datablock                                                       
 lane_8/pmd_abuts/i_dfx_left_bscan_ck                                                                                                     boundary_port  vccdig_lv                vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_ugt                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 151 Source: lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_15/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_ugt                                                           
 lane_15/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_15/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/datablock                                                        
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus     lane_15/dl_sus/dl_dig_to_sus_and_iso                  
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
 lane_15/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_15/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_15/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 152 Source: lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_car_top_ins/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/o_tx_ana_clk_diven[1]                                                                                                     output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/iso_to_ana/i_txclkdiven[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana  lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_13/iso_to_ana/o_txclkdiven[1]                                                                                                     boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_dig_to_ana                                                               
 lane_13/pmd_top/dekel_pmd_duo_ins/txclkdiven[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdiven[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdiven[1]                                                                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdiven[1]                                                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdiven[1]                                                                    input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/d2[1]                                                      input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdiven/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 153 Source: lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] Destin: lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1] -dest lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain                 Policy                                       SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ---------------------- -------------------------------------------- ----------------
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel/Q[1]                                                                                                     SEQ_FF                                                                                                  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_car_top_ins/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/o_tx_ana_clk_div_sel[1]                                                                                                     output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/iso_to_ana/i_txclkdivsel[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana  lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_11/iso_to_ana/o_txclkdivsel[1]                                                                                                     boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_dig_to_ana                                                               
 lane_11/pmd_top/dekel_pmd_duo_ins/txclkdivsel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclkdivsel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clkdivsel[1]                                                                                                     input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clkdivsel[1]                                                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clkdivsel[1]                                                                    input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/d2[1]                                                      input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
 lane_11/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clkdivsel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                                   
----------------------------------------------------------------------
END-OF-PROOF
Path 154 Source: com0/cmnlogic/uc_unit_x16/final_iram_wren Destin: com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_wren
Schematic Command: view_schematic -src com0/cmnlogic/uc_unit_x16/final_iram_wren -dest com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_wren
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                  Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain               Policy                                           SPA_Clamp_Value 
 ------------------------------------------------------ -------------- ---------------------- --------------- ---------------------- ---------------------- -------------------- ------------------------------------------------ ----------------
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_iram_wren  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2                  
 com0/cmnlogic/uc_unit_x16/uc_iso_inst/final_oram_wren  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                   
 com0/cmnlogic/uc_unit_x16/ramwrap/final_iram_wren      input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 155 Source: lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[13] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[13]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[13]                                                                           output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/od_cri_add[13]                                                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/o_cri_addr_lcl[13]                                                                                                 output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/idkl_pmd_icri_addr[13]                                                                                                  input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[13]                                                                                input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[13]                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[13]                                             boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[13]                             input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[13]  input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
Path 156 Source: lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana  lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_6/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_6/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/dl_dig_to_ana                                                              
 lane_6/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
 lane_6/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_6/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_6/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 157 Source: lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] Destin: lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
Schematic Command: view_schematic -src lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[12] -dest lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[12]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_ugt                                                           
 lane_14/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[12]                                                                           output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/acu_top0/od_cri_add[12]                                                                                            output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pcs_acu_glue/o_cri_addr_lcl[12]                                                                                                 output pin     lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/idkl_pmd_icri_addr[12]                                                                                                  input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[12]                                                                                input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[12]                                                     input pin      lane_14/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/datablock                                                        
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[12]                                             boundary_port  lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus     lane_14/dl_sus/dl_dig_to_sus_and_iso                  
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[12]                             input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
 lane_14/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[12]  input pin      lane_14/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_14/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 158 Source: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o Destin: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
Schematic Command: view_schematic -src com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o -dest com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain               Policy                                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- -------------------- ----------------------------------------------------- ----------------
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o               AND            com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/ctech_so_dfx_fscan_latch_out/o                                   output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_ramwrap_gen[59].retiming_ctech/o                                                                output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/test_si_from_retimer_uc2[0]                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/test_si_from_retimer_uc2[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_si_from_retimer[0]                                                                                                boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram0                  
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_si_to_ram[0]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                        
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_so_from_ram[0]                                                                                                    boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram0                  
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_so_to_retimer[0]                                                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                        
 com0/cmnlogic/uc_unit_x16/ramwrap/test_so_to_retimer[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/uc_unit_x16/test_so_to_retimer[0]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/a                                                                 input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/ctech_lib_inv_dcszo1/o1      INVERTER       com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/o1                           output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/in                               input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_0_hookup_gen[59].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d  FLIP_FLOP      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
----------------------------------------------------------------------
END-OF-PROOF
Path 159 Source: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o Destin: com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
Schematic Command: view_schematic -src com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o -dest com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power          Related_Ground  Power_Inference        Ground_Inference       Domain               Policy                                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ---------------------- --------------- ---------------------- ---------------------- -------------------- ----------------------------------------------------- ----------------
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/ctech_lib_dq_dcszo1/o                 AND            com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_ramwrap_gen[60].retiming_ctech/ctech_so_dfx_fscan_latch_out/o                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_ramwrap_gen[60].retiming_ctech/o                                                                  output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/test_si_from_retimer_uc2[1]                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/test_si_from_retimer_uc2[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_si_from_retimer[1]                                                                                                boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram0                  
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_si_to_ram[1]                                                                                                     boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                        
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_so_from_ram[1]                                                                                                    boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2  com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram0                  
 com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/test_so_to_retimer[1]                                                                                                  boundary_port  vccdig_lv              vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmn_ramsus_uc2                                                                        
 com0/cmnlogic/uc_unit_x16/ramwrap/test_so_to_retimer[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/uc_unit_x16/test_so_to_retimer[1]                                                                                                     output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/a                                                                 input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/ctech_lib_inv_dcszo1/o1      INVERTER       com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg_inv/o1                           output pin     com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/in                               input pin      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
 com0/cmnlogic/cmn_retiming_fub/cpc_cmn_retiming_fub_sdi_inst/uc2_ucclk_sdi_1_hookup_gen[60].retiming_ctech/ctech_so_dfx_fscan_retime_ff_reg/ctech_lib_clk_ffb_rstb_dcszo1/d  FLIP_FLOP      com0/vccdig_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  com0/cmnlane                                                                               
----------------------------------------------------------------------
END-OF-PROOF
Path 160 Source: lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] Destin: lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
Schematic Command: view_schematic -src lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[14] -dest lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[14]                                                                          boundary_port  vccdig_lv                  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_ugt                                                           
 lane_13/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[14]                                                                           output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/acu_top0/od_cri_add[14]                                                                                            output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pcs_acu_glue/o_cri_addr_lcl[14]                                                                                                 output pin     lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/idkl_pmd_icri_addr[14]                                                                                                  input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[14]                                                                                input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[14]                                                     input pin      lane_13/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/datablock                                                        
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[14]                                             boundary_port  lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus     lane_13/dl_sus/dl_dig_to_sus_and_iso                  
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[14]                             input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
 lane_13/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[14]  input pin      lane_13/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_13/dl_sus                                                           
----------------------------------------------------------------------
END-OF-PROOF
Path 161 Source: lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] Destin: lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
Schematic Command: view_schematic -src lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1] -dest lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain                Policy                                      SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- --------------------- ------------------------------------------- ----------------
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel/Q[1]                                                                                                     SEQ_FF                                                                                                 lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/dcar_pmd_lane_logic_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/dcar_rtt0_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_car_top_ins/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/o_tx_ana_clk_sel[1]                                                                                                     output pin     lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/iso_to_ana/i_txclksel[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana  lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso                  
 lane_8/iso_to_ana/o_txclksel[1]                                                                                                     boundary_port  lane_8/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/dl_dig_to_ana                                                              
 lane_8/pmd_top/dekel_pmd_duo_ins/txclksel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/txclksel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/idig_tx_clksel[1]                                                                                                     input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/idig_tx_clksel[1]                                                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/idig_tx_clksel[1]                                                                    input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/d2[1]                                                      input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/d2                           input pin      lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
 lane_8/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/i_pmd_lane_dfx_top/i_pmd_lane_tx_dfx_top/i_pmd_lane_tx_dfx_corewell/i_pmd_lane_tx_dfx_corewell_prot/i_dfx_over_idig_tx_clksel/gen_dfxprot[1].i_dfx_prot_mux/ctech_lib_mux_2to1_dcszo1/b  MUX            lane_8/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_8/datablock                                                                  
----------------------------------------------------------------------
END-OF-PROOF
Path 162 Source: lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req Destin: lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
Schematic Command: view_schematic -src lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req -dest lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power              Related_Ground  Power_Inference        Ground_Inference       Domain             Policy                                SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- -------------------------- --------------- ---------------------- ---------------------- ------------------ ------------------------------------- ----------------
 lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_pcs_susclk_req                                        boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/o_pcs_susclk_req                                                            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/pcs_o_acu_pwrmgmt[1]                                                                      output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs_o_acu_pwrmgmt[1]                                                                          output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/is_pcs_susclk_req                                                                                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/is_pcs_susclk_req                                                                      boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus     lane_11/dl_sus/dl_dig_to_sus_and_iso                  
 lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/visaRt_probe_from_acu_suswell_top0[1]                                                  boundary_port  lane_11/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/dl_sus                                                           
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/lane_in[20][1]                                                                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/lane_in[20][1]                                                              input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lane_in[21][1]                       input pin      lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_INDEX_N_2/OUT[1]     INDEX                                                                                                   lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/I_MUX_lane_out/OUT[1]  MUX                                                                                                     lane_11/datablock                                                        
 lane_11/pcs_acu_glue/acu_top0/acu_visa_unit_mux0/mux_body/non_or_pre_gasket.lane_lp[0].mux_stage/lmux.lane_mux/lane_out[1]            output pin     lane_11/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_11/datablock                                                        
----------------------------------------------------------------------
END-OF-PROOF
Path 163 Source: lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] Destin: lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
Schematic Command: view_schematic -src lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/ig_cri_add_int[15] -dest lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]
[Info] REPORT_TRACE_PATHS_HEADER: path info:
 Point                                                                                                     Type           Related_Power             Related_Ground  Power_Inference        Ground_Inference       Domain            Policy                               SPA_Clamp_Value 
 ---------------------------------------------------------------------------------------------------- -------------- ------------------------- --------------- ---------------------- ---------------------- ----------------- ------------------------------------ ----------------
 lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/od_cri_add[15]                                                                          boundary_port  vccdig_lv                 vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_ugt                                                          
 lane_3/pcs_acu_glue/acu_top0/acu_digwell_cri0/od_cri_add[15]                                                                           output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/acu_top0/od_cri_add[15]                                                                                            output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pcs_acu_glue/o_cri_addr_lcl[15]                                                                                                 output pin     lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/idkl_pmd_icri_addr[15]                                                                                                  input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/idkl_pmd_icri_addr[15]                                                                                input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/idkl_pmd_icri_addr_in[15]                                                     input pin      lane_3/vccdig_gt_out_lv   vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/datablock                                                       
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/idkl_pmd_icri_addr[15]                                             boundary_port  lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus     lane_3/dl_sus/dl_dig_to_sus_and_iso                  
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/idkl_pmd_icri_addr[15]                             input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
 lane_3/pmd_top/dekel_pmd_duo_ins/dekel_pmd_lane_rtt0_ins/suswel_ins/suswel_regs_ins/dkl_pmd_lane_suswel_section_regs_ins/cri_addr[15]  input pin      lane_3/vccdsus_gt_out_lv  vss             FROM_UPF_POWER_DOMAIN  FROM_UPF_POWER_DOMAIN  lane_3/dl_sus                                                          
----------------------------------------------------------------------
END-OF-PROOF
