// Seed: 223973838
`celldefine
`define pp_5 0
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  type_7(
      id_3
  );
  assign id_2 = 1;
endmodule
