// Seed: 1450557085
module module_0 (
    input  tri0 id_0,
    input  wire id_1
    , id_9,
    input  tri  id_2,
    input  tri0 id_3,
    output wor  id_4,
    input  tri0 id_5,
    input  tri0 id_6,
    input  wand id_7
);
  wire id_10[1 'b0 : -1];
  assign module_1.id_11 = 0;
  assign id_9 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11
);
  assign id_7 = id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_5,
      id_7,
      id_5,
      id_5,
      id_9
  );
endmodule
