library verilog;
use verilog.vl_types.all;
entity MyPC_tb is
end MyPC_tb;
