#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d27ff0 .scope module, "instructionwrapperTest" "instructionwrapperTest" 2 7;
 .timescale -9 -12;
v0x1d969b0_0 .var "Instructions", 31 0;
RS_0x7f36103fa048 .resolv tri, L_0x1d97ca0, L_0x1d98150, L_0x1d98290;
v0x1d96b20_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  3 drivers
v0x1d96be0_0 .net "Rd", 4 0, L_0x1d98580;  1 drivers
RS_0x7f36103fa078 .resolv tri, L_0x1d97d40, L_0x1d98440;
v0x1d96c80_0 .net8 "Rs", 4 0, RS_0x7f36103fa078;  2 drivers
RS_0x7f36103fa0a8 .resolv tri, L_0x1d97e70, L_0x1d984e0;
v0x1d96d40_0 .net8 "Rt", 4 0, RS_0x7f36103fa0a8;  2 drivers
v0x1d96e50_0 .net "addr", 25 0, L_0x1d981f0;  1 drivers
v0x1d96f60_0 .net "alu_control", 0 0, v0x1d924e0_0;  1 drivers
v0x1d97050_0 .net "alu_src", 2 0, v0x1d925a0_0;  1 drivers
v0x1d97160_0 .net "branchE", 0 0, v0x1d92690_0;  1 drivers
v0x1d97290_0 .net "branchNE", 0 0, v0x1d92750_0;  1 drivers
v0x1d97380_0 .net "funct", 5 0, L_0x1d986c0;  1 drivers
v0x1d97440_0 .net "imm", 15 0, L_0x1d97fa0;  1 drivers
v0x1d97550_0 .net "jump", 0 0, v0x1d92920_0;  1 drivers
v0x1d97640_0 .net "jumpLink", 0 0, v0x1d929c0_0;  1 drivers
v0x1d97730_0 .net "jumpReg", 0 0, v0x1d92a80_0;  1 drivers
v0x1d97820_0 .net "memToReg", 0 0, v0x1d92bd0_0;  1 drivers
v0x1d97910_0 .net "mem_write", 0 0, v0x1d92c90_0;  1 drivers
v0x1d97ac0_0 .net "regDst", 0 0, v0x1d92d50_0;  1 drivers
v0x1d97bb0_0 .net "reg_write", 0 0, v0x1d92e10_0;  1 drivers
S_0x1d5e600 .scope module, "instructionwrapper" "instructionwrapper" 2 17, 3 7 0, S_0x1d27ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instructions"
    .port_info 1 /OUTPUT 5 "Rs"
    .port_info 2 /OUTPUT 5 "Rd"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "shift"
    .port_info 5 /OUTPUT 16 "imm"
    .port_info 6 /OUTPUT 6 "Op"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 26 "addr"
    .port_info 9 /OUTPUT 3 "alu_src"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "jumpLink"
    .port_info 12 /OUTPUT 1 "jumpReg"
    .port_info 13 /OUTPUT 1 "branchE"
    .port_info 14 /OUTPUT 1 "branchNE"
    .port_info 15 /OUTPUT 1 "mem_write"
    .port_info 16 /OUTPUT 1 "alu_control"
    .port_info 17 /OUTPUT 1 "reg_write"
    .port_info 18 /OUTPUT 1 "regDst"
    .port_info 19 /OUTPUT 1 "memToReg"
v0x1d930e0_0 .net "Instructions", 31 0, v0x1d969b0_0;  1 drivers
v0x1d931c0_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  alias, 3 drivers
v0x1d93310_0 .net "Rd", 4 0, L_0x1d98580;  alias, 1 drivers
v0x1d93410_0 .net8 "Rs", 4 0, RS_0x7f36103fa078;  alias, 2 drivers
v0x1d934b0_0 .net8 "Rt", 4 0, RS_0x7f36103fa0a8;  alias, 2 drivers
v0x1d935c0_0 .net "addr", 25 0, L_0x1d981f0;  alias, 1 drivers
v0x1d93680_0 .net "alu_control", 0 0, v0x1d924e0_0;  alias, 1 drivers
v0x1d93720_0 .net "alu_src", 2 0, v0x1d925a0_0;  alias, 1 drivers
v0x1d937c0_0 .net "branchE", 0 0, v0x1d92690_0;  alias, 1 drivers
v0x1d93920_0 .net "branchNE", 0 0, v0x1d92750_0;  alias, 1 drivers
v0x1d939f0_0 .net "funct", 5 0, L_0x1d986c0;  alias, 1 drivers
v0x1d93a90_0 .net "imm", 15 0, L_0x1d97fa0;  alias, 1 drivers
v0x1d93b30_0 .net "jump", 0 0, v0x1d92920_0;  alias, 1 drivers
v0x1d93c00_0 .net "jumpLink", 0 0, v0x1d929c0_0;  alias, 1 drivers
v0x1d93cd0_0 .net "jumpReg", 0 0, v0x1d92a80_0;  alias, 1 drivers
v0x1d93da0_0 .net "memToReg", 0 0, v0x1d92bd0_0;  alias, 1 drivers
v0x1d93e70_0 .net "mem_write", 0 0, v0x1d92c90_0;  alias, 1 drivers
v0x1d94020_0 .net "regDst", 0 0, v0x1d92d50_0;  alias, 1 drivers
v0x1d940c0_0 .net "reg_write", 0 0, v0x1d92e10_0;  alias, 1 drivers
v0x1d94160_0 .net "shift", 4 0, L_0x1d98620;  1 drivers
S_0x1d3a740 .scope module, "instructionReadIType" "instructionReadIType" 3 23, 4 3 0, S_0x1d5e600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 5 "Rs"
    .port_info 4 /OUTPUT 5 "Rt"
v0x1d07bc0_0 .net "Instruction", 31 0, v0x1d969b0_0;  alias, 1 drivers
v0x1d90c60_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  alias, 3 drivers
v0x1d90d40_0 .net8 "Rs", 4 0, RS_0x7f36103fa078;  alias, 2 drivers
v0x1d90e30_0 .net8 "Rt", 4 0, RS_0x7f36103fa0a8;  alias, 2 drivers
v0x1d90f10_0 .net "imm", 15 0, L_0x1d97fa0;  alias, 1 drivers
L_0x1d97ca0 .part v0x1d969b0_0, 26, 6;
L_0x1d97d40 .part v0x1d969b0_0, 21, 5;
L_0x1d97e70 .part v0x1d969b0_0, 16, 5;
L_0x1d97fa0 .part v0x1d969b0_0, 0, 16;
S_0x1d910e0 .scope module, "instructionReadJType" "instructionReadJType" 3 31, 5 2 0, S_0x1d5e600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 26 "addr"
v0x1d91320_0 .net "Instruction", 31 0, v0x1d969b0_0;  alias, 1 drivers
v0x1d91400_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  alias, 3 drivers
v0x1d914d0_0 .net "addr", 25 0, L_0x1d981f0;  alias, 1 drivers
L_0x1d98150 .part v0x1d969b0_0, 26, 6;
L_0x1d981f0 .part v0x1d969b0_0, 0, 26;
S_0x1d91620 .scope module, "instructionReadRType" "instructionReadRType" 3 37, 6 1 0, S_0x1d5e600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 6 "Op"
    .port_info 2 /OUTPUT 5 "Rs"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "Rd"
    .port_info 5 /OUTPUT 5 "shift"
    .port_info 6 /OUTPUT 6 "funct"
v0x1d91910_0 .net "Instruction", 31 0, v0x1d969b0_0;  alias, 1 drivers
v0x1d91a00_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  alias, 3 drivers
v0x1d91b10_0 .net "Rd", 4 0, L_0x1d98580;  alias, 1 drivers
v0x1d91bd0_0 .net8 "Rs", 4 0, RS_0x7f36103fa078;  alias, 2 drivers
v0x1d91c90_0 .net8 "Rt", 4 0, RS_0x7f36103fa0a8;  alias, 2 drivers
v0x1d91d80_0 .net "funct", 5 0, L_0x1d986c0;  alias, 1 drivers
v0x1d91e40_0 .net "shift", 4 0, L_0x1d98620;  alias, 1 drivers
L_0x1d98290 .part v0x1d969b0_0, 26, 6;
L_0x1d98440 .part v0x1d969b0_0, 21, 5;
L_0x1d984e0 .part v0x1d969b0_0, 16, 5;
L_0x1d98580 .part v0x1d969b0_0, 11, 5;
L_0x1d98620 .part v0x1d969b0_0, 6, 5;
L_0x1d986c0 .part v0x1d969b0_0, 0, 6;
S_0x1d92040 .scope module, "instructiondecode" "instructiondecode" 3 47, 7 32 0, S_0x1d5e600;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 3 "alu_src"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jumpLink"
    .port_info 5 /OUTPUT 1 "jumpReg"
    .port_info 6 /OUTPUT 1 "branchE"
    .port_info 7 /OUTPUT 1 "branchNE"
    .port_info 8 /OUTPUT 1 "mem_write"
    .port_info 9 /OUTPUT 1 "alu_control"
    .port_info 10 /OUTPUT 1 "reg_write"
    .port_info 11 /OUTPUT 1 "regDst"
    .port_info 12 /OUTPUT 1 "memToReg"
v0x1d92400_0 .net8 "Op", 5 0, RS_0x7f36103fa048;  alias, 3 drivers
v0x1d924e0_0 .var "alu_control", 0 0;
v0x1d925a0_0 .var "alu_src", 2 0;
v0x1d92690_0 .var "branchE", 0 0;
v0x1d92750_0 .var "branchNE", 0 0;
v0x1d92860_0 .net "funct", 5 0, L_0x1d986c0;  alias, 1 drivers
v0x1d92920_0 .var "jump", 0 0;
v0x1d929c0_0 .var "jumpLink", 0 0;
v0x1d92a80_0 .var "jumpReg", 0 0;
v0x1d92bd0_0 .var "memToReg", 0 0;
v0x1d92c90_0 .var "mem_write", 0 0;
v0x1d92d50_0 .var "regDst", 0 0;
v0x1d92e10_0 .var "reg_write", 0 0;
E_0x1d91820 .event edge, v0x1d90c60_0;
S_0x1d94420 .scope task, "testValuesA" "testValuesA" 2 39, 2 39 0, S_0x1d27ff0;
 .timescale -9 -12;
v0x1d945a0_0 .var "Op", 5 0;
v0x1d94640_0 .var "exp_Op", 5 0;
TD_instructionwrapperTest.testValuesA ;
    %load/vec4 v0x1d945a0_0;
    %load/vec4 v0x1d94640_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 43 "$display", "Correct OP code" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 46 "$display", "Incorrect OP code:" {0 0 0};
    %vpi_call 2 47 "$display", v0x1d945a0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x1d94720 .scope task, "testValuesB" "testValuesB" 2 52, 2 52 0, S_0x1d27ff0;
 .timescale -9 -12;
v0x1d94920_0 .var "Rd", 4 0;
v0x1d94a00_0 .var "Rs", 4 0;
v0x1d94ae0_0 .var "Rt", 4 0;
v0x1d94bd0_0 .var "exp_imm", 15 0;
v0x1d94cb0_0 .var "exp_rd", 4 0;
v0x1d94de0_0 .var "exp_rs", 4 0;
v0x1d94ec0_0 .var "exp_rt", 4 0;
v0x1d94fa0_0 .var "imm", 15 0;
TD_instructionwrapperTest.testValuesB ;
    %load/vec4 v0x1d94a00_0;
    %load/vec4 v0x1d94de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1d94ae0_0;
    %load/vec4 v0x1d94ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d94920_0;
    %load/vec4 v0x1d94cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d94fa0_0;
    %load/vec4 v0x1d94bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 57 "$display", "Correct RS, RT, imm, and RD" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 60 "$display", "Incorrect RS, RT, imm and RD:" {0 0 0};
    %vpi_call 2 61 "$display", v0x1d94a00_0 {0 0 0};
    %vpi_call 2 62 "$display", v0x1d94ae0_0 {0 0 0};
    %vpi_call 2 63 "$display", v0x1d94fa0_0 {0 0 0};
    %vpi_call 2 64 "$display", v0x1d94920_0 {0 0 0};
T_1.3 ;
    %end;
S_0x1d95080 .scope task, "testValuesC" "testValuesC" 2 69, 2 69 0, S_0x1d27ff0;
 .timescale -9 -12;
v0x1d95250_0 .var "addr", 25 0;
v0x1d95350_0 .var "alu_src", 2 0;
v0x1d95430_0 .var "exp_addr", 25 0;
v0x1d954f0_0 .var "exp_alu_src", 2 0;
v0x1d955d0_0 .var "exp_jump", 0 0;
v0x1d956e0_0 .var "exp_jumpLink", 0 0;
v0x1d957a0_0 .var "jump", 0 0;
v0x1d95860_0 .var "jumpLink", 0 0;
TD_instructionwrapperTest.testValuesC ;
    %load/vec4 v0x1d95250_0;
    %load/vec4 v0x1d95430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1d95350_0;
    %load/vec4 v0x1d954f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d957a0_0;
    %load/vec4 v0x1d955d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d95860_0;
    %load/vec4 v0x1d956e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 75 "$display", "Correct addr, alu_src, jump, jumpLink " {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 78 "$display", "Incorrect addr, alu_src, jump, jumpLink:" {0 0 0};
    %vpi_call 2 79 "$display", v0x1d95250_0 {0 0 0};
    %vpi_call 2 80 "$display", v0x1d95350_0 {0 0 0};
    %vpi_call 2 81 "$display", v0x1d957a0_0 {0 0 0};
    %vpi_call 2 82 "$display", v0x1d95860_0 {0 0 0};
T_2.5 ;
    %end;
S_0x1d95920 .scope task, "testValuesD" "testValuesD" 2 87, 2 87 0, S_0x1d27ff0;
 .timescale -9 -12;
v0x1d95b40_0 .var "alu_control", 0 0;
v0x1d95c20_0 .var "branchE", 0 0;
v0x1d95ce0_0 .var "branchNE", 0 0;
v0x1d95d80_0 .var "exp_alu_control", 0 0;
v0x1d95e40_0 .var "exp_branchE", 0 0;
v0x1d95f50_0 .var "exp_branchNE", 0 0;
v0x1d96010_0 .var "exp_mem_write", 0 0;
v0x1d960d0_0 .var "mem_write", 0 0;
TD_instructionwrapperTest.testValuesD ;
    %load/vec4 v0x1d95c20_0;
    %load/vec4 v0x1d95e40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1d95ce0_0;
    %load/vec4 v0x1d95f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d960d0_0;
    %load/vec4 v0x1d96010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d95b40_0;
    %load/vec4 v0x1d95d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 2 91 "$display", "Correct branchE, branchNE, mem_write, alu_control  " {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 94 "$display", "IncorrectbranchE, branchNE, mem_write, alu_control" {0 0 0};
    %vpi_call 2 95 "$display", v0x1d95c20_0 {0 0 0};
    %vpi_call 2 96 "$display", v0x1d95ce0_0 {0 0 0};
    %vpi_call 2 97 "$display", v0x1d960d0_0 {0 0 0};
    %vpi_call 2 98 "$display", v0x1d95b40_0 {0 0 0};
T_3.7 ;
    %end;
S_0x1d96190 .scope task, "testValuesE" "testValuesE" 2 104, 2 104 0, S_0x1d27ff0;
 .timescale -9 -12;
v0x1d96360_0 .var "exp_jumpReg", 0 0;
v0x1d96440_0 .var "exp_memToReg", 0 0;
v0x1d96500_0 .var "exp_regDst", 0 0;
v0x1d965a0_0 .var "exp_reg_write", 0 0;
v0x1d96660_0 .var "jumpReg", 0 0;
v0x1d96770_0 .var "memToReg", 0 0;
v0x1d96830_0 .var "regDst", 0 0;
v0x1d968f0_0 .var "reg_write", 0 0;
TD_instructionwrapperTest.testValuesE ;
    %load/vec4 v0x1d968f0_0;
    %load/vec4 v0x1d965a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1d96830_0;
    %load/vec4 v0x1d96500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1d96770_0;
    %load/vec4 v0x1d96440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 108 "$display", "Correct reg_write, regDst, memToReg  " {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 111 "$display", "Incorrect reg_write, regDst, memToReg" {0 0 0};
    %vpi_call 2 112 "$display", v0x1d968f0_0 {0 0 0};
    %vpi_call 2 113 "$display", v0x1d96830_0 {0 0 0};
    %vpi_call 2 114 "$display", v0x1d96770_0 {0 0 0};
    %vpi_call 2 115 "$display", v0x1d96660_0 {0 0 0};
T_4.9 ;
    %end;
    .scope S_0x1d92040;
T_5 ;
    %wait E_0x1d91820;
    %load/vec4 v0x1d92400_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x1d92860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92750_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d925a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d924e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d92bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d92d50_0, 0, 1;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1d27ff0;
T_6 ;
    %pushi/vec4 201326599, 0, 32;
    %store/vec4 v0x1d969b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x1d94640_0, 0, 6;
    %load/vec4 v0x1d96b20_0;
    %store/vec4 v0x1d945a0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x1d94420;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1d94de0_0, 0, 5;
    %load/vec4 v0x1d96c80_0;
    %store/vec4 v0x1d94a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1d94ec0_0, 0, 5;
    %load/vec4 v0x1d96d40_0;
    %store/vec4 v0x1d94ae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1d94cb0_0, 0, 5;
    %load/vec4 v0x1d96be0_0;
    %store/vec4 v0x1d94920_0, 0, 5;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x1d94bd0_0, 0, 16;
    %load/vec4 v0x1d97440_0;
    %store/vec4 v0x1d94fa0_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x1d94720;
    %join;
    %pushi/vec4 7, 0, 26;
    %store/vec4 v0x1d95430_0, 0, 26;
    %load/vec4 v0x1d96e50_0;
    %store/vec4 v0x1d95250_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d954f0_0, 0, 3;
    %load/vec4 v0x1d97050_0;
    %store/vec4 v0x1d95350_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d955d0_0, 0, 1;
    %load/vec4 v0x1d97550_0;
    %store/vec4 v0x1d957a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d956e0_0, 0, 1;
    %load/vec4 v0x1d97640_0;
    %store/vec4 v0x1d95860_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x1d95080;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95c20_0, 0, 1;
    %load/vec4 v0x1d97160_0;
    %store/vec4 v0x1d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95ce0_0, 0, 1;
    %load/vec4 v0x1d97290_0;
    %store/vec4 v0x1d95f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d960d0_0, 0, 1;
    %load/vec4 v0x1d97910_0;
    %store/vec4 v0x1d96010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95b40_0, 0, 1;
    %load/vec4 v0x1d96f60_0;
    %store/vec4 v0x1d95d80_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x1d95920;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d968f0_0, 0, 1;
    %load/vec4 v0x1d97bb0_0;
    %store/vec4 v0x1d965a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96830_0, 0, 1;
    %load/vec4 v0x1d97ac0_0;
    %store/vec4 v0x1d96440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96500_0, 0, 1;
    %load/vec4 v0x1d97820_0;
    %store/vec4 v0x1d96770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96360_0, 0, 1;
    %load/vec4 v0x1d97730_0;
    %store/vec4 v0x1d96660_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x1d96190;
    %join;
    %vpi_call 2 145 "$display", "END TEST 1 ---------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 541188096, 0, 32;
    %store/vec4 v0x1d969b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x1d94640_0, 0, 6;
    %load/vec4 v0x1d96b20_0;
    %store/vec4 v0x1d945a0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x1d94420;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1d94de0_0, 0, 5;
    %load/vec4 v0x1d96c80_0;
    %store/vec4 v0x1d94a00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1d94ec0_0, 0, 5;
    %load/vec4 v0x1d96d40_0;
    %store/vec4 v0x1d94ae0_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x1d94cb0_0, 0, 5;
    %load/vec4 v0x1d96be0_0;
    %store/vec4 v0x1d94920_0, 0, 5;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x1d94bd0_0, 0, 16;
    %load/vec4 v0x1d97440_0;
    %store/vec4 v0x1d94fa0_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x1d94720;
    %join;
    %pushi/vec4 4317184, 0, 26;
    %store/vec4 v0x1d95430_0, 0, 26;
    %load/vec4 v0x1d96e50_0;
    %store/vec4 v0x1d95250_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d954f0_0, 0, 3;
    %load/vec4 v0x1d97050_0;
    %store/vec4 v0x1d95350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d955d0_0, 0, 1;
    %load/vec4 v0x1d97550_0;
    %store/vec4 v0x1d957a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d956e0_0, 0, 1;
    %load/vec4 v0x1d97640_0;
    %store/vec4 v0x1d95860_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x1d95080;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95c20_0, 0, 1;
    %load/vec4 v0x1d97160_0;
    %store/vec4 v0x1d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95ce0_0, 0, 1;
    %load/vec4 v0x1d97290_0;
    %store/vec4 v0x1d95f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d960d0_0, 0, 1;
    %load/vec4 v0x1d97910_0;
    %store/vec4 v0x1d96010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95b40_0, 0, 1;
    %load/vec4 v0x1d96f60_0;
    %store/vec4 v0x1d95d80_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x1d95920;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d968f0_0, 0, 1;
    %load/vec4 v0x1d97bb0_0;
    %store/vec4 v0x1d965a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96830_0, 0, 1;
    %load/vec4 v0x1d97ac0_0;
    %store/vec4 v0x1d96440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96500_0, 0, 1;
    %load/vec4 v0x1d97820_0;
    %store/vec4 v0x1d96770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96360_0, 0, 1;
    %load/vec4 v0x1d97730_0;
    %store/vec4 v0x1d96660_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x1d96190;
    %join;
    %vpi_call 2 167 "$display", "END TEST 2 ---------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2353127424, 0, 32;
    %store/vec4 v0x1d969b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1d94640_0, 0, 6;
    %load/vec4 v0x1d96b20_0;
    %store/vec4 v0x1d945a0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x1d94420;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1d94de0_0, 0, 5;
    %load/vec4 v0x1d96c80_0;
    %store/vec4 v0x1d94a00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1d94ec0_0, 0, 5;
    %load/vec4 v0x1d96d40_0;
    %store/vec4 v0x1d94ae0_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x1d94cb0_0, 0, 5;
    %load/vec4 v0x1d96be0_0;
    %store/vec4 v0x1d94920_0, 0, 5;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x1d94bd0_0, 0, 16;
    %load/vec4 v0x1d97440_0;
    %store/vec4 v0x1d94fa0_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x1d94720;
    %join;
    %pushi/vec4 4317184, 0, 26;
    %store/vec4 v0x1d95430_0, 0, 26;
    %load/vec4 v0x1d96e50_0;
    %store/vec4 v0x1d95250_0, 0, 26;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d954f0_0, 0, 3;
    %load/vec4 v0x1d97050_0;
    %store/vec4 v0x1d95350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d955d0_0, 0, 1;
    %load/vec4 v0x1d97550_0;
    %store/vec4 v0x1d957a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d956e0_0, 0, 1;
    %load/vec4 v0x1d97640_0;
    %store/vec4 v0x1d95860_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x1d95080;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95c20_0, 0, 1;
    %load/vec4 v0x1d97160_0;
    %store/vec4 v0x1d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95ce0_0, 0, 1;
    %load/vec4 v0x1d97290_0;
    %store/vec4 v0x1d95f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d960d0_0, 0, 1;
    %load/vec4 v0x1d97910_0;
    %store/vec4 v0x1d96010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95b40_0, 0, 1;
    %load/vec4 v0x1d96f60_0;
    %store/vec4 v0x1d95d80_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x1d95920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d968f0_0, 0, 1;
    %load/vec4 v0x1d97bb0_0;
    %store/vec4 v0x1d965a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96830_0, 0, 1;
    %load/vec4 v0x1d97ac0_0;
    %store/vec4 v0x1d96440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96500_0, 0, 1;
    %load/vec4 v0x1d97820_0;
    %store/vec4 v0x1d96770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96360_0, 0, 1;
    %load/vec4 v0x1d97730_0;
    %store/vec4 v0x1d96660_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x1d96190;
    %join;
    %vpi_call 2 193 "$display", "END TEST 3 ---------------------------------------------" {0 0 0};
    %pushi/vec4 6424584, 0, 32;
    %store/vec4 v0x1d969b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1d94640_0, 0, 6;
    %load/vec4 v0x1d96b20_0;
    %store/vec4 v0x1d945a0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x1d94420;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1d94de0_0, 0, 5;
    %load/vec4 v0x1d96c80_0;
    %store/vec4 v0x1d94a00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1d94ec0_0, 0, 5;
    %load/vec4 v0x1d96d40_0;
    %store/vec4 v0x1d94ae0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1d94cb0_0, 0, 5;
    %load/vec4 v0x1d96be0_0;
    %store/vec4 v0x1d94920_0, 0, 5;
    %pushi/vec4 2056, 0, 16;
    %store/vec4 v0x1d94bd0_0, 0, 16;
    %load/vec4 v0x1d97440_0;
    %store/vec4 v0x1d94fa0_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x1d94720;
    %join;
    %pushi/vec4 6424584, 0, 26;
    %store/vec4 v0x1d95430_0, 0, 26;
    %load/vec4 v0x1d96e50_0;
    %store/vec4 v0x1d95250_0, 0, 26;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d954f0_0, 0, 3;
    %load/vec4 v0x1d97050_0;
    %store/vec4 v0x1d95350_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d955d0_0, 0, 1;
    %load/vec4 v0x1d97550_0;
    %store/vec4 v0x1d957a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d956e0_0, 0, 1;
    %load/vec4 v0x1d97640_0;
    %store/vec4 v0x1d95860_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x1d95080;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95c20_0, 0, 1;
    %load/vec4 v0x1d97160_0;
    %store/vec4 v0x1d95e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95ce0_0, 0, 1;
    %load/vec4 v0x1d97290_0;
    %store/vec4 v0x1d95f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d960d0_0, 0, 1;
    %load/vec4 v0x1d97910_0;
    %store/vec4 v0x1d96010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95b40_0, 0, 1;
    %load/vec4 v0x1d96f60_0;
    %store/vec4 v0x1d95d80_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x1d95920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d968f0_0, 0, 1;
    %load/vec4 v0x1d97bb0_0;
    %store/vec4 v0x1d965a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96830_0, 0, 1;
    %load/vec4 v0x1d97ac0_0;
    %store/vec4 v0x1d96440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96500_0, 0, 1;
    %load/vec4 v0x1d97820_0;
    %store/vec4 v0x1d96770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96360_0, 0, 1;
    %load/vec4 v0x1d97730_0;
    %store/vec4 v0x1d96660_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x1d96190;
    %join;
    %vpi_call 2 214 "$display", "END TEST 4 ---------------------------------------------" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "instructionwrapper.t.v";
    "./instructionwrapper.v";
    "./instructionReadIType.v";
    "./instructionReadJType.v";
    "./instructionReadRType.v";
    "./instructiondecode.v";
