Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug  4 20:23:41 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.211        0.000                      0                 1125        0.145        0.000                      0                 1125        3.000        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.211        0.000                      0                 1125        0.145        0.000                      0                 1125        3.000        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.302ns (20.815%)  route 4.953ns (79.185%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.078     6.514    fsm0/out_reg[0]_0
    SLICE_X92Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  fsm0/out_tmp0_i_16__1/O
                         net (fo=2, routed)           0.590     7.228    multp0/A[16]
    DSP48_X3Y21          DSP48E1                                      r  multp0/out_tmp0__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y21          DSP48E1                                      r  multp0/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y21          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     7.439    multp0/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.302ns (20.549%)  route 5.034ns (79.451%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.078     6.514    fsm0/out_reg[0]_0
    SLICE_X92Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  fsm0/out_tmp0_i_16__1/O
                         net (fo=2, routed)           0.671     7.309    multp0/A[16]
    DSP48_X3Y20          DSP48E1                                      r  multp0/out_tmp0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y20          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     7.527    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.302ns (20.947%)  route 4.914ns (79.053%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.100     6.536    fsm0/out_reg[0]_0
    SLICE_X93Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.660 r  fsm0/out_tmp_reg_i_2__1/O
                         net (fo=1, routed)           0.529     7.189    multp0/out_tmp_reg_0[13]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.302ns (20.689%)  route 4.991ns (79.311%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          0.812     6.248    C_i_j0/out_tmp0__0
    SLICE_X88Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.372 r  C_i_j0/out_tmp0__0_i_8__1/O
                         net (fo=1, routed)           0.895     7.266    multp0/out_tmp0__0_0[9]
    DSP48_X3Y21          DSP48E1                                      r  multp0/out_tmp0__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y21          DSP48E1                                      r  multp0/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y21          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     7.527    multp0/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.302ns (21.030%)  route 4.889ns (78.970%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.070     6.507    fsm0/out_reg[0]_0
    SLICE_X92Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.631 r  fsm0/out_tmp_reg_i_9__1/O
                         net (fo=1, routed)           0.534     7.164    multp0/out_tmp_reg_0[6]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 1.302ns (21.042%)  route 4.886ns (78.958%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.082     6.519    fsm0/out_reg[0]_0
    SLICE_X92Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  fsm0/out_tmp_reg_i_13__1/O
                         net (fo=1, routed)           0.518     7.161    multp0/out_tmp_reg_0[2]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.302ns (21.044%)  route 4.885ns (78.956%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.032     6.468    fsm0/out_reg[0]_0
    SLICE_X92Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.592 r  fsm0/out_tmp_reg_i_10__1/O
                         net (fo=1, routed)           0.568     7.160    multp0/out_tmp_reg_0[5]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.302ns (21.072%)  route 4.877ns (78.928%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.058     6.494    fsm0/out_reg[0]_0
    SLICE_X92Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.618 r  fsm0/out_tmp_reg_i_7__1/O
                         net (fo=1, routed)           0.534     7.152    multp0/out_tmp_reg_0[8]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.302ns (21.080%)  route 4.874ns (78.920%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          0.679     6.115    C_i_j0/out_tmp0__0
    SLICE_X88Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.239 r  C_i_j0/out_tmp0_i_15__1/O
                         net (fo=1, routed)           0.910     7.149    multp0/B[0]
    DSP48_X3Y20          DSP48E1                                      r  multp0/out_tmp0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y20          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.302ns (21.130%)  route 4.860ns (78.870%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    cond_stored1/clk
    SLICE_X47Y50         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=10, routed)          0.874     2.303    fsm5/cond_stored1_out
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.146     2.449 f  fsm5/out[0]_i_2__4/O
                         net (fo=5, routed)           0.332     2.781    fsm6/out_reg[0]_6
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.328     3.109 f  fsm6/out[3]_i_4__4/O
                         net (fo=8, routed)           1.205     4.314    fsm1/out_reg[3]_2
    SLICE_X67Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.438 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=105, routed)         0.875     5.312    fsm0/incr1_left1
    SLICE_X81Y50         LUT5 (Prop_lut5_I2_O)        0.124     5.436 f  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.047     6.483    fsm0/out_reg[0]_0
    SLICE_X93Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.607 r  fsm0/out_tmp_reg_i_12__1/O
                         net (fo=1, routed)           0.528     7.135    multp0/out_tmp_reg_0[3]
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=412, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y22          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y22          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.393%)  route 0.100ns (41.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp0/clk
    SLICE_X47Y50         FDRE                                         r  multp0/out_tmp_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[2]__0/Q
                         net (fo=1, routed)           0.100     0.652    multp0/out_tmp_reg[2]__0_n_0
    SLICE_X45Y49         FDRE                                         r  multp0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp0/clk
    SLICE_X45Y49         FDRE                                         r  multp0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.075     0.507    multp0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y53         FDRE                                         r  multp2/out_tmp_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[4]__0/Q
                         net (fo=1, routed)           0.102     0.653    multp2/out_tmp_reg[4]__0_n_0
    SLICE_X38Y53         FDRE                                         r  multp2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp2/clk
    SLICE_X38Y53         FDRE                                         r  multp2/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.052     0.484    multp2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 multp2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X35Y54         FDRE                                         r  multp2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[18]/Q
                         net (fo=1, routed)           0.130     0.681    v0/Q[18]
    SLICE_X36Y54         FDRE                                         r  v0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    v0/clk
    SLICE_X36Y54         FDRE                                         r  v0/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.076     0.508    v0/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X35Y53         FDRE                                         r  multp2/out_tmp_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[0]__0/Q
                         net (fo=1, routed)           0.116     0.667    multp2/out_tmp_reg[0]__0_n_0
    SLICE_X34Y53         FDRE                                         r  multp2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp2/clk
    SLICE_X34Y53         FDRE                                         r  multp2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059     0.491    multp2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp0/clk
    SLICE_X48Y53         FDRE                                         r  multp0/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.130     0.681    multp0/out_tmp_reg[12]__0_n_0
    SLICE_X44Y53         FDRE                                         r  multp0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp0/clk
    SLICE_X44Y53         FDRE                                         r  multp0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 multp2/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X35Y54         FDRE                                         r  multp2/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[16]/Q
                         net (fo=1, routed)           0.132     0.683    v0/Q[16]
    SLICE_X37Y54         FDRE                                         r  v0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    v0/clk
    SLICE_X37Y54         FDRE                                         r  v0/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X35Y53         FDRE                                         r  multp2/out_tmp_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[3]__0/Q
                         net (fo=1, routed)           0.116     0.667    multp2/out_tmp_reg[3]__0_n_0
    SLICE_X34Y53         FDRE                                         r  multp2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp2/clk
    SLICE_X34Y53         FDRE                                         r  multp2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.052     0.484    multp2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 multp2/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X35Y54         FDRE                                         r  multp2/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[17]/Q
                         net (fo=1, routed)           0.132     0.683    v0/Q[17]
    SLICE_X37Y54         FDRE                                         r  v0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    v0/clk
    SLICE_X37Y54         FDRE                                         r  v0/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.066     0.498    v0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 multp1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp1/clk
    SLICE_X26Y50         FDRE                                         r  multp1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp1/out_reg[15]/Q
                         net (fo=1, routed)           0.116     0.690    tmp0/Q[15]
    SLICE_X31Y50         FDRE                                         r  tmp0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    tmp0/clk
    SLICE_X31Y50         FDRE                                         r  tmp0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.072     0.504    tmp0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.410     0.410    multp2/clk
    SLICE_X36Y57         FDRE                                         r  multp2/out_tmp_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp2/out_tmp_reg[8]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp2/out_tmp_reg[8]__0_n_0
    SLICE_X37Y55         FDRE                                         r  multp2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.432     0.432    multp2/clk
    SLICE_X37Y55         FDRE                                         r  multp2/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    multp2/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   multp1/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y18   multp2/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y20   multp0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y22   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y17   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y23   multp2/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X80Y50  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X81Y51  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X80Y52  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X80Y52  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y50  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y51  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y53  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y52  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X83Y51  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y50  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y50  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y51  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y52  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y53  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X81Y52  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X83Y51  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X80Y50  C_i_j0/out_reg[18]/C



