// Seed: 149887129
module module_0 (
    output tri0 id_0,
    input wire id_1,
    id_10,
    input tri id_2,
    input wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply0 id_8
);
  uwire id_11 = -1'd0, id_12 = 1;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output supply1 id_10,
    output wor id_11,
    output tri1 id_12
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8,
      id_7,
      id_11,
      id_8,
      id_7,
      id_6,
      id_10
  );
endmodule
