WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500096 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 02 min 01 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 02 min 01 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 18695252 heartbeat IPC: 0.6175 cumulative IPC: 0.6175 (Simulation time: 00 hr 05 min 51 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 16195158 cumulative IPC: 0.6175 (Simulation time: 00 hr 05 min 51 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 16195158 cumulative IPC: 0.6175 (Simulation time: 00 hr 05 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_23B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6175 instructions: 10000002 cycles: 16195158
CPU 0 Branch Prediction Accuracy: 82.05% MPKI: 34.28 Average ROB Occupancy at Mispredict: 11.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 34.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     263639 HIT:     240906 MISS:      22733
LLC LOAD         ACCESS:     193125 HIT:     170566 MISS:      22559
LLC RFO          ACCESS:       1455 HIT:       1409 MISS:         46
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      67252 HIT:      67251 MISS:          1
LLC TRANSLATION  ACCESS:       1807 HIT:       1680 MISS:        127
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 207.5 cycles
cpu0_DTLB TOTAL        ACCESS:    2703958 HIT:    2394693 MISS:     309265
cpu0_DTLB LOAD         ACCESS:    2703958 HIT:    2394693 MISS:     309265
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.492 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3096305 HIT:    2659103 MISS:     437202
cpu0_L1D LOAD         ACCESS:    2641165 HIT:    2216141 MISS:     425024
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     429258 HIT:     423709 MISS:       5549
cpu0_L1D TRANSLATION  ACCESS:      25882 HIT:      19253 MISS:       6629
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.54 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     385649 HIT:     188987 MISS:     196662
cpu0_L2C LOAD         ACCESS:     280886 HIT:      87760 MISS:     193126
cpu0_L2C RFO          ACCESS:       4754 HIT:       3299 MISS:       1455
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      93629 HIT:      93355 MISS:        274
cpu0_L2C TRANSLATION  ACCESS:       6380 HIT:       4573 MISS:       1807
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 44.07 cycles
cpu0_STLB TOTAL        ACCESS:     228532 HIT:     202650 MISS:      25882
cpu0_STLB LOAD         ACCESS:     228532 HIT:     202650 MISS:      25882
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 15.92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5192
  ROW_BUFFER_MISS:      17538
 AVG DBUS CONGESTED CYCLE: 3.838
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        726
  FULL:       8046
