{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernel_aLoader.B0"
        , "id":10
        , "start":"0"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"arg_TOTAL_K"
            , "id":71
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":82
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_aLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "475"
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_J"
            , "id":68
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":69
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":156
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":70
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":156
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":73
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":74
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":75
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":76
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":84
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_aLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "466"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":81
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "469"
              , "471"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":156
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_I"
            , "id":65
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":66
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"31 (0x1F)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":67
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":72
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":83
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "473"
              , "490"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":77
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":78
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":79
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":80
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":85
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_aLoader.B1"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "448"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":155
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":64
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader.B1"
        , "id":11
        , "start":"4"
        , "end":"11"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":87
            , "start":"5"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter13_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_153_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":456
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":457
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":461
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":454
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":449
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":448
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "85"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":450
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":459
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_I"
                , "id":451
                , "start":"4"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":452
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":453
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":455
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":446
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":88
            , "start":"10"
            , "end":"11"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":153
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader.B2"
        , "id":12
        , "start":"11"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":95
            , "start":"12"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter20214_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_330_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":505
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":501
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":499
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":487
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":497
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":488
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":494
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":467
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":466
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "84"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":468
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":489
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":469
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "81"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":470
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":471
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "81"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":472
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":473
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "83"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":474
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":475
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "82"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":476
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":477
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":480
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":478
                , "start":"13"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Multiply"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"5"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":479
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":481
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":482
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":495
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":483
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":484
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":485
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":486
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":490
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "83"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":464
                , "start":"18"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"544"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader.B4"
        , "id":14
        , "start":"21"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":120
            , "start":"22"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter22415_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_696_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'k'"
                , "id":509
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":525
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":510
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":513
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":545
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":541
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":539
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":537
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":535
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":533
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":531
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":529
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":527
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":522
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":523
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":511
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":512
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":514
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":515
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":507
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"904"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader.B7"
        , "id":17
        , "start":"26"
        , "end":"317"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":166
            , "start":"27"
            , "end":"160"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter29516_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_1180_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"133"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'kk_ii_iii'"
                , "id":819
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_iii'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":825
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":820
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":839
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":864
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":862
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":860
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":858
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":155
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":855
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":158
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":853
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":156
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":851
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":857
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":826
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":827
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":828
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":821
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":822
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":558
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":557
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":153
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"/"
                , "id":559
                , "start":"29"
                , "end":"124"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Unsigned Integer Divide"
                    , "Max Fanout":"141"
                    , "Start Cycle":"3"
                    , "Latency":"95"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"64-bit Unsigned Integer Remainder"
                , "id":561
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Unsigned Integer Remainder"
                    , "Constant Operand":"63 (0x3F)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":838
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":168
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":555
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":157
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":556
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":560
                , "start":"124"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Multiply"
                    , "Max Fanout":"4"
                    , "Start Cycle":"98"
                    , "Latency":"32"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":817
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":818
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":160
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":550
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":549
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":551
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":552
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":554
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_I"
                , "id":823
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":824
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":834
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_K"
                , "id":829
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":830
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":831
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":161
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":835
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":162
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":836
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":162
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":837
                , "start":"157"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"131"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":162
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_serialized_A_device"
                , "id":832
                , "start":"26"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_serialized_A_device'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"131"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":152
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":833
                , "start":"156"
                , "end":"157"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"5"
                    , "Start Cycle":"130"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":547
                , "start":"157"
                , "end":"160"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"131"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"712"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":168
            , "start":"160"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"134"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":162
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":167
            , "start":"160"
            , "end":"161"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"134"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":169
            , "start":"317"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"291"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":162
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":170
            , "start":"317"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"291"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":163
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":171
            , "start":"317"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"291"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":164
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":172
            , "start":"317"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"291"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":165
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":173
            , "start":"317"
            , "end":"317"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"291"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader.B6"
        , "id":16
        , "start":"317"
        , "end":"317"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader.B5"
        , "id":15
        , "start":"317"
        , "end":"317"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader.B3"
        , "id":13
        , "start":"317"
        , "end":"318"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader.B8"
        , "id":18
        , "start":"318"
        , "end":"319"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":10
        , "to":11
      }
      , {
        "from":71
        , "to":82
      }
      , {
        "from":68
        , "to":69
      }
      , {
        "from":69
        , "to":70
      }
      , {
        "from":70
        , "to":81
      }
      , {
        "from":70
        , "to":74
      }
      , {
        "from":70
        , "to":73
      }
      , {
        "from":73
        , "to":74
      }
      , {
        "from":74
        , "to":75
      }
      , {
        "from":75
        , "to":76
      }
      , {
        "from":76
        , "to":84
      }
      , {
        "from":65
        , "to":66
      }
      , {
        "from":66
        , "to":67
      }
      , {
        "from":67
        , "to":78
      }
      , {
        "from":67
        , "to":77
      }
      , {
        "from":67
        , "to":72
      }
      , {
        "from":72
        , "to":83
      }
      , {
        "from":77
        , "to":78
      }
      , {
        "from":78
        , "to":79
      }
      , {
        "from":79
        , "to":80
      }
      , {
        "from":80
        , "to":85
      }
      , {
        "from":11
        , "to":12
      }
      , {
        "from":87
        , "to":88
      }
      , {
        "from":456
        , "to":461
      }
      , {
        "from":456
        , "to":457
      }
      , {
        "from":457
        , "to":446
      }
      , {
        "from":454
        , "to":455
      }
      , {
        "from":449
        , "to":450
      }
      , {
        "from":448
        , "to":450
      }
      , {
        "from":450
        , "to":459
      }
      , {
        "from":450
        , "to":446
      }
      , {
        "from":451
        , "to":452
      }
      , {
        "from":452
        , "to":453
      }
      , {
        "from":453
        , "to":455
      }
      , {
        "from":455
        , "to":446
      }
      , {
        "from":12
        , "to":14
      }
      , {
        "from":505
        , "to":464
      }
      , {
        "from":501
        , "to":464
      }
      , {
        "from":499
        , "to":464
      }
      , {
        "from":487
        , "to":488
      }
      , {
        "from":487
        , "to":497
      }
      , {
        "from":488
        , "to":464
      }
      , {
        "from":494
        , "to":495
      }
      , {
        "from":494
        , "to":464
      }
      , {
        "from":467
        , "to":468
      }
      , {
        "from":466
        , "to":468
      }
      , {
        "from":468
        , "to":489
      }
      , {
        "from":469
        , "to":470
      }
      , {
        "from":470
        , "to":478
      }
      , {
        "from":471
        , "to":472
      }
      , {
        "from":472
        , "to":474
      }
      , {
        "from":473
        , "to":474
      }
      , {
        "from":474
        , "to":481
      }
      , {
        "from":474
        , "to":464
      }
      , {
        "from":475
        , "to":476
      }
      , {
        "from":476
        , "to":477
      }
      , {
        "from":477
        , "to":484
      }
      , {
        "from":477
        , "to":483
      }
      , {
        "from":477
        , "to":479
      }
      , {
        "from":477
        , "to":478
      }
      , {
        "from":477
        , "to":480
      }
      , {
        "from":477
        , "to":464
      }
      , {
        "from":480
        , "to":482
      }
      , {
        "from":478
        , "to":464
      }
      , {
        "from":479
        , "to":481
      }
      , {
        "from":481
        , "to":482
      }
      , {
        "from":481
        , "to":464
      }
      , {
        "from":482
        , "to":495
      }
      , {
        "from":495
        , "to":464
      }
      , {
        "from":483
        , "to":484
      }
      , {
        "from":484
        , "to":485
      }
      , {
        "from":485
        , "to":486
      }
      , {
        "from":486
        , "to":464
      }
      , {
        "from":14
        , "to":17
      }
      , {
        "from":509
        , "to":513
      }
      , {
        "from":509
        , "to":510
      }
      , {
        "from":509
        , "to":525
      }
      , {
        "from":510
        , "to":512
      }
      , {
        "from":513
        , "to":507
      }
      , {
        "from":545
        , "to":507
      }
      , {
        "from":541
        , "to":507
      }
      , {
        "from":539
        , "to":507
      }
      , {
        "from":537
        , "to":507
      }
      , {
        "from":535
        , "to":507
      }
      , {
        "from":533
        , "to":507
      }
      , {
        "from":531
        , "to":507
      }
      , {
        "from":529
        , "to":507
      }
      , {
        "from":527
        , "to":507
      }
      , {
        "from":522
        , "to":523
      }
      , {
        "from":522
        , "to":507
      }
      , {
        "from":511
        , "to":512
      }
      , {
        "from":511
        , "to":507
      }
      , {
        "from":512
        , "to":507
      }
      , {
        "from":514
        , "to":515
      }
      , {
        "from":17
        , "to":16
      }
      , {
        "from":166
        , "to":173
      }
      , {
        "from":166
        , "to":167
      }
      , {
        "from":166
        , "to":168
      }
      , {
        "from":819
        , "to":839
      }
      , {
        "from":819
        , "to":820
      }
      , {
        "from":819
        , "to":825
      }
      , {
        "from":825
        , "to":827
      }
      , {
        "from":820
        , "to":822
      }
      , {
        "from":864
        , "to":547
      }
      , {
        "from":860
        , "to":547
      }
      , {
        "from":858
        , "to":547
      }
      , {
        "from":855
        , "to":857
      }
      , {
        "from":853
        , "to":857
      }
      , {
        "from":851
        , "to":857
      }
      , {
        "from":857
        , "to":547
      }
      , {
        "from":826
        , "to":827
      }
      , {
        "from":827
        , "to":828
      }
      , {
        "from":828
        , "to":830
      }
      , {
        "from":821
        , "to":822
      }
      , {
        "from":822
        , "to":824
      }
      , {
        "from":558
        , "to":559
      }
      , {
        "from":557
        , "to":838
      }
      , {
        "from":557
        , "to":561
      }
      , {
        "from":557
        , "to":559
      }
      , {
        "from":559
        , "to":560
      }
      , {
        "from":555
        , "to":556
      }
      , {
        "from":556
        , "to":560
      }
      , {
        "from":560
        , "to":817
      }
      , {
        "from":817
        , "to":818
      }
      , {
        "from":818
        , "to":833
      }
      , {
        "from":550
        , "to":551
      }
      , {
        "from":549
        , "to":831
      }
      , {
        "from":549
        , "to":551
      }
      , {
        "from":551
        , "to":834
      }
      , {
        "from":551
        , "to":552
      }
      , {
        "from":552
        , "to":554
      }
      , {
        "from":554
        , "to":547
      }
      , {
        "from":823
        , "to":824
      }
      , {
        "from":824
        , "to":834
      }
      , {
        "from":824
        , "to":547
      }
      , {
        "from":834
        , "to":835
      }
      , {
        "from":829
        , "to":830
      }
      , {
        "from":830
        , "to":831
      }
      , {
        "from":831
        , "to":835
      }
      , {
        "from":831
        , "to":547
      }
      , {
        "from":835
        , "to":836
      }
      , {
        "from":836
        , "to":837
      }
      , {
        "from":837
        , "to":547
      }
      , {
        "from":832
        , "to":833
      }
      , {
        "from":833
        , "to":547
      }
      , {
        "from":168
        , "to":169
      }
      , {
        "from":168
        , "to":170
      }
      , {
        "from":168
        , "to":171
      }
      , {
        "from":168
        , "to":172
      }
      , {
        "from":167
        , "to":172
      }
      , {
        "from":167
        , "to":171
      }
      , {
        "from":167
        , "to":170
      }
      , {
        "from":167
        , "to":169
      }
      , {
        "from":169
        , "to":173
      }
      , {
        "from":170
        , "to":173
      }
      , {
        "from":171
        , "to":173
      }
      , {
        "from":172
        , "to":173
      }
      , {
        "from":16
        , "to":14
      }
      , {
        "from":16
        , "to":15
      }
      , {
        "from":15
        , "to":12
      }
      , {
        "from":15
        , "to":13
      }
      , {
        "from":13
        , "to":11
      }
      , {
        "from":13
        , "to":18
      }
    ]
  }
  , "2":
  {
    "nodes":
    [
      {
        "name":"kernel_aFeeder.B0"
        , "id":19
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":175
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":186
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aFeeder.B1"
        , "id":20
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":179
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 4"
            , "id":178
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c0_enter1_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":868
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 5"
            , "id":180
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c1_enter_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":878
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":879
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":913
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":914
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":947
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":948
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":981
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":982
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":876
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":877
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":911
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":912
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":945
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":946
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":979
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":980
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":874
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":875
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":909
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":910
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":943
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":944
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":977
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":978
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":872
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":873
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":907
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":908
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":941
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":942
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":975
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":976
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                , "id":880
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":184
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":881
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":882
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":182
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":883
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":884
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":885
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":886
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":892
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":887
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":888
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":893
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":889
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":890
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":891
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":213
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":894
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":915
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":916
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":182
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":917
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":918
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":919
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":920
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":926
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":921
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":922
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":927
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":923
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":924
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":925
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":213
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":928
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":949
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":950
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":182
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":951
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":952
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":953
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":954
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":960
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":955
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":956
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":961
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":957
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":958
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":959
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":213
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":962
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":983
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":984
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":182
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":985
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":986
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":210
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":987
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":988
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":994
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":989
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":990
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":995
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":991
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":992
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":993
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":213
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":996
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1009
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":220
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":895
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":896
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":898
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":899
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":901
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":902
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":904
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":905
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":929
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":930
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":932
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":933
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":935
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":936
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":938
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":939
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":963
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":180
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":964
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":966
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":180
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":967
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":969
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":180
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":970
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":972
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":180
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":973
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":997
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":998
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":1000
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1001
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":1003
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1004
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":1006
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1007
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":214
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":870
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":181
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":19
        , "to":20
      }
      , {
        "from":179
        , "to":180
      }
      , {
        "from":178
        , "to":180
      }
      , {
        "from":180
        , "to":181
      }
      , {
        "from":878
        , "to":879
      }
      , {
        "from":879
        , "to":913
      }
      , {
        "from":879
        , "to":890
      }
      , {
        "from":913
        , "to":914
      }
      , {
        "from":914
        , "to":947
      }
      , {
        "from":914
        , "to":924
      }
      , {
        "from":947
        , "to":948
      }
      , {
        "from":948
        , "to":981
      }
      , {
        "from":948
        , "to":958
      }
      , {
        "from":981
        , "to":982
      }
      , {
        "from":982
        , "to":992
      }
      , {
        "from":876
        , "to":877
      }
      , {
        "from":877
        , "to":911
      }
      , {
        "from":877
        , "to":890
      }
      , {
        "from":911
        , "to":912
      }
      , {
        "from":912
        , "to":945
      }
      , {
        "from":912
        , "to":924
      }
      , {
        "from":945
        , "to":946
      }
      , {
        "from":946
        , "to":979
      }
      , {
        "from":946
        , "to":958
      }
      , {
        "from":979
        , "to":980
      }
      , {
        "from":980
        , "to":992
      }
      , {
        "from":874
        , "to":875
      }
      , {
        "from":875
        , "to":909
      }
      , {
        "from":875
        , "to":890
      }
      , {
        "from":909
        , "to":910
      }
      , {
        "from":910
        , "to":943
      }
      , {
        "from":910
        , "to":924
      }
      , {
        "from":943
        , "to":944
      }
      , {
        "from":944
        , "to":977
      }
      , {
        "from":944
        , "to":958
      }
      , {
        "from":977
        , "to":978
      }
      , {
        "from":978
        , "to":992
      }
      , {
        "from":872
        , "to":873
      }
      , {
        "from":873
        , "to":907
      }
      , {
        "from":873
        , "to":890
      }
      , {
        "from":907
        , "to":908
      }
      , {
        "from":908
        , "to":941
      }
      , {
        "from":908
        , "to":924
      }
      , {
        "from":941
        , "to":942
      }
      , {
        "from":942
        , "to":975
      }
      , {
        "from":942
        , "to":958
      }
      , {
        "from":975
        , "to":976
      }
      , {
        "from":976
        , "to":992
      }
      , {
        "from":880
        , "to":1009
      }
      , {
        "from":880
        , "to":881
      }
      , {
        "from":881
        , "to":882
      }
      , {
        "from":882
        , "to":915
      }
      , {
        "from":882
        , "to":891
      }
      , {
        "from":882
        , "to":888
      }
      , {
        "from":882
        , "to":887
      }
      , {
        "from":882
        , "to":885
      }
      , {
        "from":882
        , "to":883
      }
      , {
        "from":883
        , "to":884
      }
      , {
        "from":884
        , "to":890
      }
      , {
        "from":885
        , "to":886
      }
      , {
        "from":886
        , "to":892
      }
      , {
        "from":886
        , "to":889
      }
      , {
        "from":892
        , "to":893
      }
      , {
        "from":887
        , "to":889
      }
      , {
        "from":887
        , "to":893
      }
      , {
        "from":888
        , "to":889
      }
      , {
        "from":888
        , "to":893
      }
      , {
        "from":893
        , "to":894
      }
      , {
        "from":889
        , "to":890
      }
      , {
        "from":891
        , "to":894
      }
      , {
        "from":891
        , "to":905
      }
      , {
        "from":891
        , "to":902
      }
      , {
        "from":891
        , "to":899
      }
      , {
        "from":891
        , "to":896
      }
      , {
        "from":894
        , "to":896
      }
      , {
        "from":894
        , "to":899
      }
      , {
        "from":894
        , "to":902
      }
      , {
        "from":894
        , "to":905
      }
      , {
        "from":915
        , "to":916
      }
      , {
        "from":916
        , "to":949
      }
      , {
        "from":916
        , "to":925
      }
      , {
        "from":916
        , "to":922
      }
      , {
        "from":916
        , "to":921
      }
      , {
        "from":916
        , "to":919
      }
      , {
        "from":916
        , "to":917
      }
      , {
        "from":917
        , "to":918
      }
      , {
        "from":918
        , "to":924
      }
      , {
        "from":919
        , "to":920
      }
      , {
        "from":920
        , "to":926
      }
      , {
        "from":920
        , "to":923
      }
      , {
        "from":926
        , "to":927
      }
      , {
        "from":921
        , "to":923
      }
      , {
        "from":921
        , "to":927
      }
      , {
        "from":922
        , "to":923
      }
      , {
        "from":922
        , "to":927
      }
      , {
        "from":927
        , "to":928
      }
      , {
        "from":923
        , "to":924
      }
      , {
        "from":925
        , "to":928
      }
      , {
        "from":925
        , "to":939
      }
      , {
        "from":925
        , "to":936
      }
      , {
        "from":925
        , "to":933
      }
      , {
        "from":925
        , "to":930
      }
      , {
        "from":928
        , "to":930
      }
      , {
        "from":928
        , "to":933
      }
      , {
        "from":928
        , "to":936
      }
      , {
        "from":928
        , "to":939
      }
      , {
        "from":949
        , "to":950
      }
      , {
        "from":950
        , "to":983
      }
      , {
        "from":950
        , "to":959
      }
      , {
        "from":950
        , "to":956
      }
      , {
        "from":950
        , "to":955
      }
      , {
        "from":950
        , "to":953
      }
      , {
        "from":950
        , "to":951
      }
      , {
        "from":951
        , "to":952
      }
      , {
        "from":952
        , "to":958
      }
      , {
        "from":953
        , "to":954
      }
      , {
        "from":954
        , "to":960
      }
      , {
        "from":954
        , "to":957
      }
      , {
        "from":960
        , "to":961
      }
      , {
        "from":955
        , "to":957
      }
      , {
        "from":955
        , "to":961
      }
      , {
        "from":956
        , "to":957
      }
      , {
        "from":956
        , "to":961
      }
      , {
        "from":961
        , "to":962
      }
      , {
        "from":957
        , "to":958
      }
      , {
        "from":959
        , "to":962
      }
      , {
        "from":959
        , "to":973
      }
      , {
        "from":959
        , "to":970
      }
      , {
        "from":959
        , "to":967
      }
      , {
        "from":959
        , "to":964
      }
      , {
        "from":962
        , "to":964
      }
      , {
        "from":962
        , "to":967
      }
      , {
        "from":962
        , "to":970
      }
      , {
        "from":962
        , "to":973
      }
      , {
        "from":983
        , "to":984
      }
      , {
        "from":984
        , "to":993
      }
      , {
        "from":984
        , "to":990
      }
      , {
        "from":984
        , "to":989
      }
      , {
        "from":984
        , "to":987
      }
      , {
        "from":984
        , "to":985
      }
      , {
        "from":985
        , "to":986
      }
      , {
        "from":986
        , "to":992
      }
      , {
        "from":987
        , "to":988
      }
      , {
        "from":988
        , "to":994
      }
      , {
        "from":988
        , "to":991
      }
      , {
        "from":994
        , "to":995
      }
      , {
        "from":989
        , "to":991
      }
      , {
        "from":989
        , "to":995
      }
      , {
        "from":990
        , "to":991
      }
      , {
        "from":990
        , "to":995
      }
      , {
        "from":995
        , "to":996
      }
      , {
        "from":991
        , "to":992
      }
      , {
        "from":993
        , "to":996
      }
      , {
        "from":993
        , "to":1007
      }
      , {
        "from":993
        , "to":1004
      }
      , {
        "from":993
        , "to":1001
      }
      , {
        "from":993
        , "to":998
      }
      , {
        "from":993
        , "to":870
      }
      , {
        "from":996
        , "to":998
      }
      , {
        "from":996
        , "to":1001
      }
      , {
        "from":996
        , "to":1004
      }
      , {
        "from":996
        , "to":1007
      }
      , {
        "from":895
        , "to":896
      }
      , {
        "from":896
        , "to":870
      }
      , {
        "from":898
        , "to":899
      }
      , {
        "from":899
        , "to":870
      }
      , {
        "from":901
        , "to":902
      }
      , {
        "from":902
        , "to":870
      }
      , {
        "from":904
        , "to":905
      }
      , {
        "from":905
        , "to":870
      }
      , {
        "from":929
        , "to":930
      }
      , {
        "from":930
        , "to":870
      }
      , {
        "from":932
        , "to":933
      }
      , {
        "from":933
        , "to":870
      }
      , {
        "from":935
        , "to":936
      }
      , {
        "from":936
        , "to":870
      }
      , {
        "from":938
        , "to":939
      }
      , {
        "from":939
        , "to":870
      }
      , {
        "from":963
        , "to":964
      }
      , {
        "from":964
        , "to":870
      }
      , {
        "from":966
        , "to":967
      }
      , {
        "from":967
        , "to":870
      }
      , {
        "from":969
        , "to":970
      }
      , {
        "from":970
        , "to":870
      }
      , {
        "from":972
        , "to":973
      }
      , {
        "from":973
        , "to":870
      }
      , {
        "from":997
        , "to":998
      }
      , {
        "from":998
        , "to":870
      }
      , {
        "from":1000
        , "to":1001
      }
      , {
        "from":1001
        , "to":870
      }
      , {
        "from":1003
        , "to":1004
      }
      , {
        "from":1004
        , "to":870
      }
      , {
        "from":1006
        , "to":1007
      }
      , {
        "from":1007
        , "to":870
      }
    ]
  }
  , "3":
  {
    "nodes":
    [
      {
        "name":"kernel_bLoader.B0"
        , "id":21
        , "start":"0"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"arg_TOTAL_K"
            , "id":189
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":200
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_bLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1041"
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_J"
            , "id":186
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":187
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":237
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":188
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":237
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":191
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":192
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":193
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":194
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":202
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_bLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1032"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":199
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1035"
              , "1037"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":237
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_I"
            , "id":183
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":184
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"31 (0x1F)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":185
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":190
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":201
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1039"
              , "1057"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":195
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":196
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":197
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":198
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":203
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_bLoader.B1"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1015"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":236
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":182
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader.B1"
        , "id":22
        , "start":"4"
        , "end":"11"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":205
            , "start":"5"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter13_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8565_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":1026
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1027
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1021
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":1016
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1015
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "203"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1017
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1024
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_I"
                , "id":1018
                , "start":"4"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1019
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1020
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1022
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1013
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":206
            , "start":"10"
            , "end":"11"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":234
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader.B2"
        , "id":23
        , "start":"11"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":212
            , "start":"12"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter19014_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8736_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1070
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1066
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1053
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1055
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1064
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1054
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":1061
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1033
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1032
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "202"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1034
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1056
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1035
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "199"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1036
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1037
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "199"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1038
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1039
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "201"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1040
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1041
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "200"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1042
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1043
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1046
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":1044
                , "start":"13"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Multiply"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"5"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1045
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1047
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1048
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1062
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1049
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1050
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1051
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1052
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1057
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "201"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1030
                , "start":"18"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"448"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader.B4"
        , "id":25
        , "start":"21"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":235
            , "start":"22"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter20915_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9089_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1108
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1104
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1076
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1102
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1100
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1098
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1096
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1094
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1092
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1074
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1090
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1075
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1077
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1078
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1087
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1088
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1079
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1080
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":238
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1072
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"744"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader.B7"
        , "id":28
        , "start":"26"
        , "end":"316"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 9"
            , "id":278
            , "start":"27"
            , "end":"159"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter27316_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9552_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"132"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1379
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1113
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1412
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1421
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1385
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1419
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1119
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1410
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":237
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1408
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1414
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1417
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1415
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":236
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_jj_jjj'"
                , "id":1377
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_jj_jjj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1384
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1386
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1378
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1380
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1381
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1397
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":1118
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":234
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"64-bit Unsigned Integer Remainder"
                , "id":1120
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Unsigned Integer Remainder"
                    , "Constant Operand":"63 (0x3F)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1376
                , "start":"155"
                , "end":"155"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"129"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1396
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":249
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1112
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1114
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1115
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1117
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_K"
                , "id":1382
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1383
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1392
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_J"
                , "id":1387
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1388
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1389
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"5"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1393
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":243
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1394
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":243
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1395
                , "start":"156"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"130"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":243
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_serialized_B_device"
                , "id":1390
                , "start":"26"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_serialized_B_device'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"130"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":233
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1391
                , "start":"155"
                , "end":"156"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"129"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1110
                , "start":"156"
                , "end":"159"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"130"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"616"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":280
            , "start":"159"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"133"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":243
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":279
            , "start":"159"
            , "end":"160"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"133"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":281
            , "start":"316"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"290"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":243
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":282
            , "start":"316"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"290"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":244
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":283
            , "start":"316"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"290"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":245
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":284
            , "start":"316"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"290"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":246
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":285
            , "start":"316"
            , "end":"316"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"290"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader.B6"
        , "id":27
        , "start":"316"
        , "end":"316"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader.B5"
        , "id":26
        , "start":"316"
        , "end":"316"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader.B3"
        , "id":24
        , "start":"316"
        , "end":"317"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader.B8"
        , "id":29
        , "start":"317"
        , "end":"318"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":21
        , "to":22
      }
      , {
        "from":189
        , "to":200
      }
      , {
        "from":186
        , "to":187
      }
      , {
        "from":187
        , "to":188
      }
      , {
        "from":188
        , "to":199
      }
      , {
        "from":188
        , "to":192
      }
      , {
        "from":188
        , "to":191
      }
      , {
        "from":191
        , "to":192
      }
      , {
        "from":192
        , "to":193
      }
      , {
        "from":193
        , "to":194
      }
      , {
        "from":194
        , "to":202
      }
      , {
        "from":183
        , "to":184
      }
      , {
        "from":184
        , "to":185
      }
      , {
        "from":185
        , "to":196
      }
      , {
        "from":185
        , "to":195
      }
      , {
        "from":185
        , "to":190
      }
      , {
        "from":190
        , "to":201
      }
      , {
        "from":195
        , "to":196
      }
      , {
        "from":196
        , "to":197
      }
      , {
        "from":197
        , "to":198
      }
      , {
        "from":198
        , "to":203
      }
      , {
        "from":22
        , "to":23
      }
      , {
        "from":205
        , "to":206
      }
      , {
        "from":1026
        , "to":1027
      }
      , {
        "from":1021
        , "to":1022
      }
      , {
        "from":1016
        , "to":1017
      }
      , {
        "from":1015
        , "to":1017
      }
      , {
        "from":1017
        , "to":1024
      }
      , {
        "from":1017
        , "to":1013
      }
      , {
        "from":1018
        , "to":1019
      }
      , {
        "from":1019
        , "to":1020
      }
      , {
        "from":1020
        , "to":1022
      }
      , {
        "from":1022
        , "to":1013
      }
      , {
        "from":23
        , "to":25
      }
      , {
        "from":1070
        , "to":1030
      }
      , {
        "from":1066
        , "to":1030
      }
      , {
        "from":1053
        , "to":1054
      }
      , {
        "from":1053
        , "to":1064
      }
      , {
        "from":1053
        , "to":1055
      }
      , {
        "from":1055
        , "to":1030
      }
      , {
        "from":1054
        , "to":1030
      }
      , {
        "from":1061
        , "to":1062
      }
      , {
        "from":1061
        , "to":1030
      }
      , {
        "from":1033
        , "to":1034
      }
      , {
        "from":1032
        , "to":1034
      }
      , {
        "from":1034
        , "to":1056
      }
      , {
        "from":1035
        , "to":1036
      }
      , {
        "from":1036
        , "to":1044
      }
      , {
        "from":1037
        , "to":1038
      }
      , {
        "from":1038
        , "to":1040
      }
      , {
        "from":1039
        , "to":1040
      }
      , {
        "from":1040
        , "to":1047
      }
      , {
        "from":1040
        , "to":1030
      }
      , {
        "from":1041
        , "to":1042
      }
      , {
        "from":1042
        , "to":1043
      }
      , {
        "from":1043
        , "to":1050
      }
      , {
        "from":1043
        , "to":1049
      }
      , {
        "from":1043
        , "to":1045
      }
      , {
        "from":1043
        , "to":1044
      }
      , {
        "from":1043
        , "to":1046
      }
      , {
        "from":1046
        , "to":1048
      }
      , {
        "from":1044
        , "to":1030
      }
      , {
        "from":1045
        , "to":1047
      }
      , {
        "from":1047
        , "to":1048
      }
      , {
        "from":1047
        , "to":1030
      }
      , {
        "from":1048
        , "to":1062
      }
      , {
        "from":1062
        , "to":1030
      }
      , {
        "from":1049
        , "to":1050
      }
      , {
        "from":1050
        , "to":1051
      }
      , {
        "from":1051
        , "to":1052
      }
      , {
        "from":1052
        , "to":1030
      }
      , {
        "from":25
        , "to":28
      }
      , {
        "from":1108
        , "to":1072
      }
      , {
        "from":1104
        , "to":1072
      }
      , {
        "from":1076
        , "to":1077
      }
      , {
        "from":1076
        , "to":1072
      }
      , {
        "from":1102
        , "to":1072
      }
      , {
        "from":1100
        , "to":1072
      }
      , {
        "from":1098
        , "to":1072
      }
      , {
        "from":1096
        , "to":1072
      }
      , {
        "from":1094
        , "to":1072
      }
      , {
        "from":1092
        , "to":1072
      }
      , {
        "from":1074
        , "to":1078
      }
      , {
        "from":1074
        , "to":1075
      }
      , {
        "from":1074
        , "to":1090
      }
      , {
        "from":1075
        , "to":1077
      }
      , {
        "from":1077
        , "to":1072
      }
      , {
        "from":1078
        , "to":1072
      }
      , {
        "from":1087
        , "to":1088
      }
      , {
        "from":1087
        , "to":1072
      }
      , {
        "from":1079
        , "to":1080
      }
      , {
        "from":28
        , "to":27
      }
      , {
        "from":278
        , "to":285
      }
      , {
        "from":278
        , "to":279
      }
      , {
        "from":278
        , "to":280
      }
      , {
        "from":1379
        , "to":1380
      }
      , {
        "from":1113
        , "to":1114
      }
      , {
        "from":1412
        , "to":1414
      }
      , {
        "from":1421
        , "to":1110
      }
      , {
        "from":1385
        , "to":1386
      }
      , {
        "from":1410
        , "to":1414
      }
      , {
        "from":1408
        , "to":1414
      }
      , {
        "from":1414
        , "to":1110
      }
      , {
        "from":1417
        , "to":1110
      }
      , {
        "from":1415
        , "to":1110
      }
      , {
        "from":1377
        , "to":1397
      }
      , {
        "from":1377
        , "to":1378
      }
      , {
        "from":1377
        , "to":1384
      }
      , {
        "from":1384
        , "to":1386
      }
      , {
        "from":1386
        , "to":1388
      }
      , {
        "from":1378
        , "to":1380
      }
      , {
        "from":1380
        , "to":1381
      }
      , {
        "from":1381
        , "to":1383
      }
      , {
        "from":1118
        , "to":1396
      }
      , {
        "from":1118
        , "to":1120
      }
      , {
        "from":1376
        , "to":1391
      }
      , {
        "from":1112
        , "to":1389
      }
      , {
        "from":1112
        , "to":1114
      }
      , {
        "from":1114
        , "to":1392
      }
      , {
        "from":1114
        , "to":1115
      }
      , {
        "from":1115
        , "to":1117
      }
      , {
        "from":1117
        , "to":1110
      }
      , {
        "from":1382
        , "to":1383
      }
      , {
        "from":1383
        , "to":1392
      }
      , {
        "from":1383
        , "to":1110
      }
      , {
        "from":1392
        , "to":1393
      }
      , {
        "from":1387
        , "to":1388
      }
      , {
        "from":1388
        , "to":1389
      }
      , {
        "from":1389
        , "to":1393
      }
      , {
        "from":1389
        , "to":1110
      }
      , {
        "from":1393
        , "to":1394
      }
      , {
        "from":1394
        , "to":1395
      }
      , {
        "from":1395
        , "to":1110
      }
      , {
        "from":1390
        , "to":1391
      }
      , {
        "from":1391
        , "to":1110
      }
      , {
        "from":280
        , "to":281
      }
      , {
        "from":280
        , "to":282
      }
      , {
        "from":280
        , "to":283
      }
      , {
        "from":280
        , "to":284
      }
      , {
        "from":279
        , "to":284
      }
      , {
        "from":279
        , "to":283
      }
      , {
        "from":279
        , "to":282
      }
      , {
        "from":279
        , "to":281
      }
      , {
        "from":281
        , "to":285
      }
      , {
        "from":282
        , "to":285
      }
      , {
        "from":283
        , "to":285
      }
      , {
        "from":284
        , "to":285
      }
      , {
        "from":27
        , "to":25
      }
      , {
        "from":27
        , "to":26
      }
      , {
        "from":26
        , "to":23
      }
      , {
        "from":26
        , "to":24
      }
      , {
        "from":24
        , "to":22
      }
      , {
        "from":24
        , "to":29
      }
    ]
  }
  , "4":
  {
    "nodes":
    [
      {
        "name":"kernel_bFeeder.B0"
        , "id":30
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":287
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":267
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bFeeder.B1"
        , "id":31
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":291
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 10"
            , "id":290
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c0_enter1_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1425
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 11"
            , "id":292
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c1_enter_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":1435
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1436
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1470
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1471
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1504
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1505
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1538
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1539
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1433
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1434
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1468
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1469
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1502
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1503
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1536
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1537
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1431
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1432
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1466
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1467
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1500
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1501
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1534
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1535
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1429
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1430
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1464
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1465
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1498
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1499
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1532
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1533
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                , "id":1437
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":265
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1438
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1439
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1440
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1441
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1442
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1443
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1449
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1444
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1450
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1445
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1446
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1447
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1448
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1451
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1472
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1473
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1474
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1475
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1476
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1477
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1483
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1478
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1484
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1479
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1480
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1481
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1482
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1485
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1506
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1507
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1508
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1509
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1510
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1511
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1517
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1512
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1518
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1513
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1514
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1515
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1516
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1519
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1540
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1541
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1542
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1543
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1544
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1545
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1551
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1546
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1552
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1547
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1548
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1549
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1550
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1553
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1566
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":301
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1452
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1453
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1455
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1456
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1458
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1459
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1461
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1462
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1486
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1487
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1489
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1490
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1492
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1493
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1495
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1496
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1520
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1521
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1523
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1524
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1526
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1527
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1529
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1530
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1554
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1555
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1557
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1558
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1560
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1561
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1563
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1564
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1427
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":293
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":30
        , "to":31
      }
      , {
        "from":291
        , "to":292
      }
      , {
        "from":290
        , "to":292
      }
      , {
        "from":292
        , "to":293
      }
      , {
        "from":1435
        , "to":1436
      }
      , {
        "from":1436
        , "to":1470
      }
      , {
        "from":1436
        , "to":1447
      }
      , {
        "from":1470
        , "to":1471
      }
      , {
        "from":1471
        , "to":1504
      }
      , {
        "from":1471
        , "to":1481
      }
      , {
        "from":1504
        , "to":1505
      }
      , {
        "from":1505
        , "to":1538
      }
      , {
        "from":1505
        , "to":1515
      }
      , {
        "from":1538
        , "to":1539
      }
      , {
        "from":1539
        , "to":1549
      }
      , {
        "from":1433
        , "to":1434
      }
      , {
        "from":1434
        , "to":1468
      }
      , {
        "from":1434
        , "to":1447
      }
      , {
        "from":1468
        , "to":1469
      }
      , {
        "from":1469
        , "to":1502
      }
      , {
        "from":1469
        , "to":1481
      }
      , {
        "from":1502
        , "to":1503
      }
      , {
        "from":1503
        , "to":1536
      }
      , {
        "from":1503
        , "to":1515
      }
      , {
        "from":1536
        , "to":1537
      }
      , {
        "from":1537
        , "to":1549
      }
      , {
        "from":1431
        , "to":1432
      }
      , {
        "from":1432
        , "to":1466
      }
      , {
        "from":1432
        , "to":1447
      }
      , {
        "from":1466
        , "to":1467
      }
      , {
        "from":1467
        , "to":1500
      }
      , {
        "from":1467
        , "to":1481
      }
      , {
        "from":1500
        , "to":1501
      }
      , {
        "from":1501
        , "to":1534
      }
      , {
        "from":1501
        , "to":1515
      }
      , {
        "from":1534
        , "to":1535
      }
      , {
        "from":1535
        , "to":1549
      }
      , {
        "from":1429
        , "to":1430
      }
      , {
        "from":1430
        , "to":1464
      }
      , {
        "from":1430
        , "to":1447
      }
      , {
        "from":1464
        , "to":1465
      }
      , {
        "from":1465
        , "to":1498
      }
      , {
        "from":1465
        , "to":1481
      }
      , {
        "from":1498
        , "to":1499
      }
      , {
        "from":1499
        , "to":1532
      }
      , {
        "from":1499
        , "to":1515
      }
      , {
        "from":1532
        , "to":1533
      }
      , {
        "from":1533
        , "to":1549
      }
      , {
        "from":1437
        , "to":1566
      }
      , {
        "from":1437
        , "to":1438
      }
      , {
        "from":1438
        , "to":1439
      }
      , {
        "from":1439
        , "to":1472
      }
      , {
        "from":1439
        , "to":1448
      }
      , {
        "from":1439
        , "to":1445
      }
      , {
        "from":1439
        , "to":1444
      }
      , {
        "from":1439
        , "to":1442
      }
      , {
        "from":1439
        , "to":1440
      }
      , {
        "from":1440
        , "to":1441
      }
      , {
        "from":1440
        , "to":1450
      }
      , {
        "from":1441
        , "to":1447
      }
      , {
        "from":1442
        , "to":1443
      }
      , {
        "from":1443
        , "to":1449
      }
      , {
        "from":1443
        , "to":1446
      }
      , {
        "from":1449
        , "to":1450
      }
      , {
        "from":1444
        , "to":1446
      }
      , {
        "from":1444
        , "to":1450
      }
      , {
        "from":1450
        , "to":1451
      }
      , {
        "from":1445
        , "to":1446
      }
      , {
        "from":1446
        , "to":1447
      }
      , {
        "from":1448
        , "to":1451
      }
      , {
        "from":1448
        , "to":1462
      }
      , {
        "from":1448
        , "to":1459
      }
      , {
        "from":1448
        , "to":1456
      }
      , {
        "from":1448
        , "to":1453
      }
      , {
        "from":1451
        , "to":1453
      }
      , {
        "from":1451
        , "to":1456
      }
      , {
        "from":1451
        , "to":1459
      }
      , {
        "from":1451
        , "to":1462
      }
      , {
        "from":1472
        , "to":1473
      }
      , {
        "from":1473
        , "to":1506
      }
      , {
        "from":1473
        , "to":1482
      }
      , {
        "from":1473
        , "to":1479
      }
      , {
        "from":1473
        , "to":1478
      }
      , {
        "from":1473
        , "to":1476
      }
      , {
        "from":1473
        , "to":1474
      }
      , {
        "from":1474
        , "to":1475
      }
      , {
        "from":1474
        , "to":1484
      }
      , {
        "from":1475
        , "to":1481
      }
      , {
        "from":1476
        , "to":1477
      }
      , {
        "from":1477
        , "to":1483
      }
      , {
        "from":1477
        , "to":1480
      }
      , {
        "from":1483
        , "to":1484
      }
      , {
        "from":1478
        , "to":1480
      }
      , {
        "from":1478
        , "to":1484
      }
      , {
        "from":1484
        , "to":1485
      }
      , {
        "from":1479
        , "to":1480
      }
      , {
        "from":1480
        , "to":1481
      }
      , {
        "from":1482
        , "to":1485
      }
      , {
        "from":1482
        , "to":1496
      }
      , {
        "from":1482
        , "to":1493
      }
      , {
        "from":1482
        , "to":1490
      }
      , {
        "from":1482
        , "to":1487
      }
      , {
        "from":1485
        , "to":1487
      }
      , {
        "from":1485
        , "to":1490
      }
      , {
        "from":1485
        , "to":1493
      }
      , {
        "from":1485
        , "to":1496
      }
      , {
        "from":1506
        , "to":1507
      }
      , {
        "from":1507
        , "to":1540
      }
      , {
        "from":1507
        , "to":1516
      }
      , {
        "from":1507
        , "to":1513
      }
      , {
        "from":1507
        , "to":1512
      }
      , {
        "from":1507
        , "to":1510
      }
      , {
        "from":1507
        , "to":1508
      }
      , {
        "from":1508
        , "to":1509
      }
      , {
        "from":1508
        , "to":1518
      }
      , {
        "from":1509
        , "to":1515
      }
      , {
        "from":1510
        , "to":1511
      }
      , {
        "from":1511
        , "to":1517
      }
      , {
        "from":1511
        , "to":1514
      }
      , {
        "from":1517
        , "to":1518
      }
      , {
        "from":1512
        , "to":1514
      }
      , {
        "from":1512
        , "to":1518
      }
      , {
        "from":1518
        , "to":1519
      }
      , {
        "from":1513
        , "to":1514
      }
      , {
        "from":1514
        , "to":1515
      }
      , {
        "from":1516
        , "to":1519
      }
      , {
        "from":1516
        , "to":1530
      }
      , {
        "from":1516
        , "to":1527
      }
      , {
        "from":1516
        , "to":1524
      }
      , {
        "from":1516
        , "to":1521
      }
      , {
        "from":1519
        , "to":1521
      }
      , {
        "from":1519
        , "to":1524
      }
      , {
        "from":1519
        , "to":1527
      }
      , {
        "from":1519
        , "to":1530
      }
      , {
        "from":1540
        , "to":1541
      }
      , {
        "from":1541
        , "to":1550
      }
      , {
        "from":1541
        , "to":1547
      }
      , {
        "from":1541
        , "to":1546
      }
      , {
        "from":1541
        , "to":1544
      }
      , {
        "from":1541
        , "to":1542
      }
      , {
        "from":1542
        , "to":1543
      }
      , {
        "from":1542
        , "to":1552
      }
      , {
        "from":1543
        , "to":1549
      }
      , {
        "from":1544
        , "to":1545
      }
      , {
        "from":1545
        , "to":1551
      }
      , {
        "from":1545
        , "to":1548
      }
      , {
        "from":1551
        , "to":1552
      }
      , {
        "from":1546
        , "to":1548
      }
      , {
        "from":1546
        , "to":1552
      }
      , {
        "from":1552
        , "to":1553
      }
      , {
        "from":1547
        , "to":1548
      }
      , {
        "from":1548
        , "to":1549
      }
      , {
        "from":1550
        , "to":1553
      }
      , {
        "from":1550
        , "to":1564
      }
      , {
        "from":1550
        , "to":1561
      }
      , {
        "from":1550
        , "to":1558
      }
      , {
        "from":1550
        , "to":1555
      }
      , {
        "from":1550
        , "to":1427
      }
      , {
        "from":1553
        , "to":1555
      }
      , {
        "from":1553
        , "to":1558
      }
      , {
        "from":1553
        , "to":1561
      }
      , {
        "from":1553
        , "to":1564
      }
      , {
        "from":1452
        , "to":1453
      }
      , {
        "from":1453
        , "to":1427
      }
      , {
        "from":1455
        , "to":1456
      }
      , {
        "from":1456
        , "to":1427
      }
      , {
        "from":1458
        , "to":1459
      }
      , {
        "from":1459
        , "to":1427
      }
      , {
        "from":1461
        , "to":1462
      }
      , {
        "from":1462
        , "to":1427
      }
      , {
        "from":1486
        , "to":1487
      }
      , {
        "from":1487
        , "to":1427
      }
      , {
        "from":1489
        , "to":1490
      }
      , {
        "from":1490
        , "to":1427
      }
      , {
        "from":1492
        , "to":1493
      }
      , {
        "from":1493
        , "to":1427
      }
      , {
        "from":1495
        , "to":1496
      }
      , {
        "from":1496
        , "to":1427
      }
      , {
        "from":1520
        , "to":1521
      }
      , {
        "from":1521
        , "to":1427
      }
      , {
        "from":1523
        , "to":1524
      }
      , {
        "from":1524
        , "to":1427
      }
      , {
        "from":1526
        , "to":1527
      }
      , {
        "from":1527
        , "to":1427
      }
      , {
        "from":1529
        , "to":1530
      }
      , {
        "from":1530
        , "to":1427
      }
      , {
        "from":1554
        , "to":1555
      }
      , {
        "from":1555
        , "to":1427
      }
      , {
        "from":1557
        , "to":1558
      }
      , {
        "from":1558
        , "to":1427
      }
      , {
        "from":1560
        , "to":1561
      }
      , {
        "from":1561
        , "to":1427
      }
      , {
        "from":1563
        , "to":1564
      }
      , {
        "from":1564
        , "to":1427
      }
    ]
  }
  , "5":
  {
    "nodes":
    [
      {
        "name":"kernel_SignalGenerator.B0"
        , "id":32
        , "start":"0"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"arg_TOTAL_K"
            , "id":301
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":302
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":312
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":303
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":312
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":304
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":312
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":309
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":310
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":311
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":312
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":324
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B5"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1607"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_J"
            , "id":298
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":299
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":311
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":300
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":311
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":305
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":311
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":313
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":314
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":315
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":316
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":325
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1587"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_I"
            , "id":295
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":296
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"31 (0x1F)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":297
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":306
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":307
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":311
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":308
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":312
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":323
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B5"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1619"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":312
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":322
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B5"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1626"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":311
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":321
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1591"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":317
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":318
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":319
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":320
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":326
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_SignalGenerator.B1"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "1570"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":310
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":294
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"7"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B1"
        , "id":33
        , "start":"4"
        , "end":"10"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 12"
            , "id":328
            , "start":"5"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter4_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16685_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":1581
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1582
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1576
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":1571
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1570
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "326"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1572
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1579
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_I"
                , "id":1573
                , "start":"4"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1574
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":314
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1575
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":314
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1577
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":314
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1568
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"32"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B2"
        , "id":34
        , "start":"10"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 13"
            , "id":332
            , "start":"11"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter575_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16838_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1595
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":314
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1588
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1587
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "325"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1589
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1590
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1591
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "321"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1585
                , "start":"12"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"56"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B5"
        , "id":37
        , "start":"15"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 14"
            , "id":342
            , "start":"16"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body15_i_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter696_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_17075_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1633
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1610
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":314
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1612
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1621
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1613
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":315
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1617
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1608
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1607
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "324"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":310
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1609
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1624
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_K"
                , "id":1614
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_K'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1615
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":316
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1616
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":316
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1618
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":316
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1619
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "323"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1620
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":312
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1626
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "322"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":311
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1599
                , "start":"18"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"96"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":343
            , "start":"21"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"32 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B4"
        , "id":36
        , "start":"21"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_SignalGenerator.B3"
        , "id":35
        , "start":"21"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_SignalGenerator.B6"
        , "id":38
        , "start":"21"
        , "end":"22"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":32
        , "to":33
      }
      , {
        "from":301
        , "to":302
      }
      , {
        "from":302
        , "to":303
      }
      , {
        "from":303
        , "to":310
      }
      , {
        "from":303
        , "to":309
      }
      , {
        "from":303
        , "to":304
      }
      , {
        "from":304
        , "to":308
      }
      , {
        "from":309
        , "to":310
      }
      , {
        "from":310
        , "to":311
      }
      , {
        "from":311
        , "to":312
      }
      , {
        "from":312
        , "to":324
      }
      , {
        "from":298
        , "to":299
      }
      , {
        "from":299
        , "to":300
      }
      , {
        "from":300
        , "to":314
      }
      , {
        "from":300
        , "to":313
      }
      , {
        "from":300
        , "to":305
      }
      , {
        "from":305
        , "to":307
      }
      , {
        "from":313
        , "to":314
      }
      , {
        "from":314
        , "to":315
      }
      , {
        "from":315
        , "to":316
      }
      , {
        "from":316
        , "to":325
      }
      , {
        "from":295
        , "to":296
      }
      , {
        "from":296
        , "to":297
      }
      , {
        "from":297
        , "to":318
      }
      , {
        "from":297
        , "to":317
      }
      , {
        "from":297
        , "to":306
      }
      , {
        "from":306
        , "to":321
      }
      , {
        "from":306
        , "to":307
      }
      , {
        "from":307
        , "to":322
      }
      , {
        "from":307
        , "to":308
      }
      , {
        "from":308
        , "to":323
      }
      , {
        "from":317
        , "to":318
      }
      , {
        "from":318
        , "to":319
      }
      , {
        "from":319
        , "to":320
      }
      , {
        "from":320
        , "to":326
      }
      , {
        "from":33
        , "to":34
      }
      , {
        "from":1581
        , "to":1582
      }
      , {
        "from":1576
        , "to":1577
      }
      , {
        "from":1571
        , "to":1572
      }
      , {
        "from":1570
        , "to":1572
      }
      , {
        "from":1572
        , "to":1579
      }
      , {
        "from":1572
        , "to":1568
      }
      , {
        "from":1573
        , "to":1574
      }
      , {
        "from":1574
        , "to":1575
      }
      , {
        "from":1575
        , "to":1577
      }
      , {
        "from":1577
        , "to":1568
      }
      , {
        "from":34
        , "to":37
      }
      , {
        "from":1595
        , "to":1585
      }
      , {
        "from":1588
        , "to":1589
      }
      , {
        "from":1587
        , "to":1589
      }
      , {
        "from":1589
        , "to":1590
      }
      , {
        "from":37
        , "to":36
      }
      , {
        "from":342
        , "to":343
      }
      , {
        "from":1633
        , "to":1599
      }
      , {
        "from":1610
        , "to":1599
      }
      , {
        "from":1612
        , "to":1613
      }
      , {
        "from":1612
        , "to":1621
      }
      , {
        "from":1613
        , "to":1599
      }
      , {
        "from":1617
        , "to":1618
      }
      , {
        "from":1608
        , "to":1609
      }
      , {
        "from":1607
        , "to":1609
      }
      , {
        "from":1609
        , "to":1624
      }
      , {
        "from":1614
        , "to":1615
      }
      , {
        "from":1615
        , "to":1616
      }
      , {
        "from":1616
        , "to":1618
      }
      , {
        "from":1618
        , "to":1599
      }
      , {
        "from":1619
        , "to":1620
      }
      , {
        "from":1620
        , "to":1599
      }
      , {
        "from":36
        , "to":34
      }
      , {
        "from":36
        , "to":35
      }
      , {
        "from":35
        , "to":33
      }
      , {
        "from":35
        , "to":38
      }
    ]
  }
  , "6":
  {
    "nodes":
    [
      {
        "name":"kernel_Product.B0"
        , "id":39
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":345
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":342
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product.B2"
        , "id":41
        , "start":"2"
        , "end":"10"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":349
            , "start":"10"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"32 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 15"
            , "id":348
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter1_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1637
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 16"
            , "id":350
            , "start":"6"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'Z_pipe_iter'"
                , "id":1642
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":338
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1643
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1640
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Product.B3"
        , "id":42
        , "start":"10"
        , "end":"43"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 17"
            , "id":355
            , "start":"11"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter2922_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1648
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":67
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1653
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1654
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1677
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":344
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1651
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":345
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1652
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":345
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1649
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1650
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":346
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_ii_jj'"
                , "id":1655
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_jj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1659
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1660
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1661
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1675
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1656
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"2147483632 (0x7FFFFFF0)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1657
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1658
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1662
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1676
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1678
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":397
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1679
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1645
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"120"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":356
            , "start":"17"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":357
            , "start":"17"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 18"
            , "id":358
            , "start":"17"
            , "end":"42"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter300_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"7"
                , "Cluster Latency":"25"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Select"
                , "id":1806
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1784
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"6"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":380
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_iter'"
                , "id":2162
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":338
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2203
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":423
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1687
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1688
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1689
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1690
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1691
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1692
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1693
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1694
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1695
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1696
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1697
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1698
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1699
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1700
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1701
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":420
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1702
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1801
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1802
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1703
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1890
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1891
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1704
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1978
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1979
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1705
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2066
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2067
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1706
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1824
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1825
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1707
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1912
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1913
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1708
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2000
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2001
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1709
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2089
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2090
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1710
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1846
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1847
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1711
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1934
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1935
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1712
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2022
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2023
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1713
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2112
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2113
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1714
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1868
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1869
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1715
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1956
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1957
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1716
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2044
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2045
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1717
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2135
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2136
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1718
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1719
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1720
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1721
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1866
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1867
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1954
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1955
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2042
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2043
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2133
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2134
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1722
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1723
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1864
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1865
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1952
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1953
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2040
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2041
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2131
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2132
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1724
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1725
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1862
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1863
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1950
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1951
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2038
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2039
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2129
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2130
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1726
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1727
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1860
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1861
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1948
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1949
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2036
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2037
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2127
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2128
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1728
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1729
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1844
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1845
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1932
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1933
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2020
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2021
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2110
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2111
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1730
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1731
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1842
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1843
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1930
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1931
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2018
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2019
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2108
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2109
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1732
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1733
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1840
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1841
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1928
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1929
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2016
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2017
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2106
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2107
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1734
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1735
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1838
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1839
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1926
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1927
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2014
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2015
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2104
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2105
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1736
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1737
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1822
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1823
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1910
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1911
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1998
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1999
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2087
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2088
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1738
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1739
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1820
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1821
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1908
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1909
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1996
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1997
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2085
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2086
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1740
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1741
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1818
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1819
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1906
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1907
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1994
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1995
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2083
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2084
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1742
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1743
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1816
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1817
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1904
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1905
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1992
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1993
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2081
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2082
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1744
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1745
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1799
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1800
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1888
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1889
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1976
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1977
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2064
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2065
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1746
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1747
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1797
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1798
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1886
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1887
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1974
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1975
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2062
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2063
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1748
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1749
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1795
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1796
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1884
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1885
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1972
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1973
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2060
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2061
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array,Y_shreg'"
                , "id":1750
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array,Y_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1751
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":330
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1793
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1794
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1882
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1883
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1970
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1971
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2058
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2059
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1752
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1753
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2056
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2057
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2079
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2080
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2102
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2103
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2125
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2126
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1754
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1755
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2054
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2055
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2077
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2078
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2100
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2101
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2123
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2124
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1756
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1757
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2052
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2053
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2075
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2076
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2098
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2099
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2121
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2122
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1758
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1759
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2050
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2051
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2068
                , "start":"26"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2069
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2073
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2074
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2091
                , "start":"26"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2092
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2096
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2097
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2114
                , "start":"28"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2115
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2119
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2120
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2137
                , "start":"30"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2138
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1760
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1761
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1968
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1969
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1990
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1991
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2012
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2013
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2034
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2035
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1762
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1763
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1966
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1967
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1988
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1989
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2010
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2011
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2032
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2033
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1764
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1765
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1964
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1965
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1986
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1987
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2008
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2009
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2030
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2031
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1766
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1767
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1962
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1963
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1980
                , "start":"24"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1981
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1983
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2170
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2171
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1984
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1985
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2002
                , "start":"24"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2003
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2005
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2179
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2180
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2006
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2007
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2024
                , "start":"26"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2025
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2027
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2188
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2189
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2028
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2029
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":2046
                , "start":"28"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2047
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2049
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2197
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2198
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1768
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1769
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1880
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1881
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1902
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1903
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1924
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1925
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1946
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1947
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1770
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1771
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1878
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1879
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1900
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1901
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1922
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1923
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1944
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1945
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1772
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1773
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1876
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1877
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1898
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1899
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1920
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1921
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1942
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1943
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1774
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1775
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1874
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1875
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1892
                , "start":"22"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1893
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1895
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2167
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2168
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1896
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1897
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1914
                , "start":"22"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1915
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1917
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2176
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2177
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1918
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1919
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1936
                , "start":"24"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1937
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1939
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2185
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2186
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1940
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1941
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1958
                , "start":"26"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1959
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1961
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2194
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2195
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1776
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1777
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1791
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1792
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1814
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1815
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1836
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1837
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1858
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1859
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1778
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1779
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1789
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1790
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1812
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1813
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1834
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1835
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1856
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1857
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1780
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1781
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":331
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1787
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1788
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1810
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1811
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1832
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1833
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1854
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1855
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array,X_shreg'"
                , "id":1782
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array,X_shreg'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1783
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1785
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1786
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1803
                , "start":"20"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1804
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1807
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2142
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2143
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2144
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2145
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2148
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2149
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2154
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2155
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":406
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1808
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1809
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1826
                , "start":"22"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1827
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1829
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2146
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2147
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2150
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2151
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2156
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2157
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":406
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1830
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1831
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1848
                , "start":"24"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1849
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1851
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2152
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2153
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2158
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2159
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":406
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1852
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1853
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1870
                , "start":"26"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":383
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1871
                , "start":"36"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":337
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1873
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2160
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2161
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":406
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2071
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2072
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2173
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2174
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2094
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2095
                , "start":"37"
                , "end":"37"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2182
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2183
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2117
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2118
                , "start":"39"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2191
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2192
                , "start":"40"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2140
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2141
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"31"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":391
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2200
                , "start":"41"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"31"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2201
                , "start":"42"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"32"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":333
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_base'"
                , "id":2163
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_base'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":339
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2164
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":338
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2165
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2166
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":409
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1684
                , "start":"39"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"144"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":359
            , "start":"42"
            , "end":"42"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product.B1"
        , "id":40
        , "start":"43"
        , "end":"43"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":39
        , "to":41
      }
      , {
        "from":41
        , "to":42
      }
      , {
        "from":348
        , "to":350
      }
      , {
        "from":1642
        , "to":1643
      }
      , {
        "from":1642
        , "to":1640
      }
      , {
        "from":42
        , "to":40
      }
      , {
        "from":355
        , "to":357
      }
      , {
        "from":355
        , "to":356
      }
      , {
        "from":355
        , "to":358
      }
      , {
        "from":1648
        , "to":1649
      }
      , {
        "from":1648
        , "to":1651
      }
      , {
        "from":1648
        , "to":1653
      }
      , {
        "from":1653
        , "to":1654
      }
      , {
        "from":1654
        , "to":1677
      }
      , {
        "from":1654
        , "to":1645
      }
      , {
        "from":1677
        , "to":1678
      }
      , {
        "from":1651
        , "to":1652
      }
      , {
        "from":1652
        , "to":1645
      }
      , {
        "from":1649
        , "to":1650
      }
      , {
        "from":1650
        , "to":1661
      }
      , {
        "from":1650
        , "to":1645
      }
      , {
        "from":1655
        , "to":1679
      }
      , {
        "from":1655
        , "to":1656
      }
      , {
        "from":1655
        , "to":1659
      }
      , {
        "from":1659
        , "to":1660
      }
      , {
        "from":1660
        , "to":1661
      }
      , {
        "from":1661
        , "to":1675
      }
      , {
        "from":1675
        , "to":1676
      }
      , {
        "from":1656
        , "to":1662
      }
      , {
        "from":1656
        , "to":1658
      }
      , {
        "from":1656
        , "to":1657
      }
      , {
        "from":1657
        , "to":1645
      }
      , {
        "from":1658
        , "to":1645
      }
      , {
        "from":1662
        , "to":1676
      }
      , {
        "from":1676
        , "to":1678
      }
      , {
        "from":1678
        , "to":1645
      }
      , {
        "from":356
        , "to":358
      }
      , {
        "from":357
        , "to":358
      }
      , {
        "from":358
        , "to":359
      }
      , {
        "from":1806
        , "to":2141
      }
      , {
        "from":1806
        , "to":2118
      }
      , {
        "from":1806
        , "to":2095
      }
      , {
        "from":1806
        , "to":2072
      }
      , {
        "from":1806
        , "to":2049
      }
      , {
        "from":1806
        , "to":2027
      }
      , {
        "from":1806
        , "to":2005
      }
      , {
        "from":1806
        , "to":1983
      }
      , {
        "from":1806
        , "to":1961
      }
      , {
        "from":1806
        , "to":1939
      }
      , {
        "from":1806
        , "to":1917
      }
      , {
        "from":1806
        , "to":1895
      }
      , {
        "from":1806
        , "to":1873
      }
      , {
        "from":1806
        , "to":1851
      }
      , {
        "from":1806
        , "to":1829
      }
      , {
        "from":1806
        , "to":1807
      }
      , {
        "from":1784
        , "to":1802
      }
      , {
        "from":1784
        , "to":1825
      }
      , {
        "from":1784
        , "to":1847
      }
      , {
        "from":1784
        , "to":1869
      }
      , {
        "from":1784
        , "to":1891
      }
      , {
        "from":1784
        , "to":1913
      }
      , {
        "from":1784
        , "to":1935
      }
      , {
        "from":1784
        , "to":1957
      }
      , {
        "from":1784
        , "to":1979
      }
      , {
        "from":1784
        , "to":2001
      }
      , {
        "from":1784
        , "to":2023
      }
      , {
        "from":1784
        , "to":2045
      }
      , {
        "from":1784
        , "to":2067
      }
      , {
        "from":1784
        , "to":2090
      }
      , {
        "from":1784
        , "to":2113
      }
      , {
        "from":1784
        , "to":2136
      }
      , {
        "from":2162
        , "to":2164
      }
      , {
        "from":2162
        , "to":2166
      }
      , {
        "from":2162
        , "to":2203
      }
      , {
        "from":1687
        , "to":1688
      }
      , {
        "from":1687
        , "to":1719
      }
      , {
        "from":1688
        , "to":1718
      }
      , {
        "from":1688
        , "to":1689
      }
      , {
        "from":1689
        , "to":1717
      }
      , {
        "from":1689
        , "to":1716
      }
      , {
        "from":1689
        , "to":1715
      }
      , {
        "from":1689
        , "to":1714
      }
      , {
        "from":1689
        , "to":1713
      }
      , {
        "from":1689
        , "to":1712
      }
      , {
        "from":1689
        , "to":1711
      }
      , {
        "from":1689
        , "to":1710
      }
      , {
        "from":1689
        , "to":1709
      }
      , {
        "from":1689
        , "to":1708
      }
      , {
        "from":1689
        , "to":1707
      }
      , {
        "from":1689
        , "to":1706
      }
      , {
        "from":1689
        , "to":1705
      }
      , {
        "from":1689
        , "to":1704
      }
      , {
        "from":1689
        , "to":1703
      }
      , {
        "from":1689
        , "to":1702
      }
      , {
        "from":1689
        , "to":1701
      }
      , {
        "from":1689
        , "to":1700
      }
      , {
        "from":1689
        , "to":1699
      }
      , {
        "from":1689
        , "to":1698
      }
      , {
        "from":1689
        , "to":1697
      }
      , {
        "from":1689
        , "to":1696
      }
      , {
        "from":1689
        , "to":1695
      }
      , {
        "from":1689
        , "to":1694
      }
      , {
        "from":1689
        , "to":1693
      }
      , {
        "from":1689
        , "to":1692
      }
      , {
        "from":1689
        , "to":1691
      }
      , {
        "from":1689
        , "to":1690
      }
      , {
        "from":1690
        , "to":1807
      }
      , {
        "from":1691
        , "to":1895
      }
      , {
        "from":1692
        , "to":1983
      }
      , {
        "from":1693
        , "to":1829
      }
      , {
        "from":1694
        , "to":1917
      }
      , {
        "from":1695
        , "to":2005
      }
      , {
        "from":1696
        , "to":1851
      }
      , {
        "from":1697
        , "to":1939
      }
      , {
        "from":1698
        , "to":2027
      }
      , {
        "from":1699
        , "to":1873
      }
      , {
        "from":1700
        , "to":1961
      }
      , {
        "from":1701
        , "to":2049
      }
      , {
        "from":1702
        , "to":1801
      }
      , {
        "from":1801
        , "to":1802
      }
      , {
        "from":1802
        , "to":1803
      }
      , {
        "from":1703
        , "to":1890
      }
      , {
        "from":1890
        , "to":1891
      }
      , {
        "from":1891
        , "to":1892
      }
      , {
        "from":1704
        , "to":1978
      }
      , {
        "from":1978
        , "to":1979
      }
      , {
        "from":1979
        , "to":1980
      }
      , {
        "from":1705
        , "to":2066
      }
      , {
        "from":2066
        , "to":2067
      }
      , {
        "from":2067
        , "to":2068
      }
      , {
        "from":1706
        , "to":1824
      }
      , {
        "from":1824
        , "to":1825
      }
      , {
        "from":1825
        , "to":1826
      }
      , {
        "from":1707
        , "to":1912
      }
      , {
        "from":1912
        , "to":1913
      }
      , {
        "from":1913
        , "to":1914
      }
      , {
        "from":1708
        , "to":2000
      }
      , {
        "from":2000
        , "to":2001
      }
      , {
        "from":2001
        , "to":2002
      }
      , {
        "from":1709
        , "to":2089
      }
      , {
        "from":2089
        , "to":2090
      }
      , {
        "from":2090
        , "to":2091
      }
      , {
        "from":1710
        , "to":1846
      }
      , {
        "from":1846
        , "to":1847
      }
      , {
        "from":1847
        , "to":1848
      }
      , {
        "from":1711
        , "to":1934
      }
      , {
        "from":1934
        , "to":1935
      }
      , {
        "from":1935
        , "to":1936
      }
      , {
        "from":1712
        , "to":2022
      }
      , {
        "from":2022
        , "to":2023
      }
      , {
        "from":2023
        , "to":2024
      }
      , {
        "from":1713
        , "to":2112
      }
      , {
        "from":2112
        , "to":2113
      }
      , {
        "from":2113
        , "to":2114
      }
      , {
        "from":1714
        , "to":1868
      }
      , {
        "from":1868
        , "to":1869
      }
      , {
        "from":1869
        , "to":1870
      }
      , {
        "from":1715
        , "to":1956
      }
      , {
        "from":1956
        , "to":1957
      }
      , {
        "from":1957
        , "to":1958
      }
      , {
        "from":1716
        , "to":2044
      }
      , {
        "from":2044
        , "to":2045
      }
      , {
        "from":2045
        , "to":2046
      }
      , {
        "from":1717
        , "to":2135
      }
      , {
        "from":2135
        , "to":2136
      }
      , {
        "from":2136
        , "to":2137
      }
      , {
        "from":1718
        , "to":1719
      }
      , {
        "from":1720
        , "to":1721
      }
      , {
        "from":1721
        , "to":1866
      }
      , {
        "from":1866
        , "to":1867
      }
      , {
        "from":1867
        , "to":1954
      }
      , {
        "from":1867
        , "to":1870
      }
      , {
        "from":1954
        , "to":1955
      }
      , {
        "from":1955
        , "to":2042
      }
      , {
        "from":1955
        , "to":1958
      }
      , {
        "from":2042
        , "to":2043
      }
      , {
        "from":2043
        , "to":2133
      }
      , {
        "from":2043
        , "to":2046
      }
      , {
        "from":2133
        , "to":2134
      }
      , {
        "from":2134
        , "to":2137
      }
      , {
        "from":1722
        , "to":1723
      }
      , {
        "from":1723
        , "to":1864
      }
      , {
        "from":1864
        , "to":1865
      }
      , {
        "from":1865
        , "to":1952
      }
      , {
        "from":1865
        , "to":1870
      }
      , {
        "from":1952
        , "to":1953
      }
      , {
        "from":1953
        , "to":2040
      }
      , {
        "from":1953
        , "to":1958
      }
      , {
        "from":2040
        , "to":2041
      }
      , {
        "from":2041
        , "to":2131
      }
      , {
        "from":2041
        , "to":2046
      }
      , {
        "from":2131
        , "to":2132
      }
      , {
        "from":2132
        , "to":2137
      }
      , {
        "from":1724
        , "to":1725
      }
      , {
        "from":1725
        , "to":1862
      }
      , {
        "from":1862
        , "to":1863
      }
      , {
        "from":1863
        , "to":1950
      }
      , {
        "from":1863
        , "to":1870
      }
      , {
        "from":1950
        , "to":1951
      }
      , {
        "from":1951
        , "to":2038
      }
      , {
        "from":1951
        , "to":1958
      }
      , {
        "from":2038
        , "to":2039
      }
      , {
        "from":2039
        , "to":2129
      }
      , {
        "from":2039
        , "to":2046
      }
      , {
        "from":2129
        , "to":2130
      }
      , {
        "from":2130
        , "to":2137
      }
      , {
        "from":1726
        , "to":1727
      }
      , {
        "from":1727
        , "to":1860
      }
      , {
        "from":1860
        , "to":1861
      }
      , {
        "from":1861
        , "to":1948
      }
      , {
        "from":1861
        , "to":1870
      }
      , {
        "from":1948
        , "to":1949
      }
      , {
        "from":1949
        , "to":2036
      }
      , {
        "from":1949
        , "to":1958
      }
      , {
        "from":2036
        , "to":2037
      }
      , {
        "from":2037
        , "to":2127
      }
      , {
        "from":2037
        , "to":2046
      }
      , {
        "from":2127
        , "to":2128
      }
      , {
        "from":2128
        , "to":2137
      }
      , {
        "from":1728
        , "to":1729
      }
      , {
        "from":1729
        , "to":1844
      }
      , {
        "from":1844
        , "to":1845
      }
      , {
        "from":1845
        , "to":1932
      }
      , {
        "from":1845
        , "to":1848
      }
      , {
        "from":1932
        , "to":1933
      }
      , {
        "from":1933
        , "to":2020
      }
      , {
        "from":1933
        , "to":1936
      }
      , {
        "from":2020
        , "to":2021
      }
      , {
        "from":2021
        , "to":2110
      }
      , {
        "from":2021
        , "to":2024
      }
      , {
        "from":2110
        , "to":2111
      }
      , {
        "from":2111
        , "to":2114
      }
      , {
        "from":1730
        , "to":1731
      }
      , {
        "from":1731
        , "to":1842
      }
      , {
        "from":1842
        , "to":1843
      }
      , {
        "from":1843
        , "to":1930
      }
      , {
        "from":1843
        , "to":1848
      }
      , {
        "from":1930
        , "to":1931
      }
      , {
        "from":1931
        , "to":2018
      }
      , {
        "from":1931
        , "to":1936
      }
      , {
        "from":2018
        , "to":2019
      }
      , {
        "from":2019
        , "to":2108
      }
      , {
        "from":2019
        , "to":2024
      }
      , {
        "from":2108
        , "to":2109
      }
      , {
        "from":2109
        , "to":2114
      }
      , {
        "from":1732
        , "to":1733
      }
      , {
        "from":1733
        , "to":1840
      }
      , {
        "from":1840
        , "to":1841
      }
      , {
        "from":1841
        , "to":1928
      }
      , {
        "from":1841
        , "to":1848
      }
      , {
        "from":1928
        , "to":1929
      }
      , {
        "from":1929
        , "to":2016
      }
      , {
        "from":1929
        , "to":1936
      }
      , {
        "from":2016
        , "to":2017
      }
      , {
        "from":2017
        , "to":2106
      }
      , {
        "from":2017
        , "to":2024
      }
      , {
        "from":2106
        , "to":2107
      }
      , {
        "from":2107
        , "to":2114
      }
      , {
        "from":1734
        , "to":1735
      }
      , {
        "from":1735
        , "to":1838
      }
      , {
        "from":1838
        , "to":1839
      }
      , {
        "from":1839
        , "to":1926
      }
      , {
        "from":1839
        , "to":1848
      }
      , {
        "from":1926
        , "to":1927
      }
      , {
        "from":1927
        , "to":2014
      }
      , {
        "from":1927
        , "to":1936
      }
      , {
        "from":2014
        , "to":2015
      }
      , {
        "from":2015
        , "to":2104
      }
      , {
        "from":2015
        , "to":2024
      }
      , {
        "from":2104
        , "to":2105
      }
      , {
        "from":2105
        , "to":2114
      }
      , {
        "from":1736
        , "to":1737
      }
      , {
        "from":1737
        , "to":1822
      }
      , {
        "from":1822
        , "to":1823
      }
      , {
        "from":1823
        , "to":1910
      }
      , {
        "from":1823
        , "to":1826
      }
      , {
        "from":1910
        , "to":1911
      }
      , {
        "from":1911
        , "to":1998
      }
      , {
        "from":1911
        , "to":1914
      }
      , {
        "from":1998
        , "to":1999
      }
      , {
        "from":1999
        , "to":2087
      }
      , {
        "from":1999
        , "to":2002
      }
      , {
        "from":2087
        , "to":2088
      }
      , {
        "from":2088
        , "to":2091
      }
      , {
        "from":1738
        , "to":1739
      }
      , {
        "from":1739
        , "to":1820
      }
      , {
        "from":1820
        , "to":1821
      }
      , {
        "from":1821
        , "to":1908
      }
      , {
        "from":1821
        , "to":1826
      }
      , {
        "from":1908
        , "to":1909
      }
      , {
        "from":1909
        , "to":1996
      }
      , {
        "from":1909
        , "to":1914
      }
      , {
        "from":1996
        , "to":1997
      }
      , {
        "from":1997
        , "to":2085
      }
      , {
        "from":1997
        , "to":2002
      }
      , {
        "from":2085
        , "to":2086
      }
      , {
        "from":2086
        , "to":2091
      }
      , {
        "from":1740
        , "to":1741
      }
      , {
        "from":1741
        , "to":1818
      }
      , {
        "from":1818
        , "to":1819
      }
      , {
        "from":1819
        , "to":1906
      }
      , {
        "from":1819
        , "to":1826
      }
      , {
        "from":1906
        , "to":1907
      }
      , {
        "from":1907
        , "to":1994
      }
      , {
        "from":1907
        , "to":1914
      }
      , {
        "from":1994
        , "to":1995
      }
      , {
        "from":1995
        , "to":2083
      }
      , {
        "from":1995
        , "to":2002
      }
      , {
        "from":2083
        , "to":2084
      }
      , {
        "from":2084
        , "to":2091
      }
      , {
        "from":1742
        , "to":1743
      }
      , {
        "from":1743
        , "to":1816
      }
      , {
        "from":1816
        , "to":1817
      }
      , {
        "from":1817
        , "to":1904
      }
      , {
        "from":1817
        , "to":1826
      }
      , {
        "from":1904
        , "to":1905
      }
      , {
        "from":1905
        , "to":1992
      }
      , {
        "from":1905
        , "to":1914
      }
      , {
        "from":1992
        , "to":1993
      }
      , {
        "from":1993
        , "to":2081
      }
      , {
        "from":1993
        , "to":2002
      }
      , {
        "from":2081
        , "to":2082
      }
      , {
        "from":2082
        , "to":2091
      }
      , {
        "from":1744
        , "to":1745
      }
      , {
        "from":1745
        , "to":1799
      }
      , {
        "from":1799
        , "to":1800
      }
      , {
        "from":1800
        , "to":1888
      }
      , {
        "from":1800
        , "to":1803
      }
      , {
        "from":1888
        , "to":1889
      }
      , {
        "from":1889
        , "to":1976
      }
      , {
        "from":1889
        , "to":1892
      }
      , {
        "from":1976
        , "to":1977
      }
      , {
        "from":1977
        , "to":2064
      }
      , {
        "from":1977
        , "to":1980
      }
      , {
        "from":2064
        , "to":2065
      }
      , {
        "from":2065
        , "to":2068
      }
      , {
        "from":1746
        , "to":1747
      }
      , {
        "from":1747
        , "to":1797
      }
      , {
        "from":1797
        , "to":1798
      }
      , {
        "from":1798
        , "to":1886
      }
      , {
        "from":1798
        , "to":1803
      }
      , {
        "from":1886
        , "to":1887
      }
      , {
        "from":1887
        , "to":1974
      }
      , {
        "from":1887
        , "to":1892
      }
      , {
        "from":1974
        , "to":1975
      }
      , {
        "from":1975
        , "to":2062
      }
      , {
        "from":1975
        , "to":1980
      }
      , {
        "from":2062
        , "to":2063
      }
      , {
        "from":2063
        , "to":2068
      }
      , {
        "from":1748
        , "to":1749
      }
      , {
        "from":1749
        , "to":1795
      }
      , {
        "from":1795
        , "to":1796
      }
      , {
        "from":1796
        , "to":1884
      }
      , {
        "from":1796
        , "to":1803
      }
      , {
        "from":1884
        , "to":1885
      }
      , {
        "from":1885
        , "to":1972
      }
      , {
        "from":1885
        , "to":1892
      }
      , {
        "from":1972
        , "to":1973
      }
      , {
        "from":1973
        , "to":2060
      }
      , {
        "from":1973
        , "to":1980
      }
      , {
        "from":2060
        , "to":2061
      }
      , {
        "from":2061
        , "to":2068
      }
      , {
        "from":1750
        , "to":1751
      }
      , {
        "from":1751
        , "to":1793
      }
      , {
        "from":1793
        , "to":1794
      }
      , {
        "from":1794
        , "to":1882
      }
      , {
        "from":1794
        , "to":1803
      }
      , {
        "from":1882
        , "to":1883
      }
      , {
        "from":1883
        , "to":1970
      }
      , {
        "from":1883
        , "to":1892
      }
      , {
        "from":1970
        , "to":1971
      }
      , {
        "from":1971
        , "to":2058
      }
      , {
        "from":1971
        , "to":1980
      }
      , {
        "from":2058
        , "to":2059
      }
      , {
        "from":2059
        , "to":2068
      }
      , {
        "from":1752
        , "to":1753
      }
      , {
        "from":1753
        , "to":2056
      }
      , {
        "from":2056
        , "to":2057
      }
      , {
        "from":2057
        , "to":2079
      }
      , {
        "from":2057
        , "to":2068
      }
      , {
        "from":2079
        , "to":2080
      }
      , {
        "from":2080
        , "to":2102
      }
      , {
        "from":2080
        , "to":2091
      }
      , {
        "from":2102
        , "to":2103
      }
      , {
        "from":2103
        , "to":2125
      }
      , {
        "from":2103
        , "to":2114
      }
      , {
        "from":2125
        , "to":2126
      }
      , {
        "from":2126
        , "to":2137
      }
      , {
        "from":1754
        , "to":1755
      }
      , {
        "from":1755
        , "to":2054
      }
      , {
        "from":2054
        , "to":2055
      }
      , {
        "from":2055
        , "to":2077
      }
      , {
        "from":2055
        , "to":2068
      }
      , {
        "from":2077
        , "to":2078
      }
      , {
        "from":2078
        , "to":2100
      }
      , {
        "from":2078
        , "to":2091
      }
      , {
        "from":2100
        , "to":2101
      }
      , {
        "from":2101
        , "to":2123
      }
      , {
        "from":2101
        , "to":2114
      }
      , {
        "from":2123
        , "to":2124
      }
      , {
        "from":2124
        , "to":2137
      }
      , {
        "from":1756
        , "to":1757
      }
      , {
        "from":1757
        , "to":2052
      }
      , {
        "from":2052
        , "to":2053
      }
      , {
        "from":2053
        , "to":2075
      }
      , {
        "from":2053
        , "to":2068
      }
      , {
        "from":2075
        , "to":2076
      }
      , {
        "from":2076
        , "to":2098
      }
      , {
        "from":2076
        , "to":2091
      }
      , {
        "from":2098
        , "to":2099
      }
      , {
        "from":2099
        , "to":2121
      }
      , {
        "from":2099
        , "to":2114
      }
      , {
        "from":2121
        , "to":2122
      }
      , {
        "from":2122
        , "to":2137
      }
      , {
        "from":1758
        , "to":1759
      }
      , {
        "from":1759
        , "to":2050
      }
      , {
        "from":2050
        , "to":2051
      }
      , {
        "from":2051
        , "to":2073
      }
      , {
        "from":2051
        , "to":2068
      }
      , {
        "from":2068
        , "to":2069
      }
      , {
        "from":2069
        , "to":2072
      }
      , {
        "from":2073
        , "to":2074
      }
      , {
        "from":2074
        , "to":2096
      }
      , {
        "from":2074
        , "to":2091
      }
      , {
        "from":2091
        , "to":2092
      }
      , {
        "from":2092
        , "to":2095
      }
      , {
        "from":2096
        , "to":2097
      }
      , {
        "from":2097
        , "to":2119
      }
      , {
        "from":2097
        , "to":2114
      }
      , {
        "from":2114
        , "to":2115
      }
      , {
        "from":2115
        , "to":2118
      }
      , {
        "from":2119
        , "to":2120
      }
      , {
        "from":2120
        , "to":2137
      }
      , {
        "from":2137
        , "to":2138
      }
      , {
        "from":2138
        , "to":2141
      }
      , {
        "from":1760
        , "to":1761
      }
      , {
        "from":1761
        , "to":1968
      }
      , {
        "from":1968
        , "to":1969
      }
      , {
        "from":1969
        , "to":1990
      }
      , {
        "from":1969
        , "to":1980
      }
      , {
        "from":1990
        , "to":1991
      }
      , {
        "from":1991
        , "to":2012
      }
      , {
        "from":1991
        , "to":2002
      }
      , {
        "from":2012
        , "to":2013
      }
      , {
        "from":2013
        , "to":2034
      }
      , {
        "from":2013
        , "to":2024
      }
      , {
        "from":2034
        , "to":2035
      }
      , {
        "from":2035
        , "to":2046
      }
      , {
        "from":1762
        , "to":1763
      }
      , {
        "from":1763
        , "to":1966
      }
      , {
        "from":1966
        , "to":1967
      }
      , {
        "from":1967
        , "to":1988
      }
      , {
        "from":1967
        , "to":1980
      }
      , {
        "from":1988
        , "to":1989
      }
      , {
        "from":1989
        , "to":2010
      }
      , {
        "from":1989
        , "to":2002
      }
      , {
        "from":2010
        , "to":2011
      }
      , {
        "from":2011
        , "to":2032
      }
      , {
        "from":2011
        , "to":2024
      }
      , {
        "from":2032
        , "to":2033
      }
      , {
        "from":2033
        , "to":2046
      }
      , {
        "from":1764
        , "to":1765
      }
      , {
        "from":1765
        , "to":1964
      }
      , {
        "from":1964
        , "to":1965
      }
      , {
        "from":1965
        , "to":1986
      }
      , {
        "from":1965
        , "to":1980
      }
      , {
        "from":1986
        , "to":1987
      }
      , {
        "from":1987
        , "to":2008
      }
      , {
        "from":1987
        , "to":2002
      }
      , {
        "from":2008
        , "to":2009
      }
      , {
        "from":2009
        , "to":2030
      }
      , {
        "from":2009
        , "to":2024
      }
      , {
        "from":2030
        , "to":2031
      }
      , {
        "from":2031
        , "to":2046
      }
      , {
        "from":1766
        , "to":1767
      }
      , {
        "from":1767
        , "to":1962
      }
      , {
        "from":1962
        , "to":1963
      }
      , {
        "from":1963
        , "to":1984
      }
      , {
        "from":1963
        , "to":1980
      }
      , {
        "from":1980
        , "to":1981
      }
      , {
        "from":1981
        , "to":1983
      }
      , {
        "from":1983
        , "to":2170
      }
      , {
        "from":2170
        , "to":2171
      }
      , {
        "from":1984
        , "to":1985
      }
      , {
        "from":1985
        , "to":2006
      }
      , {
        "from":1985
        , "to":2002
      }
      , {
        "from":2002
        , "to":2003
      }
      , {
        "from":2003
        , "to":2005
      }
      , {
        "from":2005
        , "to":2179
      }
      , {
        "from":2179
        , "to":2180
      }
      , {
        "from":2006
        , "to":2007
      }
      , {
        "from":2007
        , "to":2028
      }
      , {
        "from":2007
        , "to":2024
      }
      , {
        "from":2024
        , "to":2025
      }
      , {
        "from":2025
        , "to":2027
      }
      , {
        "from":2027
        , "to":2188
      }
      , {
        "from":2188
        , "to":2189
      }
      , {
        "from":2028
        , "to":2029
      }
      , {
        "from":2029
        , "to":2046
      }
      , {
        "from":2046
        , "to":2047
      }
      , {
        "from":2047
        , "to":2049
      }
      , {
        "from":2049
        , "to":2197
      }
      , {
        "from":2197
        , "to":2198
      }
      , {
        "from":1768
        , "to":1769
      }
      , {
        "from":1769
        , "to":1880
      }
      , {
        "from":1880
        , "to":1881
      }
      , {
        "from":1881
        , "to":1902
      }
      , {
        "from":1881
        , "to":1892
      }
      , {
        "from":1902
        , "to":1903
      }
      , {
        "from":1903
        , "to":1924
      }
      , {
        "from":1903
        , "to":1914
      }
      , {
        "from":1924
        , "to":1925
      }
      , {
        "from":1925
        , "to":1946
      }
      , {
        "from":1925
        , "to":1936
      }
      , {
        "from":1946
        , "to":1947
      }
      , {
        "from":1947
        , "to":1958
      }
      , {
        "from":1770
        , "to":1771
      }
      , {
        "from":1771
        , "to":1878
      }
      , {
        "from":1878
        , "to":1879
      }
      , {
        "from":1879
        , "to":1900
      }
      , {
        "from":1879
        , "to":1892
      }
      , {
        "from":1900
        , "to":1901
      }
      , {
        "from":1901
        , "to":1922
      }
      , {
        "from":1901
        , "to":1914
      }
      , {
        "from":1922
        , "to":1923
      }
      , {
        "from":1923
        , "to":1944
      }
      , {
        "from":1923
        , "to":1936
      }
      , {
        "from":1944
        , "to":1945
      }
      , {
        "from":1945
        , "to":1958
      }
      , {
        "from":1772
        , "to":1773
      }
      , {
        "from":1773
        , "to":1876
      }
      , {
        "from":1876
        , "to":1877
      }
      , {
        "from":1877
        , "to":1898
      }
      , {
        "from":1877
        , "to":1892
      }
      , {
        "from":1898
        , "to":1899
      }
      , {
        "from":1899
        , "to":1920
      }
      , {
        "from":1899
        , "to":1914
      }
      , {
        "from":1920
        , "to":1921
      }
      , {
        "from":1921
        , "to":1942
      }
      , {
        "from":1921
        , "to":1936
      }
      , {
        "from":1942
        , "to":1943
      }
      , {
        "from":1943
        , "to":1958
      }
      , {
        "from":1774
        , "to":1775
      }
      , {
        "from":1775
        , "to":1874
      }
      , {
        "from":1874
        , "to":1875
      }
      , {
        "from":1875
        , "to":1896
      }
      , {
        "from":1875
        , "to":1892
      }
      , {
        "from":1892
        , "to":1893
      }
      , {
        "from":1893
        , "to":1895
      }
      , {
        "from":1895
        , "to":2167
      }
      , {
        "from":2167
        , "to":2168
      }
      , {
        "from":1896
        , "to":1897
      }
      , {
        "from":1897
        , "to":1918
      }
      , {
        "from":1897
        , "to":1914
      }
      , {
        "from":1914
        , "to":1915
      }
      , {
        "from":1915
        , "to":1917
      }
      , {
        "from":1917
        , "to":2176
      }
      , {
        "from":2176
        , "to":2177
      }
      , {
        "from":1918
        , "to":1919
      }
      , {
        "from":1919
        , "to":1940
      }
      , {
        "from":1919
        , "to":1936
      }
      , {
        "from":1936
        , "to":1937
      }
      , {
        "from":1937
        , "to":1939
      }
      , {
        "from":1939
        , "to":2185
      }
      , {
        "from":2185
        , "to":2186
      }
      , {
        "from":1940
        , "to":1941
      }
      , {
        "from":1941
        , "to":1958
      }
      , {
        "from":1958
        , "to":1959
      }
      , {
        "from":1959
        , "to":1961
      }
      , {
        "from":1961
        , "to":2194
      }
      , {
        "from":2194
        , "to":2195
      }
      , {
        "from":1776
        , "to":1777
      }
      , {
        "from":1777
        , "to":1791
      }
      , {
        "from":1791
        , "to":1792
      }
      , {
        "from":1792
        , "to":1814
      }
      , {
        "from":1792
        , "to":1803
      }
      , {
        "from":1814
        , "to":1815
      }
      , {
        "from":1815
        , "to":1836
      }
      , {
        "from":1815
        , "to":1826
      }
      , {
        "from":1836
        , "to":1837
      }
      , {
        "from":1837
        , "to":1858
      }
      , {
        "from":1837
        , "to":1848
      }
      , {
        "from":1858
        , "to":1859
      }
      , {
        "from":1859
        , "to":1870
      }
      , {
        "from":1778
        , "to":1779
      }
      , {
        "from":1779
        , "to":1789
      }
      , {
        "from":1789
        , "to":1790
      }
      , {
        "from":1790
        , "to":1812
      }
      , {
        "from":1790
        , "to":1803
      }
      , {
        "from":1812
        , "to":1813
      }
      , {
        "from":1813
        , "to":1834
      }
      , {
        "from":1813
        , "to":1826
      }
      , {
        "from":1834
        , "to":1835
      }
      , {
        "from":1835
        , "to":1856
      }
      , {
        "from":1835
        , "to":1848
      }
      , {
        "from":1856
        , "to":1857
      }
      , {
        "from":1857
        , "to":1870
      }
      , {
        "from":1780
        , "to":1781
      }
      , {
        "from":1781
        , "to":1787
      }
      , {
        "from":1787
        , "to":1788
      }
      , {
        "from":1788
        , "to":1810
      }
      , {
        "from":1788
        , "to":1803
      }
      , {
        "from":1810
        , "to":1811
      }
      , {
        "from":1811
        , "to":1832
      }
      , {
        "from":1811
        , "to":1826
      }
      , {
        "from":1832
        , "to":1833
      }
      , {
        "from":1833
        , "to":1854
      }
      , {
        "from":1833
        , "to":1848
      }
      , {
        "from":1854
        , "to":1855
      }
      , {
        "from":1855
        , "to":1870
      }
      , {
        "from":1782
        , "to":1783
      }
      , {
        "from":1783
        , "to":1785
      }
      , {
        "from":1785
        , "to":1786
      }
      , {
        "from":1786
        , "to":1808
      }
      , {
        "from":1786
        , "to":1803
      }
      , {
        "from":1803
        , "to":1804
      }
      , {
        "from":1804
        , "to":1807
      }
      , {
        "from":1807
        , "to":2142
      }
      , {
        "from":2142
        , "to":2143
      }
      , {
        "from":2143
        , "to":2144
      }
      , {
        "from":2144
        , "to":2145
      }
      , {
        "from":2145
        , "to":2148
      }
      , {
        "from":2148
        , "to":2149
      }
      , {
        "from":2149
        , "to":2154
      }
      , {
        "from":2154
        , "to":2155
      }
      , {
        "from":2155
        , "to":1684
      }
      , {
        "from":1808
        , "to":1809
      }
      , {
        "from":1809
        , "to":1830
      }
      , {
        "from":1809
        , "to":1826
      }
      , {
        "from":1826
        , "to":1827
      }
      , {
        "from":1827
        , "to":1829
      }
      , {
        "from":1829
        , "to":2146
      }
      , {
        "from":2146
        , "to":2147
      }
      , {
        "from":2147
        , "to":2150
      }
      , {
        "from":2150
        , "to":2151
      }
      , {
        "from":2151
        , "to":2156
      }
      , {
        "from":2156
        , "to":2157
      }
      , {
        "from":2157
        , "to":1684
      }
      , {
        "from":1830
        , "to":1831
      }
      , {
        "from":1831
        , "to":1852
      }
      , {
        "from":1831
        , "to":1848
      }
      , {
        "from":1848
        , "to":1849
      }
      , {
        "from":1849
        , "to":1851
      }
      , {
        "from":1851
        , "to":2152
      }
      , {
        "from":2152
        , "to":2153
      }
      , {
        "from":2153
        , "to":2158
      }
      , {
        "from":2158
        , "to":2159
      }
      , {
        "from":2159
        , "to":1684
      }
      , {
        "from":1852
        , "to":1853
      }
      , {
        "from":1853
        , "to":1870
      }
      , {
        "from":1870
        , "to":1871
      }
      , {
        "from":1871
        , "to":1873
      }
      , {
        "from":1873
        , "to":2160
      }
      , {
        "from":2160
        , "to":2161
      }
      , {
        "from":2161
        , "to":1684
      }
      , {
        "from":2071
        , "to":2072
      }
      , {
        "from":2072
        , "to":2173
      }
      , {
        "from":2173
        , "to":2174
      }
      , {
        "from":2094
        , "to":2095
      }
      , {
        "from":2095
        , "to":2182
      }
      , {
        "from":2182
        , "to":2183
      }
      , {
        "from":2117
        , "to":2118
      }
      , {
        "from":2118
        , "to":2191
      }
      , {
        "from":2191
        , "to":2192
      }
      , {
        "from":2140
        , "to":2141
      }
      , {
        "from":2141
        , "to":2200
      }
      , {
        "from":2200
        , "to":2201
      }
      , {
        "from":2163
        , "to":2164
      }
      , {
        "from":2164
        , "to":2165
      }
      , {
        "from":2165
        , "to":2166
      }
      , {
        "from":2166
        , "to":1684
      }
      , {
        "from":40
        , "to":41
      }
    ]
  }
  , "7":
  {
    "nodes":
    [
      {
        "name":"kernel_cLoader.B0"
        , "id":43
        , "start":"0"
        , "end":"8"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 19"
            , "id":361
            , "start":"1"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_23976_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_TOTAL_I"
                , "id":2245
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2246
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2247
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2251
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2258
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_cLoader.B1, kernel_cLoader.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2270"
                  , "2287"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2252
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2253
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2254
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2255
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2259
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2262"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_J"
                , "id":2248
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2256
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2265"
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2249
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":2250
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":442
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2257
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2300"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":442
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2243
                , "start":"5"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":360
            , "start":"7"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader.B1"
        , "id":44
        , "start":"8"
        , "end":"16"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 20"
            , "id":363
            , "start":"9"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter714_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24107_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'addr_temp'"
                , "id":2280
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":2263
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2262
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2259"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2264
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2278
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2265
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2256"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2266
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2267
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2269
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2268
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2273
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2274
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2275
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2276
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2270
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2258"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2271
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2272
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":441
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2281
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":441
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2260
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"192"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader.B2"
        , "id":45
        , "start":"16"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 21"
            , "id":369
            , "start":"17"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter755_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24268_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2294
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2291
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2292
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":441
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":2285
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2286
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":440
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2287
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2258"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2283
                , "start":"18"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"248"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader.B5"
        , "id":48
        , "start":"21"
        , "end":"183"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 22"
            , "id":382
            , "start":"22"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter946_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24516_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2313
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":439
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2304
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":437
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2305
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":444
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2308
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":449
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2300
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2257"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":442
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2301
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":442
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2303
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":442
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_serialized_C_device"
                , "id":2306
                , "start":"21"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_serialized_C_device'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":436
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2307
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2298
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"288"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":383
            , "start":"26"
            , "end":"183"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"5"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":444
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":384
            , "start":"183"
            , "end":"183"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"162"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader.B4"
        , "id":47
        , "start":"183"
        , "end":"183"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader.B3"
        , "id":46
        , "start":"183"
        , "end":"183"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader.B6"
        , "id":49
        , "start":"183"
        , "end":"184"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":43
        , "to":44
      }
      , {
        "from":2245
        , "to":2246
      }
      , {
        "from":2246
        , "to":2247
      }
      , {
        "from":2247
        , "to":2253
      }
      , {
        "from":2247
        , "to":2252
      }
      , {
        "from":2247
        , "to":2251
      }
      , {
        "from":2251
        , "to":2258
      }
      , {
        "from":2252
        , "to":2253
      }
      , {
        "from":2253
        , "to":2254
      }
      , {
        "from":2254
        , "to":2255
      }
      , {
        "from":2255
        , "to":2259
      }
      , {
        "from":2248
        , "to":2256
      }
      , {
        "from":2249
        , "to":2250
      }
      , {
        "from":2250
        , "to":2257
      }
      , {
        "from":44
        , "to":45
      }
      , {
        "from":2280
        , "to":2281
      }
      , {
        "from":2280
        , "to":2260
      }
      , {
        "from":2263
        , "to":2264
      }
      , {
        "from":2262
        , "to":2264
      }
      , {
        "from":2264
        , "to":2278
      }
      , {
        "from":2264
        , "to":2260
      }
      , {
        "from":2265
        , "to":2266
      }
      , {
        "from":2266
        , "to":2267
      }
      , {
        "from":2267
        , "to":2274
      }
      , {
        "from":2267
        , "to":2273
      }
      , {
        "from":2267
        , "to":2268
      }
      , {
        "from":2267
        , "to":2269
      }
      , {
        "from":2269
        , "to":2272
      }
      , {
        "from":2268
        , "to":2271
      }
      , {
        "from":2273
        , "to":2274
      }
      , {
        "from":2274
        , "to":2275
      }
      , {
        "from":2275
        , "to":2276
      }
      , {
        "from":2276
        , "to":2260
      }
      , {
        "from":2270
        , "to":2271
      }
      , {
        "from":2271
        , "to":2272
      }
      , {
        "from":2271
        , "to":2260
      }
      , {
        "from":2272
        , "to":2281
      }
      , {
        "from":45
        , "to":48
      }
      , {
        "from":2294
        , "to":2283
      }
      , {
        "from":2291
        , "to":2292
      }
      , {
        "from":2291
        , "to":2283
      }
      , {
        "from":2285
        , "to":2286
      }
      , {
        "from":48
        , "to":47
      }
      , {
        "from":382
        , "to":384
      }
      , {
        "from":382
        , "to":383
      }
      , {
        "from":2313
        , "to":2298
      }
      , {
        "from":2304
        , "to":2308
      }
      , {
        "from":2304
        , "to":2305
      }
      , {
        "from":2305
        , "to":2307
      }
      , {
        "from":2300
        , "to":2301
      }
      , {
        "from":2301
        , "to":2303
      }
      , {
        "from":2303
        , "to":2298
      }
      , {
        "from":2306
        , "to":2307
      }
      , {
        "from":2307
        , "to":2298
      }
      , {
        "from":383
        , "to":384
      }
      , {
        "from":47
        , "to":45
      }
      , {
        "from":47
        , "to":46
      }
      , {
        "from":46
        , "to":44
      }
      , {
        "from":46
        , "to":49
      }
    ]
  }
  , "8":
  {
    "nodes":
    [
      {
        "name":"kernel_Out.B0"
        , "id":50
        , "start":"0"
        , "end":"8"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 23"
            , "id":387
            , "start":"1"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26492_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_TOTAL_I"
                , "id":2319
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2320
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2321
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2328
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2339
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2357"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2334
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2335
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2336
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2337
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2342
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2345"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_TOTAL_J"
                , "id":2322
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2323
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2324
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2327
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2329
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2340
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2367"
                  , "2369"
                  , "2370"
                  , "2403"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2330
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2331
                , "start":"3"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2332
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2333
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2341
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2353"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2325
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":2326
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2338
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2365"
                  , "2387"
                  , "2389"
                  , "2391"
                  , "2393"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2317
                , "start":"5"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":386
            , "start":"7"
            , "end":"8"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out.B1"
        , "id":51
        , "start":"8"
        , "end":"13"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 24"
            , "id":389
            , "start":"9"
            , "end":"13"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter594_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26649_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":2346
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2345
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2342"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2347
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2349
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2343
                , "start":"10"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out.B2"
        , "id":52
        , "start":"13"
        , "end":"18"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 25"
            , "id":392
            , "start":"14"
            , "end":"18"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter625_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26754_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":2354
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2353
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2341"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2355
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2356
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2357
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2339"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2351
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out.B5"
        , "id":55
        , "start":"18"
        , "end":"35"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 26"
            , "id":400
            , "start":"19"
            , "end":"23"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter716_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2373
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":462
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2365
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2338"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2366
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2367
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2340"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2368
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2369
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2340"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2370
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2340"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2363
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":402
            , "start":"23"
            , "end":"23"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":401
            , "start":"23"
            , "end":"23"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 27"
            , "id":403
            , "start":"23"
            , "end":"35"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c1_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_6gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"12"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_p3"
                , "id":2379
                , "start":"18"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2380
                , "start":"24"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2381
                , "start":"18"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2382
                , "start":"24"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2383
                , "start":"18"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2384
                , "start":"24"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2385
                , "start":"18"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2386
                , "start":"24"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2387
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2338"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2388
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2389
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2338"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2390
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2391
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2338"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2392
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2393
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2338"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":465
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2394
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2395
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2399
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2396
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2400
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2397
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2401
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2398
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2402
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2403
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2340"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":463
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2377
                , "start":"32"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"144"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":404
            , "start":"35"
            , "end":"35"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out.B4"
        , "id":54
        , "start":"35"
        , "end":"35"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out.B3"
        , "id":53
        , "start":"35"
        , "end":"35"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out.B6"
        , "id":56
        , "start":"35"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":50
        , "to":51
      }
      , {
        "from":2319
        , "to":2320
      }
      , {
        "from":2320
        , "to":2321
      }
      , {
        "from":2321
        , "to":2335
      }
      , {
        "from":2321
        , "to":2334
      }
      , {
        "from":2321
        , "to":2328
      }
      , {
        "from":2328
        , "to":2339
      }
      , {
        "from":2328
        , "to":2329
      }
      , {
        "from":2334
        , "to":2335
      }
      , {
        "from":2335
        , "to":2336
      }
      , {
        "from":2336
        , "to":2337
      }
      , {
        "from":2337
        , "to":2342
      }
      , {
        "from":2322
        , "to":2323
      }
      , {
        "from":2323
        , "to":2324
      }
      , {
        "from":2324
        , "to":2331
      }
      , {
        "from":2324
        , "to":2330
      }
      , {
        "from":2324
        , "to":2327
      }
      , {
        "from":2327
        , "to":2329
      }
      , {
        "from":2329
        , "to":2340
      }
      , {
        "from":2330
        , "to":2331
      }
      , {
        "from":2331
        , "to":2332
      }
      , {
        "from":2332
        , "to":2333
      }
      , {
        "from":2333
        , "to":2341
      }
      , {
        "from":2325
        , "to":2326
      }
      , {
        "from":2326
        , "to":2338
      }
      , {
        "from":51
        , "to":52
      }
      , {
        "from":2346
        , "to":2347
      }
      , {
        "from":2345
        , "to":2347
      }
      , {
        "from":2347
        , "to":2349
      }
      , {
        "from":2347
        , "to":2343
      }
      , {
        "from":52
        , "to":55
      }
      , {
        "from":2354
        , "to":2355
      }
      , {
        "from":2353
        , "to":2355
      }
      , {
        "from":2355
        , "to":2356
      }
      , {
        "from":55
        , "to":54
      }
      , {
        "from":400
        , "to":401
      }
      , {
        "from":400
        , "to":402
      }
      , {
        "from":2373
        , "to":2363
      }
      , {
        "from":2365
        , "to":2366
      }
      , {
        "from":2366
        , "to":2368
      }
      , {
        "from":2367
        , "to":2368
      }
      , {
        "from":2368
        , "to":2363
      }
      , {
        "from":2369
        , "to":2363
      }
      , {
        "from":402
        , "to":403
      }
      , {
        "from":401
        , "to":403
      }
      , {
        "from":403
        , "to":404
      }
      , {
        "from":2379
        , "to":2380
      }
      , {
        "from":2380
        , "to":2388
      }
      , {
        "from":2381
        , "to":2382
      }
      , {
        "from":2382
        , "to":2390
      }
      , {
        "from":2383
        , "to":2384
      }
      , {
        "from":2384
        , "to":2392
      }
      , {
        "from":2385
        , "to":2386
      }
      , {
        "from":2386
        , "to":2394
      }
      , {
        "from":2387
        , "to":2388
      }
      , {
        "from":2388
        , "to":2399
      }
      , {
        "from":2389
        , "to":2390
      }
      , {
        "from":2390
        , "to":2400
      }
      , {
        "from":2391
        , "to":2392
      }
      , {
        "from":2392
        , "to":2401
      }
      , {
        "from":2393
        , "to":2394
      }
      , {
        "from":2394
        , "to":2402
      }
      , {
        "from":2395
        , "to":2399
      }
      , {
        "from":2399
        , "to":2377
      }
      , {
        "from":2396
        , "to":2400
      }
      , {
        "from":2400
        , "to":2377
      }
      , {
        "from":2397
        , "to":2401
      }
      , {
        "from":2401
        , "to":2377
      }
      , {
        "from":2398
        , "to":2402
      }
      , {
        "from":2402
        , "to":2377
      }
      , {
        "from":2403
        , "to":2377
      }
      , {
        "from":54
        , "to":52
      }
      , {
        "from":54
        , "to":53
      }
      , {
        "from":53
        , "to":51
      }
      , {
        "from":53
        , "to":56
      }
    ]
  }
  , "9":
  {
    "nodes":
    [
      {
        "name":"kernel_unloader.B0"
        , "id":57
        , "start":"0"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"arg_TOTAL_J"
            , "id":410
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_J'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":416
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_unloader.B1"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "2410"
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_TOTAL_I"
            , "id":407
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_TOTAL_I'"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":408
            , "start":"1"
            , "end":"1"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":">>"
            , "id":409
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Logical Right Shift"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"3"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":411
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":417
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dests In":"kernel_unloader.B1, kernel_unloader.B2"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "2415"
              , "2432"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":412
            , "start":"2"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":413
            , "start":"2"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":414
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"64-bit Integer Add"
                , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":415
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"65-bit Integer Add"
                , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Src"
            , "id":418
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Source"
                , "FFwd Dest In":"kernel_unloader.B1"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "ffwdLinkID":
            [
              "2407"
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":481
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":406
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader.B1"
        , "id":58
        , "start":"4"
        , "end":"12"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 28"
            , "id":420
            , "start":"5"
            , "end":"12"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter4_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29162_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"7"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":2425
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2408
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2407
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "418"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2409
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2423
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2410
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "416"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2411
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2412
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2414
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2413
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2418
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2419
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2420
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2421
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2415
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "417"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":2416
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2417
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":483
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2426
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":483
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2405
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"192"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader.B2"
        , "id":59
        , "start":"12"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 29"
            , "id":426
            , "start":"13"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter595_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29323_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2439
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2436
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2437
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":483
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":2430
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2431
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":482
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2432
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "417"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2428
                , "start":"14"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"248"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader.B5"
        , "id":62
        , "start":"17"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 30"
            , "id":439
            , "start":"18"
            , "end":"22"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter786_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2449
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2443
                , "start":"19"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"264"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 31"
            , "id":441
            , "start":"22"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c1_enter_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":2455
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":479
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2456
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":485
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2459
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":489
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_serialized_reuslt_device"
                , "id":2457
                , "start":"17"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_serialized_reuslt_device'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2458
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2453
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":440
            , "start":"26"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":442
            , "start":"26"
            , "end":"28"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"9"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h"
                  , "line":485
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader.B4"
        , "id":61
        , "start":"28"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader.B3"
        , "id":60
        , "start":"28"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader.B6"
        , "id":63
        , "start":"28"
        , "end":"29"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":57
        , "to":58
      }
      , {
        "from":410
        , "to":416
      }
      , {
        "from":407
        , "to":408
      }
      , {
        "from":408
        , "to":409
      }
      , {
        "from":409
        , "to":413
      }
      , {
        "from":409
        , "to":412
      }
      , {
        "from":409
        , "to":411
      }
      , {
        "from":411
        , "to":417
      }
      , {
        "from":412
        , "to":413
      }
      , {
        "from":413
        , "to":414
      }
      , {
        "from":414
        , "to":415
      }
      , {
        "from":415
        , "to":418
      }
      , {
        "from":58
        , "to":59
      }
      , {
        "from":2425
        , "to":2426
      }
      , {
        "from":2425
        , "to":2405
      }
      , {
        "from":2408
        , "to":2409
      }
      , {
        "from":2407
        , "to":2409
      }
      , {
        "from":2409
        , "to":2423
      }
      , {
        "from":2409
        , "to":2405
      }
      , {
        "from":2410
        , "to":2411
      }
      , {
        "from":2411
        , "to":2412
      }
      , {
        "from":2412
        , "to":2419
      }
      , {
        "from":2412
        , "to":2418
      }
      , {
        "from":2412
        , "to":2413
      }
      , {
        "from":2412
        , "to":2414
      }
      , {
        "from":2414
        , "to":2417
      }
      , {
        "from":2413
        , "to":2416
      }
      , {
        "from":2418
        , "to":2419
      }
      , {
        "from":2419
        , "to":2420
      }
      , {
        "from":2420
        , "to":2421
      }
      , {
        "from":2421
        , "to":2405
      }
      , {
        "from":2415
        , "to":2416
      }
      , {
        "from":2416
        , "to":2417
      }
      , {
        "from":2416
        , "to":2405
      }
      , {
        "from":2417
        , "to":2426
      }
      , {
        "from":59
        , "to":62
      }
      , {
        "from":2439
        , "to":2428
      }
      , {
        "from":2436
        , "to":2437
      }
      , {
        "from":2436
        , "to":2428
      }
      , {
        "from":2430
        , "to":2431
      }
      , {
        "from":62
        , "to":61
      }
      , {
        "from":439
        , "to":440
      }
      , {
        "from":439
        , "to":442
      }
      , {
        "from":439
        , "to":441
      }
      , {
        "from":2449
        , "to":2443
      }
      , {
        "from":441
        , "to":442
      }
      , {
        "from":2455
        , "to":2459
      }
      , {
        "from":2455
        , "to":2456
      }
      , {
        "from":2456
        , "to":2458
      }
      , {
        "from":2457
        , "to":2458
      }
      , {
        "from":2458
        , "to":2453
      }
      , {
        "from":440
        , "to":442
      }
      , {
        "from":61
        , "to":59
      }
      , {
        "from":61
        , "to":60
      }
      , {
        "from":60
        , "to":58
      }
      , {
        "from":60
        , "to":63
      }
    ]
  }
}
