// Seed: 74002235
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8,
    output uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    output tri id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input wand id_20,
    output supply1 id_21,
    input supply0 id_22,
    output supply1 id_23,
    output tri id_24
);
  assign id_13 = 1;
  module_0();
  wire id_26;
endmodule
