Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 11:01:45 2024
| Host         : DESKTOP-49RGDTP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SUPER_TOP_control_sets_placed.rpt
| Design       : SUPER_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           49 |
| No           | No                    | Yes                    |              40 |           17 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |              50 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |              Enable Signal              |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG             |                                         | U1/u_DIGIT_FLASH/f_divider_inst/count[0]_i_2_n_0 |                1 |              1 |         1.00 |
|  U2/clock_divider_inst/clk |                                         |                                                  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterdms/E[0]                 | U3/Inst_fdivider/RESET                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterums/aux[3]_i_1_n_0       | U3/Inst_fdivider/RESET                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterums/current_state_reg[0] | U3/Inst_fdivider/RESET                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterums/E[0]                 | U3/Inst_fdivider/RESET                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterus/E[0]                  | U3/Inst_fdivider/RESET                           |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG             | U3/Inst_counterds/E[0]                  | U3/Inst_fdivider/RESET                           |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG             | RESET_IBUF                              |                                                  |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG             | U1/u_FSM/current_state_reg_0            | U1/u_DIGIT_FLASH/f_divider_inst/count[0]_i_2_n_0 |                7 |             26 |         3.71 |
|  CLK_IBUF_BUFG             |                                         | U2/clock_divider_inst/p_0_in                     |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG             |                                         | U3/Inst_fdivider/RESET                           |               16 |             39 |         2.44 |
|  CLK_IBUF_BUFG             |                                         |                                                  |               48 |             96 |         2.00 |
+----------------------------+-----------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


