# ZkouÅ¡ka LSP 2023-07-06

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague
> **Keywords**: LSP, Exam, ZkouÅ¡ka, 2023-07-06, Shannon expansion, arithmetic, edge detector, VHDL
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2023-07-06_Exam_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2023-07-06_Exam_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2023-07-06_Exam_CZ.md)

---

# ZkouÅ¡ka LSP 2023-07-06 (anglickÃ¡ verze)
> ğŸ§  **AI odvozenÃ¡ verze** â€“ V PDF nejsou oficiÃ¡lnÃ­ odpovÄ›di; nÃ­Å¾e jsou odvozenÃ© poznÃ¡mky/Å™eÅ¡enÃ­.

## Informace o zkouÅ¡ce
- Datum: 2023-07-06
- Jazyk: ÄeÅ¡tina / angliÄtina
- Obsahuje statistickÃ© grafy

---

## Ãšloha 1 â€“ ShannonÅ¯v rozklad (6 b)
**ZadÃ¡nÃ­:** RozloÅ¾te funkce obvodu $X,Y=f(A,B,C)$ pomocÃ­ Shannonova rozkladu.

$$X,Y = (\overline{C} \land f_0(A,B)) \lor (C \land f_1(A,B))$$

---

## Ãšloha 2 â€“ Aritmetika 8bitovÃ© sÄÃ­taÄky (4 b)
**ZadÃ¡nÃ­:** ProveÄte 96+97+98+99 na 8bitovÃ© sÄÃ­taÄce.

**VÃ½poÄet:**
- 96+97+98+99 = 390
- 390 mod 256 = 134
- BinÃ¡rnÄ› 134: 10000110

**Å˜eÅ¡enÃ­:**
- a) **unsigned**: **134**
- b) **signed (dvojkovÃ½ doplnÄ›k)**: **-122** (protoÅ¾e MSB = 1)

---

## Ãšloha 3 â€“ NÃ¡vrh demultiplexoru 1:4 (5 b)
**ZadÃ¡nÃ­:** Nakreslete logickÃ© schÃ©ma demultiplexoru.

**Rovnice:**
```
x0 = Data and (not y1) and (not y0)
x1 = Data and (not y1) and y0
x2 = Data and y1 and (not y0)
x3 = Data and y1 and y0
```

---

## Ãšloha 4 â€“ Simulace RS zÃ¡chytu (5 b)
**ZadÃ¡nÃ­:** Pro danÃ© hodnoty vstupÅ¯ A, B, C v Äasech t0â€“t4 urÄete vÃ½stupy X a Y.

**VstupnÃ­ posloupnost:**
```
A = 1 | 0 | 1 | 0 | 1
B = 0 | 0 | 1 | 0 | 0
C = 0 | 1 | 0 | 0 | 0
    t0  t1  t2  t3  t4
```

---

## Ãšloha 5 â€“ RTL analÃ½za VHDL kÃ³du (10 b)
**ZadÃ¡nÃ­:** Nakreslete RTL pohled a pojmenujte obvod.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity XXX is port(a, b : in std_logic; c : out std_logic); end entity;
architecture beh of XXX is 
begin 
  process (a,b) 
    variable d:std_logic:='0'; 
    variable e:integer range 0 to 25:=0;
  begin 
    if b='0' then 
      e:=0; d:='0'; 
    elsif rising_edge(a) then 
      if e<25 then 
        e:=e+1; 
      else 
        e:=0; d:=not d; 
      end if;
    end if; 
    c<=d; 
  end process; 
end architecture;
```

**Å˜eÅ¡enÃ­:**
- **NÃ¡zev: dÄ›liÄka frekvence /26**
- VÃ½stup se pÅ™eklÃ¡pÃ­ jednou za 26 taktÅ¯
- `b` je asynchronnÃ­ reset

---

## Ãšloha 6 â€“ VHDL popis demultiplexoru (5 b)
**ZadÃ¡nÃ­:** PopiÅ¡te demultiplexor ve VHDL.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity yyy is 
  port(Data: in std_logic; 
       y: in std_logic_vector(1 downto 0); 
       x: out std_logic_vector(3 downto 0));
end entity;
architecture dataflow of yyy is
begin
  process(Data, y)
  begin
    x <= (others => '0');
    x(to_integer(unsigned(y))) <= Data;
  end process;
end architecture;
```

---

## Ãšloha 7 â€“ NÃ¡vrh dÄ›liÄky /16 (10 b)
**ZadÃ¡nÃ­:** DoplÅˆte schÃ©ma tak, aby vznikla synchronnÃ­ dÄ›liÄka CLK /16.

**NÃ¡vrh:**
- 4bitovÃ½ ÄÃ­taÄ (DFF)
- sÄÃ­taÄka +1
- vÃ½stup DIV16 je MSB

---

## Ãšloha 8 â€“ Prediktor skokÅ¯ (5 b)
> ğŸ›‘ **PoznÃ¡mka (nenÃ­ zkouÅ¡eno):** Podle poznÃ¡mek k roku 2026 se vÃ½poÄty prediktoru skokÅ¯ netestujÃ­; lze pÅ™eskoÄit.

**ZadÃ¡nÃ­:** Program v C hledÃ¡ maximum v poli:

```c
int data[] = { 0, 1, -2, 3, 4, -5, -6, -7, 8, 9 };
int max = INT_MIN;
for (int i = 0; i < sizeof(data)/sizeof(int); i++)
{ 
  if (data[i] > max) max = data[i];
}
```

**MÃ­sta pro odpovÄ›Ä:**
- 1bitovÃ½ prediktor (poÄÃ¡teÄnÄ› NT): misses = ?
- 2bitovÃ½ prediktor (poÄÃ¡teÄnÄ› WT): misses = ?

---

## Ãšloha 9 â€“ Bonus: Detektor hrany (10 b)
**ZadÃ¡nÃ­:** KdyÅ¾ vstup D zmÄ›nÃ­ hodnotu, vÃ½stup Y bude '1' po jeden takt.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity Edges is 
  port (clk, Reset, D : in std_logic; Y: out std_logic);
end entity;
architecture rtl of Edges is
  signal D_reg : std_logic := '0';
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if Reset = '1' then
        D_reg <= '0';
        Y <= '0';
      else
        Y <= D xor D_reg;
        D_reg <= D;
      end if;
    end if;
  end process;
end architecture;
```

---

## ShrnutÃ­ tÃ©mat

### HlavnÃ­ okruhy
1. ShannonÅ¯v rozklad
2. **8bitovÃ¡ signed/unsigned aritmetika**
3. Demultiplexor
4. Simulace RS zÃ¡chytu
5. **RTL analÃ½za VHDL** (dÄ›liÄka)
6. Demultiplexor ve VHDL
7. DÄ›liÄka /16
8. **Prediktor skokÅ¯**
9. Detektor hrany

### DÅ¯leÅ¾itÃ© odpovÄ›di
- 96+97+98+99 = 390 â†’ unsigned: 134, signed: -122
- RozpoznÃ¡nÃ­ dÄ›liÄky: /26
