// Seed: 2376749481
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  always id_3 <= 1 - -1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    output tri1 id_11
);
  id_13(
      1, -1, -1'b0, {-1, id_8}, id_9(~1), 1, - -1, id_2
  );
  wire id_14;
  xor primCall (id_6, id_13, id_5, id_1, id_4, id_10, id_14);
  module_0 modCall_1 (id_14);
  assign modCall_1.id_3 = 0;
endmodule
