// Seed: 2310337074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  module_2(
      id_4, id_3, id_1, id_4, id_3, id_2
  );
endmodule
module module_1 ();
  id_1 :
  assert property (@(id_1 or posedge 1) id_1)
  else;
  assign id_1 = id_1++;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_7;
  assign id_1 = id_3;
  assign id_7 = 1;
endmodule
