// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "relu.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic relu::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic relu::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> relu::ap_ST_fsm_state1 = "1";
const sc_lv<3> relu::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> relu::ap_ST_fsm_state5 = "100";
const sc_lv<32> relu::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool relu::ap_const_boolean_1 = true;
const sc_lv<32> relu::ap_const_lv32_1 = "1";
const bool relu::ap_const_boolean_0 = false;
const sc_lv<1> relu::ap_const_lv1_0 = "0";
const sc_lv<1> relu::ap_const_lv1_1 = "1";
const sc_lv<10> relu::ap_const_lv10_0 = "0000000000";
const sc_lv<5> relu::ap_const_lv5_0 = "00000";
const sc_lv<5> relu::ap_const_lv5_1A = "11010";
const sc_lv<48> relu::ap_const_lv48_0 = "000000000000000000000000000000000000000000000000";
const sc_lv<5> relu::ap_const_lv5_19 = "11001";
const sc_lv<5> relu::ap_const_lv5_18 = "11000";
const sc_lv<5> relu::ap_const_lv5_17 = "10111";
const sc_lv<5> relu::ap_const_lv5_16 = "10110";
const sc_lv<5> relu::ap_const_lv5_15 = "10101";
const sc_lv<5> relu::ap_const_lv5_14 = "10100";
const sc_lv<5> relu::ap_const_lv5_13 = "10011";
const sc_lv<5> relu::ap_const_lv5_12 = "10010";
const sc_lv<5> relu::ap_const_lv5_11 = "10001";
const sc_lv<5> relu::ap_const_lv5_10 = "10000";
const sc_lv<5> relu::ap_const_lv5_F = "1111";
const sc_lv<5> relu::ap_const_lv5_E = "1110";
const sc_lv<5> relu::ap_const_lv5_D = "1101";
const sc_lv<5> relu::ap_const_lv5_C = "1100";
const sc_lv<5> relu::ap_const_lv5_B = "1011";
const sc_lv<5> relu::ap_const_lv5_A = "1010";
const sc_lv<5> relu::ap_const_lv5_9 = "1001";
const sc_lv<5> relu::ap_const_lv5_8 = "1000";
const sc_lv<5> relu::ap_const_lv5_7 = "111";
const sc_lv<5> relu::ap_const_lv5_6 = "110";
const sc_lv<5> relu::ap_const_lv5_5 = "101";
const sc_lv<5> relu::ap_const_lv5_4 = "100";
const sc_lv<5> relu::ap_const_lv5_3 = "11";
const sc_lv<5> relu::ap_const_lv5_2 = "10";
const sc_lv<5> relu::ap_const_lv5_1 = "1";
const sc_lv<5> relu::ap_const_lv5_1B = "11011";
const sc_lv<5> relu::ap_const_lv5_1C = "11100";
const sc_lv<5> relu::ap_const_lv5_1D = "11101";
const sc_lv<5> relu::ap_const_lv5_1E = "11110";
const sc_lv<5> relu::ap_const_lv5_1F = "11111";
const sc_lv<10> relu::ap_const_lv10_310 = "1100010000";
const sc_lv<10> relu::ap_const_lv10_1 = "1";
const sc_lv<32> relu::ap_const_lv32_2 = "10";

relu::relu(sc_module_name name) : sc_module(name), mVcdFile(0) {
    CNN_mux_285_48_1_1_U306 = new CNN_mux_285_48_1_1<1,1,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,48,5,48>("CNN_mux_285_48_1_1_U306");
    CNN_mux_285_48_1_1_U306->din0(in_features_0_V_q0);
    CNN_mux_285_48_1_1_U306->din1(in_features_1_V_q0);
    CNN_mux_285_48_1_1_U306->din2(in_features_2_V_q0);
    CNN_mux_285_48_1_1_U306->din3(in_features_3_V_q0);
    CNN_mux_285_48_1_1_U306->din4(in_features_4_V_q0);
    CNN_mux_285_48_1_1_U306->din5(in_features_5_V_q0);
    CNN_mux_285_48_1_1_U306->din6(in_features_6_V_q0);
    CNN_mux_285_48_1_1_U306->din7(in_features_7_V_q0);
    CNN_mux_285_48_1_1_U306->din8(in_features_8_V_q0);
    CNN_mux_285_48_1_1_U306->din9(in_features_9_V_q0);
    CNN_mux_285_48_1_1_U306->din10(in_features_10_V_q0);
    CNN_mux_285_48_1_1_U306->din11(in_features_11_V_q0);
    CNN_mux_285_48_1_1_U306->din12(in_features_12_V_q0);
    CNN_mux_285_48_1_1_U306->din13(in_features_13_V_q0);
    CNN_mux_285_48_1_1_U306->din14(in_features_14_V_q0);
    CNN_mux_285_48_1_1_U306->din15(in_features_15_V_q0);
    CNN_mux_285_48_1_1_U306->din16(in_features_16_V_q0);
    CNN_mux_285_48_1_1_U306->din17(in_features_17_V_q0);
    CNN_mux_285_48_1_1_U306->din18(in_features_18_V_q0);
    CNN_mux_285_48_1_1_U306->din19(in_features_19_V_q0);
    CNN_mux_285_48_1_1_U306->din20(in_features_20_V_q0);
    CNN_mux_285_48_1_1_U306->din21(in_features_21_V_q0);
    CNN_mux_285_48_1_1_U306->din22(in_features_22_V_q0);
    CNN_mux_285_48_1_1_U306->din23(in_features_23_V_q0);
    CNN_mux_285_48_1_1_U306->din24(in_features_24_V_q0);
    CNN_mux_285_48_1_1_U306->din25(in_features_25_V_q0);
    CNN_mux_285_48_1_1_U306->din26(in_features_26_V_q0);
    CNN_mux_285_48_1_1_U306->din27(in_features_27_V_q0);
    CNN_mux_285_48_1_1_U306->din28(j_mid2_reg_1140);
    CNN_mux_285_48_1_1_U306->dout(tmp_9_fu_1065_p30);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_activations_0_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_0_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_0_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_965 );

    SC_METHOD(thread_activations_0_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_10_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_10_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_10_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_968 );

    SC_METHOD(thread_activations_10_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_11_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_11_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_11_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_971 );

    SC_METHOD(thread_activations_11_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_12_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_12_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_12_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_974 );

    SC_METHOD(thread_activations_12_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_13_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_13_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_13_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_977 );

    SC_METHOD(thread_activations_13_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_14_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_14_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_14_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_980 );

    SC_METHOD(thread_activations_14_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_15_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_15_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_15_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_983 );

    SC_METHOD(thread_activations_15_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_16_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_16_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_16_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_986 );

    SC_METHOD(thread_activations_16_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_17_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_17_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_17_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_989 );

    SC_METHOD(thread_activations_17_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_18_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_18_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_18_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_992 );

    SC_METHOD(thread_activations_18_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_19_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_19_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_19_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_995 );

    SC_METHOD(thread_activations_19_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_1_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_1_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_1_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_998 );

    SC_METHOD(thread_activations_1_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_20_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_20_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_20_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1001 );

    SC_METHOD(thread_activations_20_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_21_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_21_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_21_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1004 );

    SC_METHOD(thread_activations_21_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_22_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_22_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_22_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1007 );

    SC_METHOD(thread_activations_22_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_23_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_23_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_23_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1010 );

    SC_METHOD(thread_activations_23_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_24_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_24_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_24_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1013 );

    SC_METHOD(thread_activations_24_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_25_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_25_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_25_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1016 );

    SC_METHOD(thread_activations_25_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_26_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_26_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_26_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1019 );

    SC_METHOD(thread_activations_26_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_27_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_27_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_27_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_condition_850 );
    sensitive << ( ap_condition_861 );

    SC_METHOD(thread_activations_27_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_2_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_2_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_2_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1026 );

    SC_METHOD(thread_activations_2_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_3_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_3_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_3_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1029 );

    SC_METHOD(thread_activations_3_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_4_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_4_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_4_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1032 );

    SC_METHOD(thread_activations_4_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_5_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_5_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_5_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1035 );

    SC_METHOD(thread_activations_5_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_6_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_6_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_6_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1038 );

    SC_METHOD(thread_activations_6_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_7_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_7_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_7_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1041 );

    SC_METHOD(thread_activations_7_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_8_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_8_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_8_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1044 );

    SC_METHOD(thread_activations_8_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_9_V_address0);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_3_reg_1146_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_9_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_activations_9_V_d0);
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( tmp_4_fu_1126_p2 );
    sensitive << ( ap_condition_1047 );

    SC_METHOD(thread_activations_9_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_1001);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1004);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1007);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1010);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1013);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1016);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1019);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1026);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1029);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1032);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1035);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1038);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1041);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1044);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_1047);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_850);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_ap_condition_861);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( tmp_4_fu_1126_p2 );

    SC_METHOD(thread_ap_condition_965);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_968);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_971);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_974);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_977);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_980);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_983);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_986);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_989);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_992);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_995);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_998);
    sensitive << ( j_mid2_reg_1140_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_987_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_j_phi_fu_969_p4);
    sensitive << ( j_reg_965 );
    sensitive << ( exitcond_flatten_reg_1131 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_mid2_reg_1140 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_exitcond_flatten_fu_987_p2);
    sensitive << ( indvar_flatten_reg_954 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_10_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_10_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_11_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_11_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_12_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_12_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_13_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_13_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_14_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_14_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_15_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_15_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_16_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_16_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_17_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_17_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_18_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_18_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_19_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_19_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_20_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_20_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_21_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_21_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_22_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_22_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_23_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_23_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_24_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_24_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_25_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_25_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_26_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_26_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_27_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_27_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_4_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_4_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_5_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_5_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_6_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_6_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_7_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_7_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_8_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_8_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_features_9_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_3_fu_1027_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_in_features_9_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_indvar_flatten_next_fu_993_p2);
    sensitive << ( indvar_flatten_reg_954 );

    SC_METHOD(thread_j_1_fu_999_p2);
    sensitive << ( ap_phi_mux_j_phi_fu_969_p4 );

    SC_METHOD(thread_j_mid2_fu_1019_p3);
    sensitive << ( ap_phi_mux_j_phi_fu_969_p4 );
    sensitive << ( tmp_5_fu_1005_p2 );
    sensitive << ( j_1_fu_999_p2 );

    SC_METHOD(thread_k_1_fu_1059_p2);
    sensitive << ( k_mid2_fu_1011_p3 );

    SC_METHOD(thread_k_mid2_fu_1011_p3);
    sensitive << ( k_reg_976 );
    sensitive << ( tmp_5_fu_1005_p2 );

    SC_METHOD(thread_tmp_3_fu_1027_p1);
    sensitive << ( k_mid2_fu_1011_p3 );

    SC_METHOD(thread_tmp_4_fu_1126_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1131_pp0_iter1_reg );
    sensitive << ( tmp_9_reg_1323 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_5_fu_1005_p2);
    sensitive << ( k_reg_976 );
    sensitive << ( exitcond_flatten_fu_987_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( exitcond_flatten_fu_987_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "relu_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in_features_0_V_address0, "(port)in_features_0_V_address0");
    sc_trace(mVcdFile, in_features_0_V_ce0, "(port)in_features_0_V_ce0");
    sc_trace(mVcdFile, in_features_0_V_q0, "(port)in_features_0_V_q0");
    sc_trace(mVcdFile, in_features_1_V_address0, "(port)in_features_1_V_address0");
    sc_trace(mVcdFile, in_features_1_V_ce0, "(port)in_features_1_V_ce0");
    sc_trace(mVcdFile, in_features_1_V_q0, "(port)in_features_1_V_q0");
    sc_trace(mVcdFile, in_features_2_V_address0, "(port)in_features_2_V_address0");
    sc_trace(mVcdFile, in_features_2_V_ce0, "(port)in_features_2_V_ce0");
    sc_trace(mVcdFile, in_features_2_V_q0, "(port)in_features_2_V_q0");
    sc_trace(mVcdFile, in_features_3_V_address0, "(port)in_features_3_V_address0");
    sc_trace(mVcdFile, in_features_3_V_ce0, "(port)in_features_3_V_ce0");
    sc_trace(mVcdFile, in_features_3_V_q0, "(port)in_features_3_V_q0");
    sc_trace(mVcdFile, in_features_4_V_address0, "(port)in_features_4_V_address0");
    sc_trace(mVcdFile, in_features_4_V_ce0, "(port)in_features_4_V_ce0");
    sc_trace(mVcdFile, in_features_4_V_q0, "(port)in_features_4_V_q0");
    sc_trace(mVcdFile, in_features_5_V_address0, "(port)in_features_5_V_address0");
    sc_trace(mVcdFile, in_features_5_V_ce0, "(port)in_features_5_V_ce0");
    sc_trace(mVcdFile, in_features_5_V_q0, "(port)in_features_5_V_q0");
    sc_trace(mVcdFile, in_features_6_V_address0, "(port)in_features_6_V_address0");
    sc_trace(mVcdFile, in_features_6_V_ce0, "(port)in_features_6_V_ce0");
    sc_trace(mVcdFile, in_features_6_V_q0, "(port)in_features_6_V_q0");
    sc_trace(mVcdFile, in_features_7_V_address0, "(port)in_features_7_V_address0");
    sc_trace(mVcdFile, in_features_7_V_ce0, "(port)in_features_7_V_ce0");
    sc_trace(mVcdFile, in_features_7_V_q0, "(port)in_features_7_V_q0");
    sc_trace(mVcdFile, in_features_8_V_address0, "(port)in_features_8_V_address0");
    sc_trace(mVcdFile, in_features_8_V_ce0, "(port)in_features_8_V_ce0");
    sc_trace(mVcdFile, in_features_8_V_q0, "(port)in_features_8_V_q0");
    sc_trace(mVcdFile, in_features_9_V_address0, "(port)in_features_9_V_address0");
    sc_trace(mVcdFile, in_features_9_V_ce0, "(port)in_features_9_V_ce0");
    sc_trace(mVcdFile, in_features_9_V_q0, "(port)in_features_9_V_q0");
    sc_trace(mVcdFile, in_features_10_V_address0, "(port)in_features_10_V_address0");
    sc_trace(mVcdFile, in_features_10_V_ce0, "(port)in_features_10_V_ce0");
    sc_trace(mVcdFile, in_features_10_V_q0, "(port)in_features_10_V_q0");
    sc_trace(mVcdFile, in_features_11_V_address0, "(port)in_features_11_V_address0");
    sc_trace(mVcdFile, in_features_11_V_ce0, "(port)in_features_11_V_ce0");
    sc_trace(mVcdFile, in_features_11_V_q0, "(port)in_features_11_V_q0");
    sc_trace(mVcdFile, in_features_12_V_address0, "(port)in_features_12_V_address0");
    sc_trace(mVcdFile, in_features_12_V_ce0, "(port)in_features_12_V_ce0");
    sc_trace(mVcdFile, in_features_12_V_q0, "(port)in_features_12_V_q0");
    sc_trace(mVcdFile, in_features_13_V_address0, "(port)in_features_13_V_address0");
    sc_trace(mVcdFile, in_features_13_V_ce0, "(port)in_features_13_V_ce0");
    sc_trace(mVcdFile, in_features_13_V_q0, "(port)in_features_13_V_q0");
    sc_trace(mVcdFile, in_features_14_V_address0, "(port)in_features_14_V_address0");
    sc_trace(mVcdFile, in_features_14_V_ce0, "(port)in_features_14_V_ce0");
    sc_trace(mVcdFile, in_features_14_V_q0, "(port)in_features_14_V_q0");
    sc_trace(mVcdFile, in_features_15_V_address0, "(port)in_features_15_V_address0");
    sc_trace(mVcdFile, in_features_15_V_ce0, "(port)in_features_15_V_ce0");
    sc_trace(mVcdFile, in_features_15_V_q0, "(port)in_features_15_V_q0");
    sc_trace(mVcdFile, in_features_16_V_address0, "(port)in_features_16_V_address0");
    sc_trace(mVcdFile, in_features_16_V_ce0, "(port)in_features_16_V_ce0");
    sc_trace(mVcdFile, in_features_16_V_q0, "(port)in_features_16_V_q0");
    sc_trace(mVcdFile, in_features_17_V_address0, "(port)in_features_17_V_address0");
    sc_trace(mVcdFile, in_features_17_V_ce0, "(port)in_features_17_V_ce0");
    sc_trace(mVcdFile, in_features_17_V_q0, "(port)in_features_17_V_q0");
    sc_trace(mVcdFile, in_features_18_V_address0, "(port)in_features_18_V_address0");
    sc_trace(mVcdFile, in_features_18_V_ce0, "(port)in_features_18_V_ce0");
    sc_trace(mVcdFile, in_features_18_V_q0, "(port)in_features_18_V_q0");
    sc_trace(mVcdFile, in_features_19_V_address0, "(port)in_features_19_V_address0");
    sc_trace(mVcdFile, in_features_19_V_ce0, "(port)in_features_19_V_ce0");
    sc_trace(mVcdFile, in_features_19_V_q0, "(port)in_features_19_V_q0");
    sc_trace(mVcdFile, in_features_20_V_address0, "(port)in_features_20_V_address0");
    sc_trace(mVcdFile, in_features_20_V_ce0, "(port)in_features_20_V_ce0");
    sc_trace(mVcdFile, in_features_20_V_q0, "(port)in_features_20_V_q0");
    sc_trace(mVcdFile, in_features_21_V_address0, "(port)in_features_21_V_address0");
    sc_trace(mVcdFile, in_features_21_V_ce0, "(port)in_features_21_V_ce0");
    sc_trace(mVcdFile, in_features_21_V_q0, "(port)in_features_21_V_q0");
    sc_trace(mVcdFile, in_features_22_V_address0, "(port)in_features_22_V_address0");
    sc_trace(mVcdFile, in_features_22_V_ce0, "(port)in_features_22_V_ce0");
    sc_trace(mVcdFile, in_features_22_V_q0, "(port)in_features_22_V_q0");
    sc_trace(mVcdFile, in_features_23_V_address0, "(port)in_features_23_V_address0");
    sc_trace(mVcdFile, in_features_23_V_ce0, "(port)in_features_23_V_ce0");
    sc_trace(mVcdFile, in_features_23_V_q0, "(port)in_features_23_V_q0");
    sc_trace(mVcdFile, in_features_24_V_address0, "(port)in_features_24_V_address0");
    sc_trace(mVcdFile, in_features_24_V_ce0, "(port)in_features_24_V_ce0");
    sc_trace(mVcdFile, in_features_24_V_q0, "(port)in_features_24_V_q0");
    sc_trace(mVcdFile, in_features_25_V_address0, "(port)in_features_25_V_address0");
    sc_trace(mVcdFile, in_features_25_V_ce0, "(port)in_features_25_V_ce0");
    sc_trace(mVcdFile, in_features_25_V_q0, "(port)in_features_25_V_q0");
    sc_trace(mVcdFile, in_features_26_V_address0, "(port)in_features_26_V_address0");
    sc_trace(mVcdFile, in_features_26_V_ce0, "(port)in_features_26_V_ce0");
    sc_trace(mVcdFile, in_features_26_V_q0, "(port)in_features_26_V_q0");
    sc_trace(mVcdFile, in_features_27_V_address0, "(port)in_features_27_V_address0");
    sc_trace(mVcdFile, in_features_27_V_ce0, "(port)in_features_27_V_ce0");
    sc_trace(mVcdFile, in_features_27_V_q0, "(port)in_features_27_V_q0");
    sc_trace(mVcdFile, activations_0_V_address0, "(port)activations_0_V_address0");
    sc_trace(mVcdFile, activations_0_V_ce0, "(port)activations_0_V_ce0");
    sc_trace(mVcdFile, activations_0_V_we0, "(port)activations_0_V_we0");
    sc_trace(mVcdFile, activations_0_V_d0, "(port)activations_0_V_d0");
    sc_trace(mVcdFile, activations_1_V_address0, "(port)activations_1_V_address0");
    sc_trace(mVcdFile, activations_1_V_ce0, "(port)activations_1_V_ce0");
    sc_trace(mVcdFile, activations_1_V_we0, "(port)activations_1_V_we0");
    sc_trace(mVcdFile, activations_1_V_d0, "(port)activations_1_V_d0");
    sc_trace(mVcdFile, activations_2_V_address0, "(port)activations_2_V_address0");
    sc_trace(mVcdFile, activations_2_V_ce0, "(port)activations_2_V_ce0");
    sc_trace(mVcdFile, activations_2_V_we0, "(port)activations_2_V_we0");
    sc_trace(mVcdFile, activations_2_V_d0, "(port)activations_2_V_d0");
    sc_trace(mVcdFile, activations_3_V_address0, "(port)activations_3_V_address0");
    sc_trace(mVcdFile, activations_3_V_ce0, "(port)activations_3_V_ce0");
    sc_trace(mVcdFile, activations_3_V_we0, "(port)activations_3_V_we0");
    sc_trace(mVcdFile, activations_3_V_d0, "(port)activations_3_V_d0");
    sc_trace(mVcdFile, activations_4_V_address0, "(port)activations_4_V_address0");
    sc_trace(mVcdFile, activations_4_V_ce0, "(port)activations_4_V_ce0");
    sc_trace(mVcdFile, activations_4_V_we0, "(port)activations_4_V_we0");
    sc_trace(mVcdFile, activations_4_V_d0, "(port)activations_4_V_d0");
    sc_trace(mVcdFile, activations_5_V_address0, "(port)activations_5_V_address0");
    sc_trace(mVcdFile, activations_5_V_ce0, "(port)activations_5_V_ce0");
    sc_trace(mVcdFile, activations_5_V_we0, "(port)activations_5_V_we0");
    sc_trace(mVcdFile, activations_5_V_d0, "(port)activations_5_V_d0");
    sc_trace(mVcdFile, activations_6_V_address0, "(port)activations_6_V_address0");
    sc_trace(mVcdFile, activations_6_V_ce0, "(port)activations_6_V_ce0");
    sc_trace(mVcdFile, activations_6_V_we0, "(port)activations_6_V_we0");
    sc_trace(mVcdFile, activations_6_V_d0, "(port)activations_6_V_d0");
    sc_trace(mVcdFile, activations_7_V_address0, "(port)activations_7_V_address0");
    sc_trace(mVcdFile, activations_7_V_ce0, "(port)activations_7_V_ce0");
    sc_trace(mVcdFile, activations_7_V_we0, "(port)activations_7_V_we0");
    sc_trace(mVcdFile, activations_7_V_d0, "(port)activations_7_V_d0");
    sc_trace(mVcdFile, activations_8_V_address0, "(port)activations_8_V_address0");
    sc_trace(mVcdFile, activations_8_V_ce0, "(port)activations_8_V_ce0");
    sc_trace(mVcdFile, activations_8_V_we0, "(port)activations_8_V_we0");
    sc_trace(mVcdFile, activations_8_V_d0, "(port)activations_8_V_d0");
    sc_trace(mVcdFile, activations_9_V_address0, "(port)activations_9_V_address0");
    sc_trace(mVcdFile, activations_9_V_ce0, "(port)activations_9_V_ce0");
    sc_trace(mVcdFile, activations_9_V_we0, "(port)activations_9_V_we0");
    sc_trace(mVcdFile, activations_9_V_d0, "(port)activations_9_V_d0");
    sc_trace(mVcdFile, activations_10_V_address0, "(port)activations_10_V_address0");
    sc_trace(mVcdFile, activations_10_V_ce0, "(port)activations_10_V_ce0");
    sc_trace(mVcdFile, activations_10_V_we0, "(port)activations_10_V_we0");
    sc_trace(mVcdFile, activations_10_V_d0, "(port)activations_10_V_d0");
    sc_trace(mVcdFile, activations_11_V_address0, "(port)activations_11_V_address0");
    sc_trace(mVcdFile, activations_11_V_ce0, "(port)activations_11_V_ce0");
    sc_trace(mVcdFile, activations_11_V_we0, "(port)activations_11_V_we0");
    sc_trace(mVcdFile, activations_11_V_d0, "(port)activations_11_V_d0");
    sc_trace(mVcdFile, activations_12_V_address0, "(port)activations_12_V_address0");
    sc_trace(mVcdFile, activations_12_V_ce0, "(port)activations_12_V_ce0");
    sc_trace(mVcdFile, activations_12_V_we0, "(port)activations_12_V_we0");
    sc_trace(mVcdFile, activations_12_V_d0, "(port)activations_12_V_d0");
    sc_trace(mVcdFile, activations_13_V_address0, "(port)activations_13_V_address0");
    sc_trace(mVcdFile, activations_13_V_ce0, "(port)activations_13_V_ce0");
    sc_trace(mVcdFile, activations_13_V_we0, "(port)activations_13_V_we0");
    sc_trace(mVcdFile, activations_13_V_d0, "(port)activations_13_V_d0");
    sc_trace(mVcdFile, activations_14_V_address0, "(port)activations_14_V_address0");
    sc_trace(mVcdFile, activations_14_V_ce0, "(port)activations_14_V_ce0");
    sc_trace(mVcdFile, activations_14_V_we0, "(port)activations_14_V_we0");
    sc_trace(mVcdFile, activations_14_V_d0, "(port)activations_14_V_d0");
    sc_trace(mVcdFile, activations_15_V_address0, "(port)activations_15_V_address0");
    sc_trace(mVcdFile, activations_15_V_ce0, "(port)activations_15_V_ce0");
    sc_trace(mVcdFile, activations_15_V_we0, "(port)activations_15_V_we0");
    sc_trace(mVcdFile, activations_15_V_d0, "(port)activations_15_V_d0");
    sc_trace(mVcdFile, activations_16_V_address0, "(port)activations_16_V_address0");
    sc_trace(mVcdFile, activations_16_V_ce0, "(port)activations_16_V_ce0");
    sc_trace(mVcdFile, activations_16_V_we0, "(port)activations_16_V_we0");
    sc_trace(mVcdFile, activations_16_V_d0, "(port)activations_16_V_d0");
    sc_trace(mVcdFile, activations_17_V_address0, "(port)activations_17_V_address0");
    sc_trace(mVcdFile, activations_17_V_ce0, "(port)activations_17_V_ce0");
    sc_trace(mVcdFile, activations_17_V_we0, "(port)activations_17_V_we0");
    sc_trace(mVcdFile, activations_17_V_d0, "(port)activations_17_V_d0");
    sc_trace(mVcdFile, activations_18_V_address0, "(port)activations_18_V_address0");
    sc_trace(mVcdFile, activations_18_V_ce0, "(port)activations_18_V_ce0");
    sc_trace(mVcdFile, activations_18_V_we0, "(port)activations_18_V_we0");
    sc_trace(mVcdFile, activations_18_V_d0, "(port)activations_18_V_d0");
    sc_trace(mVcdFile, activations_19_V_address0, "(port)activations_19_V_address0");
    sc_trace(mVcdFile, activations_19_V_ce0, "(port)activations_19_V_ce0");
    sc_trace(mVcdFile, activations_19_V_we0, "(port)activations_19_V_we0");
    sc_trace(mVcdFile, activations_19_V_d0, "(port)activations_19_V_d0");
    sc_trace(mVcdFile, activations_20_V_address0, "(port)activations_20_V_address0");
    sc_trace(mVcdFile, activations_20_V_ce0, "(port)activations_20_V_ce0");
    sc_trace(mVcdFile, activations_20_V_we0, "(port)activations_20_V_we0");
    sc_trace(mVcdFile, activations_20_V_d0, "(port)activations_20_V_d0");
    sc_trace(mVcdFile, activations_21_V_address0, "(port)activations_21_V_address0");
    sc_trace(mVcdFile, activations_21_V_ce0, "(port)activations_21_V_ce0");
    sc_trace(mVcdFile, activations_21_V_we0, "(port)activations_21_V_we0");
    sc_trace(mVcdFile, activations_21_V_d0, "(port)activations_21_V_d0");
    sc_trace(mVcdFile, activations_22_V_address0, "(port)activations_22_V_address0");
    sc_trace(mVcdFile, activations_22_V_ce0, "(port)activations_22_V_ce0");
    sc_trace(mVcdFile, activations_22_V_we0, "(port)activations_22_V_we0");
    sc_trace(mVcdFile, activations_22_V_d0, "(port)activations_22_V_d0");
    sc_trace(mVcdFile, activations_23_V_address0, "(port)activations_23_V_address0");
    sc_trace(mVcdFile, activations_23_V_ce0, "(port)activations_23_V_ce0");
    sc_trace(mVcdFile, activations_23_V_we0, "(port)activations_23_V_we0");
    sc_trace(mVcdFile, activations_23_V_d0, "(port)activations_23_V_d0");
    sc_trace(mVcdFile, activations_24_V_address0, "(port)activations_24_V_address0");
    sc_trace(mVcdFile, activations_24_V_ce0, "(port)activations_24_V_ce0");
    sc_trace(mVcdFile, activations_24_V_we0, "(port)activations_24_V_we0");
    sc_trace(mVcdFile, activations_24_V_d0, "(port)activations_24_V_d0");
    sc_trace(mVcdFile, activations_25_V_address0, "(port)activations_25_V_address0");
    sc_trace(mVcdFile, activations_25_V_ce0, "(port)activations_25_V_ce0");
    sc_trace(mVcdFile, activations_25_V_we0, "(port)activations_25_V_we0");
    sc_trace(mVcdFile, activations_25_V_d0, "(port)activations_25_V_d0");
    sc_trace(mVcdFile, activations_26_V_address0, "(port)activations_26_V_address0");
    sc_trace(mVcdFile, activations_26_V_ce0, "(port)activations_26_V_ce0");
    sc_trace(mVcdFile, activations_26_V_we0, "(port)activations_26_V_we0");
    sc_trace(mVcdFile, activations_26_V_d0, "(port)activations_26_V_d0");
    sc_trace(mVcdFile, activations_27_V_address0, "(port)activations_27_V_address0");
    sc_trace(mVcdFile, activations_27_V_ce0, "(port)activations_27_V_ce0");
    sc_trace(mVcdFile, activations_27_V_we0, "(port)activations_27_V_we0");
    sc_trace(mVcdFile, activations_27_V_d0, "(port)activations_27_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_954, "indvar_flatten_reg_954");
    sc_trace(mVcdFile, j_reg_965, "j_reg_965");
    sc_trace(mVcdFile, k_reg_976, "k_reg_976");
    sc_trace(mVcdFile, exitcond_flatten_fu_987_p2, "exitcond_flatten_fu_987_p2");
    sc_trace(mVcdFile, exitcond_flatten_reg_1131, "exitcond_flatten_reg_1131");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten_reg_1131_pp0_iter1_reg, "exitcond_flatten_reg_1131_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next_fu_993_p2, "indvar_flatten_next_fu_993_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, j_mid2_fu_1019_p3, "j_mid2_fu_1019_p3");
    sc_trace(mVcdFile, j_mid2_reg_1140, "j_mid2_reg_1140");
    sc_trace(mVcdFile, j_mid2_reg_1140_pp0_iter1_reg, "j_mid2_reg_1140_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_3_fu_1027_p1, "tmp_3_fu_1027_p1");
    sc_trace(mVcdFile, tmp_3_reg_1146, "tmp_3_reg_1146");
    sc_trace(mVcdFile, tmp_3_reg_1146_pp0_iter1_reg, "tmp_3_reg_1146_pp0_iter1_reg");
    sc_trace(mVcdFile, k_1_fu_1059_p2, "k_1_fu_1059_p2");
    sc_trace(mVcdFile, tmp_9_fu_1065_p30, "tmp_9_fu_1065_p30");
    sc_trace(mVcdFile, tmp_9_reg_1323, "tmp_9_reg_1323");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_j_phi_fu_969_p4, "ap_phi_mux_j_phi_fu_969_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_4_fu_1126_p2, "tmp_4_fu_1126_p2");
    sc_trace(mVcdFile, tmp_5_fu_1005_p2, "tmp_5_fu_1005_p2");
    sc_trace(mVcdFile, j_1_fu_999_p2, "j_1_fu_999_p2");
    sc_trace(mVcdFile, k_mid2_fu_1011_p3, "k_mid2_fu_1011_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_965, "ap_condition_965");
    sc_trace(mVcdFile, ap_condition_968, "ap_condition_968");
    sc_trace(mVcdFile, ap_condition_971, "ap_condition_971");
    sc_trace(mVcdFile, ap_condition_974, "ap_condition_974");
    sc_trace(mVcdFile, ap_condition_977, "ap_condition_977");
    sc_trace(mVcdFile, ap_condition_980, "ap_condition_980");
    sc_trace(mVcdFile, ap_condition_983, "ap_condition_983");
    sc_trace(mVcdFile, ap_condition_986, "ap_condition_986");
    sc_trace(mVcdFile, ap_condition_989, "ap_condition_989");
    sc_trace(mVcdFile, ap_condition_992, "ap_condition_992");
    sc_trace(mVcdFile, ap_condition_995, "ap_condition_995");
    sc_trace(mVcdFile, ap_condition_998, "ap_condition_998");
    sc_trace(mVcdFile, ap_condition_1001, "ap_condition_1001");
    sc_trace(mVcdFile, ap_condition_1004, "ap_condition_1004");
    sc_trace(mVcdFile, ap_condition_1007, "ap_condition_1007");
    sc_trace(mVcdFile, ap_condition_1010, "ap_condition_1010");
    sc_trace(mVcdFile, ap_condition_1013, "ap_condition_1013");
    sc_trace(mVcdFile, ap_condition_1016, "ap_condition_1016");
    sc_trace(mVcdFile, ap_condition_1019, "ap_condition_1019");
    sc_trace(mVcdFile, ap_condition_850, "ap_condition_850");
    sc_trace(mVcdFile, ap_condition_861, "ap_condition_861");
    sc_trace(mVcdFile, ap_condition_1026, "ap_condition_1026");
    sc_trace(mVcdFile, ap_condition_1029, "ap_condition_1029");
    sc_trace(mVcdFile, ap_condition_1032, "ap_condition_1032");
    sc_trace(mVcdFile, ap_condition_1035, "ap_condition_1035");
    sc_trace(mVcdFile, ap_condition_1038, "ap_condition_1038");
    sc_trace(mVcdFile, ap_condition_1041, "ap_condition_1041");
    sc_trace(mVcdFile, ap_condition_1044, "ap_condition_1044");
    sc_trace(mVcdFile, ap_condition_1047, "ap_condition_1047");
#endif

    }
}

relu::~relu() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete CNN_mux_285_48_1_1_U306;
}

void relu::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_954 = indvar_flatten_next_fu_993_p2.read();
    } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_954 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1131.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j_reg_965 = j_mid2_reg_1140.read();
    } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        j_reg_965 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_0))) {
        k_reg_976 = k_1_fu_1059_p2.read();
    } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        k_reg_976 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1131 = exitcond_flatten_fu_987_p2.read();
        exitcond_flatten_reg_1131_pp0_iter1_reg = exitcond_flatten_reg_1131.read();
        j_mid2_reg_1140_pp0_iter1_reg = j_mid2_reg_1140.read();
        tmp_3_reg_1146_pp0_iter1_reg = tmp_3_reg_1146.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_0))) {
        j_mid2_reg_1140 = j_mid2_fu_1019_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_0))) {
        tmp_3_reg_1146 = tmp_3_fu_1027_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten_reg_1131.read(), ap_const_lv1_0))) {
        tmp_9_reg_1323 = tmp_9_fu_1065_p30.read();
    }
}

void relu::thread_activations_0_V_address0() {
    activations_0_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_0)))) {
        activations_0_V_ce0 = ap_const_logic_1;
    } else {
        activations_0_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_0_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_965.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_0_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_0_V_d0 = ap_const_lv48_0;
        } else {
            activations_0_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_0_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_0_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_0)))) {
        activations_0_V_we0 = ap_const_logic_1;
    } else {
        activations_0_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_10_V_address0() {
    activations_10_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_10_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_A)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_A)))) {
        activations_10_V_ce0 = ap_const_logic_1;
    } else {
        activations_10_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_10_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_968.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_10_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_10_V_d0 = ap_const_lv48_0;
        } else {
            activations_10_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_10_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_10_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_A)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_A)))) {
        activations_10_V_we0 = ap_const_logic_1;
    } else {
        activations_10_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_11_V_address0() {
    activations_11_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_11_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_B)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_B)))) {
        activations_11_V_ce0 = ap_const_logic_1;
    } else {
        activations_11_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_11_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_971.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_11_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_11_V_d0 = ap_const_lv48_0;
        } else {
            activations_11_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_11_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_11_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_B)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_B)))) {
        activations_11_V_we0 = ap_const_logic_1;
    } else {
        activations_11_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_12_V_address0() {
    activations_12_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_12_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_C)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_C)))) {
        activations_12_V_ce0 = ap_const_logic_1;
    } else {
        activations_12_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_12_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_974.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_12_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_12_V_d0 = ap_const_lv48_0;
        } else {
            activations_12_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_12_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_12_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_C)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_C)))) {
        activations_12_V_we0 = ap_const_logic_1;
    } else {
        activations_12_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_13_V_address0() {
    activations_13_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_13_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_D)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_D)))) {
        activations_13_V_ce0 = ap_const_logic_1;
    } else {
        activations_13_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_13_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_977.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_13_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_13_V_d0 = ap_const_lv48_0;
        } else {
            activations_13_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_13_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_13_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_D)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_D)))) {
        activations_13_V_we0 = ap_const_logic_1;
    } else {
        activations_13_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_14_V_address0() {
    activations_14_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_14_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_E)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_E)))) {
        activations_14_V_ce0 = ap_const_logic_1;
    } else {
        activations_14_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_14_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_980.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_14_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_14_V_d0 = ap_const_lv48_0;
        } else {
            activations_14_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_14_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_14_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_E)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_E)))) {
        activations_14_V_we0 = ap_const_logic_1;
    } else {
        activations_14_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_15_V_address0() {
    activations_15_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_15_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_F)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_F)))) {
        activations_15_V_ce0 = ap_const_logic_1;
    } else {
        activations_15_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_15_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_983.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_15_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_15_V_d0 = ap_const_lv48_0;
        } else {
            activations_15_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_15_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_15_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_F)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_F)))) {
        activations_15_V_we0 = ap_const_logic_1;
    } else {
        activations_15_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_16_V_address0() {
    activations_16_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_16_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_10)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_10)))) {
        activations_16_V_ce0 = ap_const_logic_1;
    } else {
        activations_16_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_16_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_986.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_16_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_16_V_d0 = ap_const_lv48_0;
        } else {
            activations_16_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_16_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_16_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_10)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_10)))) {
        activations_16_V_we0 = ap_const_logic_1;
    } else {
        activations_16_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_17_V_address0() {
    activations_17_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_17_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_11)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_11)))) {
        activations_17_V_ce0 = ap_const_logic_1;
    } else {
        activations_17_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_17_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_989.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_17_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_17_V_d0 = ap_const_lv48_0;
        } else {
            activations_17_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_17_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_17_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_11)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_11)))) {
        activations_17_V_we0 = ap_const_logic_1;
    } else {
        activations_17_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_18_V_address0() {
    activations_18_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_18_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_12)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_12)))) {
        activations_18_V_ce0 = ap_const_logic_1;
    } else {
        activations_18_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_18_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_992.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_18_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_18_V_d0 = ap_const_lv48_0;
        } else {
            activations_18_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_18_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_18_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_12)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_12)))) {
        activations_18_V_we0 = ap_const_logic_1;
    } else {
        activations_18_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_19_V_address0() {
    activations_19_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_19_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_13)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_13)))) {
        activations_19_V_ce0 = ap_const_logic_1;
    } else {
        activations_19_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_19_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_995.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_19_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_19_V_d0 = ap_const_lv48_0;
        } else {
            activations_19_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_19_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_19_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_13)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_13)))) {
        activations_19_V_we0 = ap_const_logic_1;
    } else {
        activations_19_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_1_V_address0() {
    activations_1_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1)))) {
        activations_1_V_ce0 = ap_const_logic_1;
    } else {
        activations_1_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_1_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_998.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_1_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_1_V_d0 = ap_const_lv48_0;
        } else {
            activations_1_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_1_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_1_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1)))) {
        activations_1_V_we0 = ap_const_logic_1;
    } else {
        activations_1_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_20_V_address0() {
    activations_20_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_20_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_14)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_14)))) {
        activations_20_V_ce0 = ap_const_logic_1;
    } else {
        activations_20_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_20_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1001.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_20_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_20_V_d0 = ap_const_lv48_0;
        } else {
            activations_20_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_20_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_20_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_14)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_14)))) {
        activations_20_V_we0 = ap_const_logic_1;
    } else {
        activations_20_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_21_V_address0() {
    activations_21_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_21_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_15)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_15)))) {
        activations_21_V_ce0 = ap_const_logic_1;
    } else {
        activations_21_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_21_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1004.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_21_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_21_V_d0 = ap_const_lv48_0;
        } else {
            activations_21_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_21_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_21_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_15)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_15)))) {
        activations_21_V_we0 = ap_const_logic_1;
    } else {
        activations_21_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_22_V_address0() {
    activations_22_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_22_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_16)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_16)))) {
        activations_22_V_ce0 = ap_const_logic_1;
    } else {
        activations_22_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_22_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1007.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_22_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_22_V_d0 = ap_const_lv48_0;
        } else {
            activations_22_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_22_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_22_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_16)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_16)))) {
        activations_22_V_we0 = ap_const_logic_1;
    } else {
        activations_22_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_23_V_address0() {
    activations_23_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_23_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_17)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_17)))) {
        activations_23_V_ce0 = ap_const_logic_1;
    } else {
        activations_23_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_23_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1010.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_23_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_23_V_d0 = ap_const_lv48_0;
        } else {
            activations_23_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_23_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_23_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_17)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_17)))) {
        activations_23_V_we0 = ap_const_logic_1;
    } else {
        activations_23_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_24_V_address0() {
    activations_24_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_24_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_18)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_18)))) {
        activations_24_V_ce0 = ap_const_logic_1;
    } else {
        activations_24_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_24_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1013.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_24_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_24_V_d0 = ap_const_lv48_0;
        } else {
            activations_24_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_24_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_24_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_18)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_18)))) {
        activations_24_V_we0 = ap_const_logic_1;
    } else {
        activations_24_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_25_V_address0() {
    activations_25_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_25_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_19)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_19)))) {
        activations_25_V_ce0 = ap_const_logic_1;
    } else {
        activations_25_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_25_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1016.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_25_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_25_V_d0 = ap_const_lv48_0;
        } else {
            activations_25_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_25_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_25_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_19)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_19)))) {
        activations_25_V_we0 = ap_const_logic_1;
    } else {
        activations_25_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_26_V_address0() {
    activations_26_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_26_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1A)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1A) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())))) {
        activations_26_V_ce0 = ap_const_logic_1;
    } else {
        activations_26_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_26_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1019.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_26_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_26_V_d0 = ap_const_lv48_0;
        } else {
            activations_26_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_26_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_26_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1A)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1A) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())))) {
        activations_26_V_we0 = ap_const_logic_1;
    } else {
        activations_26_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_27_V_address0() {
    activations_27_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_27_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          ((esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)))) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          ((esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)))))) {
        activations_27_V_ce0 = ap_const_logic_1;
    } else {
        activations_27_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_27_V_d0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1))) {
        if (esl_seteq<1,1,1>(ap_condition_861.read(), ap_const_boolean_1)) {
            activations_27_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_condition_850.read(), ap_const_boolean_1)) {
            activations_27_V_d0 = ap_const_lv48_0;
        } else {
            activations_27_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_27_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_27_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          ((esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)))) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          ((esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || 
           (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
            esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)))))) {
        activations_27_V_we0 = ap_const_logic_1;
    } else {
        activations_27_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_2_V_address0() {
    activations_2_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_2)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_2)))) {
        activations_2_V_ce0 = ap_const_logic_1;
    } else {
        activations_2_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_2_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1026.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_2_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_2_V_d0 = ap_const_lv48_0;
        } else {
            activations_2_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_2_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_2_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_2)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_2)))) {
        activations_2_V_we0 = ap_const_logic_1;
    } else {
        activations_2_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_3_V_address0() {
    activations_3_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_3_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_3)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_3)))) {
        activations_3_V_ce0 = ap_const_logic_1;
    } else {
        activations_3_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_3_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1029.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_3_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_3_V_d0 = ap_const_lv48_0;
        } else {
            activations_3_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_3_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_3_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_3)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_3)))) {
        activations_3_V_we0 = ap_const_logic_1;
    } else {
        activations_3_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_4_V_address0() {
    activations_4_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_4_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_4)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_4)))) {
        activations_4_V_ce0 = ap_const_logic_1;
    } else {
        activations_4_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_4_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1032.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_4_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_4_V_d0 = ap_const_lv48_0;
        } else {
            activations_4_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_4_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_4_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_4)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_4)))) {
        activations_4_V_we0 = ap_const_logic_1;
    } else {
        activations_4_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_5_V_address0() {
    activations_5_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_5_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_5)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_5)))) {
        activations_5_V_ce0 = ap_const_logic_1;
    } else {
        activations_5_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_5_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1035.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_5_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_5_V_d0 = ap_const_lv48_0;
        } else {
            activations_5_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_5_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_5_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_5)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_5)))) {
        activations_5_V_we0 = ap_const_logic_1;
    } else {
        activations_5_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_6_V_address0() {
    activations_6_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_6_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_6)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_6)))) {
        activations_6_V_ce0 = ap_const_logic_1;
    } else {
        activations_6_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_6_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1038.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_6_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_6_V_d0 = ap_const_lv48_0;
        } else {
            activations_6_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_6_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_6_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_6)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_6)))) {
        activations_6_V_we0 = ap_const_logic_1;
    } else {
        activations_6_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_7_V_address0() {
    activations_7_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_7_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_7)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_7)))) {
        activations_7_V_ce0 = ap_const_logic_1;
    } else {
        activations_7_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_7_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1041.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_7_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_7_V_d0 = ap_const_lv48_0;
        } else {
            activations_7_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_7_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_7_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_7)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_7)))) {
        activations_7_V_we0 = ap_const_logic_1;
    } else {
        activations_7_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_8_V_address0() {
    activations_8_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_8_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_8)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_8)))) {
        activations_8_V_ce0 = ap_const_logic_1;
    } else {
        activations_8_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_8_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1044.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_8_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_8_V_d0 = ap_const_lv48_0;
        } else {
            activations_8_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_8_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_8_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_8)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_8)))) {
        activations_8_V_we0 = ap_const_logic_1;
    } else {
        activations_8_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_activations_9_V_address0() {
    activations_9_V_address0 =  (sc_lv<5>) (tmp_3_reg_1146_pp0_iter1_reg.read());
}

void relu::thread_activations_9_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_9)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_9)))) {
        activations_9_V_ce0 = ap_const_logic_1;
    } else {
        activations_9_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_activations_9_V_d0() {
    if (esl_seteq<1,1,1>(ap_condition_1047.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read())) {
            activations_9_V_d0 = tmp_9_reg_1323.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read())) {
            activations_9_V_d0 = ap_const_lv48_0;
        } else {
            activations_9_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        activations_9_V_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void relu::thread_activations_9_V_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_9)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
          esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_9)))) {
        activations_9_V_we0 = ap_const_logic_1;
    } else {
        activations_9_V_we0 = ap_const_logic_0;
    }
}

void relu::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void relu::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void relu::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void relu::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void relu::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu::thread_ap_condition_1001() {
    ap_condition_1001 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_14));
}

void relu::thread_ap_condition_1004() {
    ap_condition_1004 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_15));
}

void relu::thread_ap_condition_1007() {
    ap_condition_1007 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_16));
}

void relu::thread_ap_condition_1010() {
    ap_condition_1010 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_17));
}

void relu::thread_ap_condition_1013() {
    ap_condition_1013 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_18));
}

void relu::thread_ap_condition_1016() {
    ap_condition_1016 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_19));
}

void relu::thread_ap_condition_1019() {
    ap_condition_1019 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1A));
}

void relu::thread_ap_condition_1026() {
    ap_condition_1026 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_2));
}

void relu::thread_ap_condition_1029() {
    ap_condition_1029 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_3));
}

void relu::thread_ap_condition_1032() {
    ap_condition_1032 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_4));
}

void relu::thread_ap_condition_1035() {
    ap_condition_1035 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_5));
}

void relu::thread_ap_condition_1038() {
    ap_condition_1038 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_6));
}

void relu::thread_ap_condition_1041() {
    ap_condition_1041 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_7));
}

void relu::thread_ap_condition_1044() {
    ap_condition_1044 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_8));
}

void relu::thread_ap_condition_1047() {
    ap_condition_1047 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_9));
}

void relu::thread_ap_condition_850() {
    ap_condition_850 = ((esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)));
}

void relu::thread_ap_condition_861() {
    ap_condition_861 = ((esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1B)) || (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1C)) || (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1D)) || (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1E)) || (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_4_fu_1126_p2.read()) && 
  esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1F)));
}

void relu::thread_ap_condition_965() {
    ap_condition_965 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_0));
}

void relu::thread_ap_condition_968() {
    ap_condition_968 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_A));
}

void relu::thread_ap_condition_971() {
    ap_condition_971 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_B));
}

void relu::thread_ap_condition_974() {
    ap_condition_974 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_C));
}

void relu::thread_ap_condition_977() {
    ap_condition_977 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_D));
}

void relu::thread_ap_condition_980() {
    ap_condition_980 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_E));
}

void relu::thread_ap_condition_983() {
    ap_condition_983 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_F));
}

void relu::thread_ap_condition_986() {
    ap_condition_986 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_10));
}

void relu::thread_ap_condition_989() {
    ap_condition_989 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_11));
}

void relu::thread_ap_condition_992() {
    ap_condition_992 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_12));
}

void relu::thread_ap_condition_995() {
    ap_condition_995 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_13));
}

void relu::thread_ap_condition_998() {
    ap_condition_998 = (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && esl_seteq<1,5,5>(j_mid2_reg_1140_pp0_iter1_reg.read(), ap_const_lv5_1));
}

void relu::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void relu::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void relu::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void relu::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void relu::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void relu::thread_ap_phi_mux_j_phi_fu_969_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1131.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_phi_fu_969_p4 = j_mid2_reg_1140.read();
    } else {
        ap_phi_mux_j_phi_fu_969_p4 = j_reg_965.read();
    }
}

void relu::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void relu::thread_exitcond_flatten_fu_987_p2() {
    exitcond_flatten_fu_987_p2 = (!indvar_flatten_reg_954.read().is_01() || !ap_const_lv10_310.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_954.read() == ap_const_lv10_310);
}

void relu::thread_in_features_0_V_address0() {
    in_features_0_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_0_V_ce0 = ap_const_logic_1;
    } else {
        in_features_0_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_10_V_address0() {
    in_features_10_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_10_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_10_V_ce0 = ap_const_logic_1;
    } else {
        in_features_10_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_11_V_address0() {
    in_features_11_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_11_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_11_V_ce0 = ap_const_logic_1;
    } else {
        in_features_11_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_12_V_address0() {
    in_features_12_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_12_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_12_V_ce0 = ap_const_logic_1;
    } else {
        in_features_12_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_13_V_address0() {
    in_features_13_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_13_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_13_V_ce0 = ap_const_logic_1;
    } else {
        in_features_13_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_14_V_address0() {
    in_features_14_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_14_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_14_V_ce0 = ap_const_logic_1;
    } else {
        in_features_14_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_15_V_address0() {
    in_features_15_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_15_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_15_V_ce0 = ap_const_logic_1;
    } else {
        in_features_15_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_16_V_address0() {
    in_features_16_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_16_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_16_V_ce0 = ap_const_logic_1;
    } else {
        in_features_16_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_17_V_address0() {
    in_features_17_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_17_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_17_V_ce0 = ap_const_logic_1;
    } else {
        in_features_17_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_18_V_address0() {
    in_features_18_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_18_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_18_V_ce0 = ap_const_logic_1;
    } else {
        in_features_18_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_19_V_address0() {
    in_features_19_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_19_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_19_V_ce0 = ap_const_logic_1;
    } else {
        in_features_19_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_1_V_address0() {
    in_features_1_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_1_V_ce0 = ap_const_logic_1;
    } else {
        in_features_1_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_20_V_address0() {
    in_features_20_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_20_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_20_V_ce0 = ap_const_logic_1;
    } else {
        in_features_20_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_21_V_address0() {
    in_features_21_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_21_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_21_V_ce0 = ap_const_logic_1;
    } else {
        in_features_21_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_22_V_address0() {
    in_features_22_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_22_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_22_V_ce0 = ap_const_logic_1;
    } else {
        in_features_22_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_23_V_address0() {
    in_features_23_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_23_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_23_V_ce0 = ap_const_logic_1;
    } else {
        in_features_23_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_24_V_address0() {
    in_features_24_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_24_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_24_V_ce0 = ap_const_logic_1;
    } else {
        in_features_24_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_25_V_address0() {
    in_features_25_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_25_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_25_V_ce0 = ap_const_logic_1;
    } else {
        in_features_25_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_26_V_address0() {
    in_features_26_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_26_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_26_V_ce0 = ap_const_logic_1;
    } else {
        in_features_26_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_27_V_address0() {
    in_features_27_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_27_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_27_V_ce0 = ap_const_logic_1;
    } else {
        in_features_27_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_2_V_address0() {
    in_features_2_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_2_V_ce0 = ap_const_logic_1;
    } else {
        in_features_2_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_3_V_address0() {
    in_features_3_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_3_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_3_V_ce0 = ap_const_logic_1;
    } else {
        in_features_3_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_4_V_address0() {
    in_features_4_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_4_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_4_V_ce0 = ap_const_logic_1;
    } else {
        in_features_4_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_5_V_address0() {
    in_features_5_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_5_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_5_V_ce0 = ap_const_logic_1;
    } else {
        in_features_5_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_6_V_address0() {
    in_features_6_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_6_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_6_V_ce0 = ap_const_logic_1;
    } else {
        in_features_6_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_7_V_address0() {
    in_features_7_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_7_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_7_V_ce0 = ap_const_logic_1;
    } else {
        in_features_7_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_8_V_address0() {
    in_features_8_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_8_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_8_V_ce0 = ap_const_logic_1;
    } else {
        in_features_8_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_in_features_9_V_address0() {
    in_features_9_V_address0 =  (sc_lv<5>) (tmp_3_fu_1027_p1.read());
}

void relu::thread_in_features_9_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1))) {
        in_features_9_V_ce0 = ap_const_logic_1;
    } else {
        in_features_9_V_ce0 = ap_const_logic_0;
    }
}

void relu::thread_indvar_flatten_next_fu_993_p2() {
    indvar_flatten_next_fu_993_p2 = (!indvar_flatten_reg_954.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten_reg_954.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void relu::thread_j_1_fu_999_p2() {
    j_1_fu_999_p2 = (!ap_phi_mux_j_phi_fu_969_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_j_phi_fu_969_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void relu::thread_j_mid2_fu_1019_p3() {
    j_mid2_fu_1019_p3 = (!tmp_5_fu_1005_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_5_fu_1005_p2.read()[0].to_bool())? j_1_fu_999_p2.read(): ap_phi_mux_j_phi_fu_969_p4.read());
}

void relu::thread_k_1_fu_1059_p2() {
    k_1_fu_1059_p2 = (!k_mid2_fu_1011_p3.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(k_mid2_fu_1011_p3.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void relu::thread_k_mid2_fu_1011_p3() {
    k_mid2_fu_1011_p3 = (!tmp_5_fu_1005_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_5_fu_1005_p2.read()[0].to_bool())? ap_const_lv5_0: k_reg_976.read());
}

void relu::thread_tmp_3_fu_1027_p1() {
    tmp_3_fu_1027_p1 = esl_zext<64,5>(k_mid2_fu_1011_p3.read());
}

void relu::thread_tmp_4_fu_1126_p2() {
    tmp_4_fu_1126_p2 = (!tmp_9_reg_1323.read().is_01() || !ap_const_lv48_0.is_01())? sc_lv<1>(): (sc_bigint<48>(tmp_9_reg_1323.read()) > sc_bigint<48>(ap_const_lv48_0));
}

void relu::thread_tmp_5_fu_1005_p2() {
    tmp_5_fu_1005_p2 = (!k_reg_976.read().is_01() || !ap_const_lv5_1C.is_01())? sc_lv<1>(): sc_lv<1>(k_reg_976.read() == ap_const_lv5_1C);
}

void relu::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_fu_987_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<3>) ("XXX");
            break;
    }
}

}

