id	area	title	year	x	y	ix
74809	HPC	feedback guided dynamic loop scheduling; a theoretical approach	2001	-1.5990946822822811	9.628672131497446	74836
74811	HPC	exploiting hyper-loop parallelism in vectorization to improve memory performance on cuda gpgpu	2015	0.37595288492057005	12.229892053405242	74838
74849	Robotics	new petri net structure and its application to optimal supervisory control: interval inhibitor arcs	2014	0.3998853708622668	9.056854176916156	74876
74860	PL	pair grammars, graph languages and string-to-graph translations	1971	-6.246656713278799	8.225000694640535	74887
74893	EDA	reducing transitions on memory buses using sector-based encoding technique	2002	-6.225454399021177	14.193010175931368	74920
74931	Robotics	memory customisations for image processing applications targeting mpsocs	2015	-1.0368767478330885	13.122132207500869	74958
74962	Arch	a technique for the architectural implementation of software subsystems	1980	-1.91342825981692	11.992876902112911	74989
74966	Robotics	deadlock characterization and control of flexible assembly systems with petri nets	2018	0.4207560072094035	9.037631004747835	74993
74973	Arch	a partitioned instruction queue to reduce instruction wakeup energy	2004	-0.3095772824648694	14.676817174394705	75000
75011	EDA	kernel extraction for watermarking combinational logic networks	2006	-5.605853955189309	11.312855808229502	75038
75175	Web+IR	expregel: a new computational model for large-scale graph processing	2015	-0.9030933216718836	9.405175163400546	75202
75244	EDA	design methodology for rapid development of soc ics based on an innovative system architecture with emphasis to timing closure and power consumption optimization	2004	-3.8544972160721622	11.80722826145117	75271
75255	Robotics	an empirical investigation on system and statement level parallelism strategies for accelerating scatter search using handel-c and impulse-c	2012	-0.3729654928076651	9.735011836560695	75282
75261	EDA	a 4.5 to 13 times energy-efficient embedded microprocessor with mainly-static/partially-dynamic reconfigurable array accelerator	2014	-1.5597811033185875	13.690095940601053	75288
75276	SE	atlas (automatically tuned linear algebra software)	2011	-0.5234759278820668	9.442947212454131	75303
75306	Logic	a bist approach for very deep sub-micron (vdsm) defects	2000	-5.283329968675138	12.012270291268113	75333
75324	EDA	template-based runtime reconfiguration scheduling for partial reconfigurable soc	2007	-1.5792919338222708	13.715141255275901	75351
75335	Arch	address interleaving for low-cost nocs	2016	-2.3946157381729427	14.749974404368837	75362
75429	EDA	cmos reliability improvements through a new fault tolerant technique	1994	-5.355620626536647	11.600514575631387	75456
75454	Web+IR	parallelizing the buckshot algorithm for efficient document clustering	2002	-0.11146818401962308	9.992146243793963	75481
75455	AI	bdd-constrained search: a unified approach to constrained shortest path problems	2015	-4.094651868548935	7.633303402581353	75482
75483	EDA	approximate adder segmentation technique and significance-driven error correction	2017	-6.848766308195225	13.704710733825438	75510
75517	DB	partially ordered regular languages for graph queries	2005	-6.6307887838781445	8.463630279738835	75544
75534	Theory	staged self-assembly and polyomino context-free grammars	2013	-6.770132267503297	7.8711650914333875	75561
75555	EDA	soft errors: technology trends, system effects, and protection techniques	2007	-4.328271421156891	13.455759625090625	75582
75659	AI	detection of static and dynamic hazards in logic nets	1977	-4.757251475214407	10.2617113140673	75686
75671	NLP	reducing acyclic cover transducers	2007	-6.930676994699517	8.574879945159044	75698
75672	DB	parallel processing on the multi-psi computer and its evaluation - a programming paradigm based on a small-grain highly concurrent object model	1994	-0.9136324354222009	11.301771819508765	75699
75679	Arch	compiling for reduced bit-width queue processors	2010	-0.3867488183223916	13.81808442895475	75706
75689	EDA	single event upset detection and correction in virtex-4 and virtex-5 fpgas	2009	-4.569804244780283	13.437276795711096	75716
75721	Robotics	setup and experimental results analysis of cots camera and srams at the isis neutron facility	2018	-4.243377915847137	13.437261975818473	75748
75766	EDA	design of low area-overhead ring oscillator puf with large challenge space	2013	-5.872866416509839	14.997177090401573	75793
75834	EDA	exploring the opportunity of implementing neuromorphic computing systems with spintronic devices	2018	-3.2614462203606003	13.241609957625947	75861
75884	AI	nonbinary constraint satisfaction: from the dual to the primal	2001	-3.449068910680736	7.632901373505387	75911
75888	HPC	power and energy normalized speedup models for heterogeneous many core computing	2016	-0.2924051312409617	14.501969244756891	75915
75890	Logic	algorithmic techniques for the micron automata processor	2015	-3.246949500179912	9.988494920955327	75917
75958	DB	an efficient parallel join algorithm based on hypercube-partitioning	1994	-1.4555952464443271	10.079372713520119	75985
75983	SE	development of test programs with the aid of a testeroriented pattern language	1990	-3.433991092291	11.332443070142185	76010
76010	Robotics	practical methods for extending ate to 40 and 50gbps	2013	-2.8843910349273463	12.39411724750449	76037
76011	Theory	on the structure of counterexamples to symmetric orderings for bdd's	2002	-7.142559208123223	9.679480179736704	76038
76034	HPC	all-optical linear array with a reconfigurable pipelined bus system (olarpbs) optical bus parallel computing model	2015	-1.7436364456543139	12.525173779242566	76061
76040	Arch	high sigma statistical hold time analysis in finfet sequential circuits	2017	-6.1131837927691555	12.348368983783686	76067
76056	NLP	syntactic complexity of context-free grammars over word monoids	1996	-6.8678125067601545	8.160608448775786	76083
76076	Arch	techniques to improve performance beyond pipelining: superpipelining, superscalar, and vliw	2005	-0.5597271518766287	12.49343800356867	76103
76101	SE	writing correct and usable specifications for board and test: a case study	1989	-4.1237140275711806	11.476700747461386	76128
76120	PL	infix to prefix conversion as a pst reduction	1990	-6.558674587106714	7.997109955110228	76147
76122	DB	p-tree structures and event horizon: efficient event-set implementations	2005	-0.34159766192594226	9.68954046478658	76149
76145	Logic	word-level traversal of finite state machines using algebraic geometry	2016	-5.98647078581591	9.781757647039914	76172
76187	EDA	a parallel branch and bound algorithm for test generation	1989	-4.512000203644859	10.167755663473047	76214
76198	Robotics	automatic integration of hdl ips in simulink using fmi and s-function interfaces	2017	-2.282279919000565	11.807317972623308	76225
76204	Arch	advanced instruction set architectures for reducing program memory usage in a dsp processor	2002	-1.1552192186361	13.6356777506969	76231
76268	EDA	static power reduction using variation-tolerant and reconfigurable multi-mode power switches	2014	-6.469007849076336	13.892409686641777	76295
76305	DB	improving performance of linear algebra algorithms for dense matrices, using algorithmic prefetch	1994	-0.3219767903521591	11.407862237458662	76332
76323	Arch	architectural implications of quantum computing technologies	2006	-3.651924260277013	11.591107636057757	76350
76380	AI	reachability-based model reduction for markov decision process	2015	0.23613200035151816	8.63402832504598	76407
76385	Arch	multi-level, memory-based logic using cmos technology	2014	-6.848942618712622	13.04752286576221	76412
76397	HPC	object-oriented library of parallel genetic algorithms and its implementation on networked workstations and hp/convex exemplar	1997	-2.690593233266141	8.955353663391143	76424
76405	Visualization	nanometer technology challenges for test and test equipment	1999	-4.398572727156628	12.621137305146716	76432
76409	Robotics	fuzzy discrete-event systems under fuzzy observability and a test algorithm	2009	0.04586958300348598	8.82656478276497	76436
76417	Logic	using sat solvers for synchronization issues in non-deterministic automata	2018	-3.4733924004420094	7.576349767409888	76444
76451	Arch	coding and signal processing techniques for high efficiency data storage and transmission systems	2013	-2.987748930796136	9.788524820048568	76478
76505	DB	singularities make spatial join scheduling hard	1997	-1.764388834176993	8.998012971934685	76532
76580	EDA	techniques for the synthesis of reversible toffoli networks	2007	-6.5586295137706125	10.250306478280908	76607
76581	HPC	a new look at exploiting data parallelism in embedded systems	2003	-0.4295760082338633	12.23627591255021	76608
76661	EDA	optimistic clock adjustment for preventing better-than-worst-case violations	2016	-5.773130854443289	13.366290650394786	76688
76766	Crypto	midpoint - a microprogrammed differential polynomial interpolator	1976	-3.5456986519772853	9.812585695249684	76793
76795	EDA	fast sequential circuit test generation using high-level and gate-level techniques	1998	-4.4743761433326865	10.926106705568893	76822
76799	HPC	on the performance of parallel factorization of out-of-core matrices	2004	-0.7837708904359659	10.525304607971853	76826
76934	Theory	merge path - parallel merging made simple	2012	-0.6467129383250173	10.385656821042527	76961
76941	DB	data distribution for dense factorization on computers with memory heterogeneity	2007	-1.1516757235267527	10.221730762034221	76968
76963	Mobile	a new wi-fi based platform for wireless sensor data collection	2013	-3.6476224552941994	9.18799765484934	76990
77040	Theory	online single machine scheduling to minimize the maximum starting time	2017	-5.319952566414921	7.503708091986697	77067
77058	Arch	3d workload subsetting for gpu architecture pathfinding	2015	-0.19075875565956188	15.039139713073144	77085
77134	Arch	the design principles of konrad zuse's mechanical computers	2015	-2.9813209883013765	11.109697339428184	77161
77137	EDA	analysis of noise immunity for wide or footless domino circuit using keeper controlling network	2018	-7.222153917430607	13.749052730942342	77164
77138	Arch	dynamic detection of uniform and affine vectors in gpgpu computations	2009	-0.26437620854913896	11.492897225057714	77165
77214	EDA	self-calibrating source synchronous communication for delay variation tolerant gals network-on-chip design	2011	-5.677363517784303	13.082569483838643	77241
77253	Arch	task allocation and scheduling models for multiprocessor digital signal processing	1990	-2.2241513804788258	10.432372315794188	77280
77278	ML	hardware aspects of data transmission in coal mines with explosion hazard	2013	-1.8035497132990896	8.267786306741558	77305
77343	ECom	treatment of transition signals in electronic switching circuits by algebraic methods	1959	-4.316865770808228	9.311894953700564	77370
77345	Arch	near-threshold cntfet sram cell design with removed metallic cnt tolerance	2015	-6.816154300958058	14.193489011366365	77372
77424	HPC	vlsi architectures for computations in finite rings and fields	1993	-2.8269563810345693	9.734542580190238	77451
77459	EDA	accelerated soft-error-rate (ser) estimation for combinational and sequential circuits	2017	-6.0040267590990615	12.607872774600393	77486
77470	EDA	efficient tree topology for fpga interconnect network	2008	-7.095653793316259	11.44363428069465	77497
77471	HPC	export control of high-performance computing: a framework for analysis and policy formulation	1997	0.3637928592680385	9.95978149169197	77498
77478	EDA	disjoint pattern enumeration for custom instructions identification	2007	-1.871321767861276	12.042193430426927	77505
77523	EDA	a novel particle swarm optimizer with multi-stage transformation and genetic operation for vlsi routing	2018	-7.136316257113338	10.356408568080779	77550
77529	EDA	methods for dynamic test vector compaction in sequential test generation	1996	-5.527170858935263	10.553581683568439	77556
77561	Arch	dual processor scheduling with dynamic reassignment	1979	-0.09373804527492938	12.333111708949726	77588
77579	Visualization	appadapt: opportunistic application adaptation in presence of hardware variation	2012	-4.375010659489135	12.67983471211271	77606
77596	Visualization	synthesis of gate-minimum multi-output two-level negative gate networks	1979	-6.306575033674268	10.714903134664006	77623
77602	EDA	automatic generation of microprocessor test programs	1982	-2.6891933246795503	11.197553560217424	77629
77640	EDA	fpga based validation technique for advanced driver assistance system	2016	-3.0092743424070894	12.436469512219881	77667
77641	HPC	nchc's formosa v gpu cluster enters the top500 ranking	2012	0.3994342634319191	10.7804127864274	77668
77643	EDA	"""correction to authors'-reply to """"discussion on """"simulation of power electronic circuits using sparse matrix techniques"""""""	1997	-3.8069936128511976	9.821689566659273	77670
77697	EDA	toward unified design of hardware and software components using  ${\bf c} \!+ \! + $	2014	-1.4616613701488943	12.074786332753074	77724
77734	EDA	on logic and transistor level design error detection of various validation approaches for powerpc(tm) microprocessor arrays	1998	-4.296147105660149	11.353312688997908	77761
77741	Robotics	transition cover-based design of petri net controllers for automated manufacturing systems	2014	0.2940861466755712	9.063976344017076	77768
77743	HPC	optimal use of mixed task and data parallelism for pipelined computations	2000	-0.8129615453378429	10.680113749978306	77770
77762	EDA	predictive parallel event-driven hdl simulation with a new powerful prediction strategy	2014	0.09046553991007382	12.567358390495826	77789
77765	Logic	refining the undecidability border of weak bisimilarity	2006	-0.3171039376681453	8.101517937150012	77792
77771	EDA	impact of synthesis constraints on error propagation probability of digital circuits	2011	-5.621697239217967	12.015460428565163	77798
77797	SE	atpg binning and sat-based approach to hardware trojan detection for safety-critical systems	2018	-5.051460717321532	14.705092618692925	77824
77855	HPC	data distribution specification for high performance computing	2001	0.4133776248822089	10.15251228464952	77882
77886	EDA	a unified framework for generating all propagation functions for logic errors and events	2004	-5.184003561646914	10.154284515479974	77913
77887	EDA	rtl delay macro-modeling with vt and vdd variability	2011	-5.917895355680237	12.692350538389785	77914
78012	EDA	editorial: special section on capa'09	2012	-1.700051371175899	12.703468955828376	78039
78049	Visualization	loop transformation using nonunimodular matrices	1995	-0.8622859512977862	10.003264009842432	78076
78064	EDA	test data compression and decompression based on internal scanchains and golomb coding	2002	-5.632959782774782	11.53469854516806	78091
78200	Logic	finding a common fault response for diagnosis during silicon debug	2002	-5.412696062109597	10.87193490158365	78227
78226	EDA	functional verification - real users, real problems, real opportunities (panel)	1999	-3.183205013200226	11.474994434446769	78253
78327	NLP	a unified approach to the generation and the acception of formal languages	1978	-6.675866075597139	8.271388255984085	78354
78345	HPC	ring data location prediction scheme for non-uniform cache architectures	2008	0.3464732250390326	14.70485552262834	78372
78346	Arch	trace-based data cache leakage reduction at link time	2006	-0.5119273676954652	14.524485571803796	78373
78367	EDA	a 55nm 0.5v 128kb cross-point 8t sram with data-aware dynamic supply write-assist	2012	-6.787272411604277	14.115645090216839	78394
78425	EDA	state assignment for finite state machine synthesis	2013	-5.366245550537628	9.652369979741136	78452
78476	Visualization	r70-27 tree generating regular systems	1970	-7.133262258191568	8.089554109639641	78503
78488	Arch	the synergy of multithreading and access/execute decoupling	1999	0.2432833945546701	14.494513752392056	78515
78497	EDA	clock routing synthesis for nanometer ic design	2008	-6.914453903703076	12.04143049486474	78524
78522	Arch	evolving machine microprograms: application to the code2 microarchitecture	2008	-3.3105337870402387	10.597359131718305	78549
78681	PL	finite-state concurrent programs can be expressed succinctly in triple normal form	2017	0.25732871198566143	7.955141186444945	78708
78697	EDA	a cellular array designed from a multiple-valued decision diagram and its fault tests	1995	-6.177393593837113	10.62149612092096	78724
78715	DB	using sdram memories for high-performance accesses to two-dimensional matrices without transpose	2012	0.028090643386613514	14.275131280943773	78742
78724	EDA	hybrid communication medium for adaptive soc architectures	2007	-2.6314085806911542	14.198597597932599	78751
78739	HPC	fault-tolerant parallel matrix multiplication with one iteration fault detection latency	1991	-4.335163802011733	12.788094264347588	78766
78801	Arch	the i960ca superscalar implementation of the 80960 architecture	1990	0.16404259646329247	13.3304511680789	78828
78826	Theory	multicast routing in spanning bus hypercubes	1988	-2.716929575976496	9.825451550978242	78853
78856	Theory	the optimization of kep-sops: computational complexity, approximability and experiments	2008	-6.927954279706729	10.228153568313708	78883
78876	SE	p-functions: a new tool for the analysis and synthesis of binary programs	1981	-6.311906229025816	10.529304909473156	78903
78889	EDA	a design automation system for electronic switching systems	1981	-3.3539804269044344	11.695944195515509	78916
78895	Theory	how to make arbitrary grammars look like context-free grammars	1973	-6.692830504218287	8.148153313827487	78922
78927	Arch	an efficient temperature dependent hot carrier injection reliability simulation flow	2016	-5.981270264743233	13.250220475065198	78954
78965	EDA	a transform-parametric approach to boolean matching	2009	-6.390827329043765	10.043878779729539	78992
78981	EDA	on test and diagnostics of flash memories	2004	-4.702431717553917	12.101875063841007	79008
79087	ML	generalizing the edge-finder rule for the cumulative constraint	2016	-3.8130718113285433	8.116775767226569	79114
79102	EDA	analysis of the influence of intermittent faults in a microcontroller	2008	-4.66410293289379	12.829634016198284	79129
79131	Arch	single-graph multiple flows: energy efficient design alternative for gpgpus	2014	-0.44434049757387456	13.585946650140311	79158
79138	EDA	an automatic test pattern generator for minimizing switching activity during scan testing activity	2002	-5.684522409630575	11.535141120328054	79165
79169	PL	on representing recursively enumerable languages by internal contextual languages	1998	-6.9460196338750375	8.092294072335203	79196
79243	EDA	scsat: a soft constraint guided sat solver	2013	-3.858775412725586	7.529184820240292	79270
79282	EDA	cycle-based simulation with decision diagrams	1999	-4.006620618233941	10.912552800482784	79309
79284	DB	broadcast scheduling optimization for heterogeneous cluster systems	2000	-4.016420217468045	8.676984002433514	79311
79304	Security	how secure is split manufacturing in preventing hardware trojan?	2016	-4.9958697027994265	14.867803119775742	79331
79375	EDA	the minimum test set problem for circuits with nonreconvergent fanout	1991	-7.042722650635422	10.567421907875481	79402
79389	Arch	compiling to fpgas via an epic compiler's intermediate representation	2003	-1.6253100711321062	12.167293300371703	79416
79403	EDA	modeling of cgra to improve power efficiency for computationally intensive application	2013	-1.2421466537497023	13.166789357854507	79430
79406	EDA	digital testing of ics for automotive applications	2016	-3.8958198877624057	12.647080270156335	79433
79430	Arch	an odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant nocs	2016	-3.1523384599482327	14.87450005391552	79457
79439	DB	an fpga approach for fast bitmap indexing	2016	-4.347583357081492	9.018331454351856	79466
79440	Logic	basic properties and a construction method for fail-safe logical systems	1967	-5.485881903835709	10.359523404939189	79467
79442	Arch	multimedia data processing using a vliw hardware stack processor	1999	-1.4507807860706572	10.596445307980957	79469
79445	EDA	an experimental analysis of a new mixed grain-based dynamically reconfigurable architecture	2006	-1.740903521682311	12.912262669315725	79472
79555	HPC	secure mapreduce power iteration in the cloud	2012	-0.589552092363714	9.514834503021556	79582
79648	Arch	the use of pre-evaluation phase in dynamic cmos logic	2005	-7.21246568600126	13.415840178674431	79675
79656	EDA	structural fsm traversal	2004	-5.415255121162876	9.827678996277076	79683
79686	Arch	quick reconfiguration in clustered micro-sequencer	2005	-1.4972106089510897	13.451362157499476	79713
79697	EDA	optimal placement of vertical connections in 3d network-on-chip	2013	-5.2845696943697735	13.512958369958133	79724
79716	HPC	the use of libraries for numerical computation in distributed memory mimd systems	1997	-0.7507316418491929	10.114434351257463	79743
79743	EDA	a high-performance low-power near-vt rram-based fpga	2014	-6.225661065096244	13.916411713208952	79770
79787	AI	revisiting restricted path consistency	2016	-3.663079292850679	7.584828613073018	79814
79789	Theory	parallel complexity of matrix multiplication1	2003	-2.008324366358067	9.750422351070418	79816
79812	ML	left-corner unification-based natural language processing	1996	-6.18915246090704	8.477054256593291	79839
79827	SE	multi-objective diagnosis of non-permanent faults in many-core systems	2014	-4.44974200713079	13.467227354446	79854
79904	DB	the experimental study of codasyl database administration at the secondary storage level	1988	-5.296532285906542	8.996718545489088	79931
79927	SE	realizing fault-tolerant asynchronous sequential machines using corrective control	2010	-2.051496859766558	8.56762488868603	79954
79930	Security	soft response generation and thresholding strategies for linear and feed-forward mux pufs	2016	-5.880300343296546	14.876962451066156	79957
79979	EDA	bdd minimization for approximate computing	2016	-6.128009470754543	9.83791911869398	80006
80043	PL	on derivation languages of flat splicing systems	2018	-6.649236202573133	8.213420696529598	80070
80066	Security	on computer viral infection and the effect of immunization	2000	-1.9123160410183684	7.706793312838618	80093
80117	Theory	a methodology for evaluating parallel graph algorithms and its application to single source reachability	1993	-3.029221258389143	9.783770672669926	80144
80122	HPC	gray codes, fast fourier transforms and hypercubes☆	1988	-1.6432739640799832	10.623259636576778	80149
80189	EDA	state assignment and polarity selection for low dynamic power and testable finite state machine synthesis	2009	-6.4352965057744225	11.505477838403573	80216
80216	EDA	a flexible model for evaluating the behavior of hardware/software systems	1997	-2.495189331510264	11.893151606883274	80243
80271	Embedded	periodic bias-temperature instability monitoring in sram cells	2017	-5.820668015643567	13.645668514983873	80298
80360	EDA	on the reuse of read and write assist circuits to improve test efficiency in low-power srams	2013	-5.723201446454419	12.505853454476455	80387
80361	EDA	error model free automatic design error correction of complex processors using formal methods	2012	-3.3579707717003964	10.989900270487961	80388
80363	Robotics	an efficient hybrid p2p approach for non-redundant tree exploration in b&b algorithms	2008	-3.3051141038407965	8.556492200908522	80390
80368	Metrics	on-chip delay measurement based response analysis for timing characterization	2010	-5.191025072190203	12.197401369086599	80395
80378	EDA	semi-modularity and testability of speed-independent circuits	1992	-5.882999419914702	10.278635328898805	80405
80416	EDA	zero-maintenance of electronic systems: perspectives, challenges, and opportunities	2018	-4.3007363720083145	12.477239419882665	80443
80459	OS	the number of occurrences of letters versus their distribution in some e0l languages	1974	-6.595587954117581	7.5830179313855	80486
80471	Arch	accelerating physical level sub-component power simulation by online power partitioning	2016	-2.6173514667121824	12.351955220416386	80498
80544	Theory	online splitting interval scheduling on m identical machines	2010	-5.225950224830872	7.644825860496808	80571
80570	EDA	using presilicon knowledge to excite nonlinear failure modes in large mixed-signal circuits	2016	-5.035915128462783	11.704294950562254	80597
80603	EDA	faulty chip identification in a multi chip module system	1996	-5.744157918453128	11.051036037282293	80630
80615	Arch	parallel programming environment: a key to translating tera-scale platforms into a big success	2007	-2.4112552308454136	12.852665171750564	80642
80619	Embedded	a destructive evolutionary algorithm process	2007	-4.2557648628872125	11.395384537617554	80646
80655	EDA	quo vadis, sld? reasoning about the trends and challenges of system level design	2007	-3.5371833101270838	12.775996979046385	80682
80657	EDA	a programmable bus emulation technique for processor based and peripheral printed circuit boards.	1985	-3.3596105523815183	11.408645098111982	80684
80706	Embedded	diagnostic method combining the lookup tables and fault models applied on a hybrid electric vehicle	2016	-4.8802638961838385	11.94033119621886	80733
80753	EDA	novel self-test methods to reduce on-chip memory requirements and improved test coverage	2014	-5.091388703661295	11.740724941366894	80780
80855	HPC	hpc-oriented toolchain for hardware simulators	2017	-0.7733371912077329	12.373252102885536	80882
80892	EDA	rotation-based design and synthesis of quantum circuits	2016	-7.0748964243461785	10.435843672154387	80919
80898	EDA	race a word-level atpg-based constraints solver system for smart random simulation	2003	-4.190105635097963	10.290557637642817	80925
80899	ML	accelerating lbm and lqcd application kernels by in-memory processing	2015	0.41924349436756775	12.047062336430585	80926
80900	Arch	yapi: application modeling for signal processing systems	2000	-1.8508316363416368	12.342359022407038	80927
80902	ML	design and implementation of a general purpose neural network processor	2007	-2.5231505258643283	11.845995426400213	80929
80907	Robotics	an efficient detection prototype based on a mixed architecture for gaia	2007	-2.266548625087424	12.464962163968885	80934
80913	Embedded	using theorem provers to guarantee closed-loop system properties	2012	0.37303252393304653	8.815925140949293	80940
81096	EDA	task model and online operating system api for hardware tasks in ollaf platform	2011	-0.7725655791860644	12.807076097155726	81123
81270	Embedded	on-line software-based self-test for ecc of embedded ram memories	2017	-4.589368908683743	13.257944840085113	81297
81345	Arch	domain specialization is generally unnecessary for accelerators	2017	-1.3441194177409628	12.301348161153008	81372
81380	Visualization	the hp pa-8000 risc cpu	1997	-0.4616983232550612	13.228383206920345	81407
81382	EDA	a rapid fault injection approach for measuring seu sensitivity in complex processors	2007	-3.9366505560228835	12.404020657541912	81409
81471	Embedded	focus: an experimental environment for fault sensitivity analysis	1992	-4.629480396043773	12.099013833613697	81498
81504	EDA	on the development of diagnostic test programs for vliw processors	2013	-4.162337628654901	12.08392759212322	81531
81512	EDA	i/o cell placement and electrical checking methodology for asics with peripheral i/os	2001	-5.159832895034247	12.406826803507078	81539
81545	EDA	energy modeling of coupled interconnects including intrinsic misalignment effects	2016	-6.243398708696492	13.386289568445775	81572
81573	EDA	pseudopin assignment with crosstalk noise control	2001	-6.952684751681532	11.923840119998562	81600
81584	Theory	scheduling flat graphs	1985	-5.014445060385873	7.9621951028758025	81611
81639	SE	the omnitest system: a no-generate, no-compile, interactive test methodology	1989	-3.6894395745850534	11.883328865799374	81666
81642	HPC	energy and performance characteristics of different parallel implementations of scientific applications on multicore systems	2011	0.3720356192734263	11.823265318915391	81669
81718	Theory	weighted flow time does not admit o(1)-competitive algorithms	2009	-5.2891994428459945	7.653271060159131	81745
81720	EDA	logic optimization and synthesis: trends and directions in industry	2017	-4.099885255769328	12.860533143307604	81747
81739	EDA	cost-performance trade-offs in networks on chip: a simulation-based approach	2004	-2.10919350698398	14.5171507545985	81766
81841	HPC	testing the reliability of a hypercube and folded hypercube in the presence of random and dynamic faults	2003	-3.0698586790020967	9.7532139403249	81868
81858	EDA	reconfigurable technologies	2009	-2.184410667167339	13.322941868156805	81885
81924	HPC	tools and techniques for performance - exploiting the performance of 32 bit floating point arithmetic in obtaining 64 bit accuracy (revisiting iterative refinement for linear systems)	2006	-0.8757377171586069	10.999987214491473	81951
81929	EDA	design and manufacturing process co-optimization in nano-technology (designer track paper)	2014	-5.528661528572044	13.37014070476159	81956
81996	Robotics	design framework for jpeg2000 encoding system architecture	2003	-2.619911703600108	12.41862170658533	82023
82028	Arch	accelerating search and recognition with a tcam functional unit	2008	-0.020424957126418897	13.526023982799833	82055
82058	EDA	fast functional simulation: an incremental approach	1988	-2.2149899410185285	11.278845364735911	82085
82150	EDA	analysis of specified bit handling capability of combinational expander networks	2007	-6.223314861726826	10.511214054236401	82177
82176	EDA	demonstration of a context-switch method for heterogeneous reconfigurable systems	2016	-0.8165149121182782	13.282608657255707	82203
82189	HPC	mapping fine-grained power measurements to hpc application runtime characteristics on ibm power7	2013	-0.06778324987113478	14.137618120462664	82216
82194	HPC	optimising financial computation for reconfigurable hardware	2013	-0.9028442274032228	11.075295196269288	82221
82280	EDA	functional verification of large asics	1998	-3.1419294372334288	11.903080892633314	82307
82306	Theory	polynomial time learnability of simple deterministic languages	1990	-6.796865730874723	8.349058058034593	82333
82330	Robotics	an iterative control method for distributed continuous petri nets	2010	0.4044460984786581	8.98625683495748	82357
82335	EDA	built-in generation of weighted test sequences for synchronous sequential circuits	2000	-5.664023736557716	10.529335794394225	82362
82349	EDA	enabler-based synchronizer model for clock domain crossing static verification	2015	-2.9012702998055944	11.238835988747887	82376
82461	Graphics	implementation of the gibbs-poole-stockmeyer and gibbs-king algorithms	1982	-0.7206551854575529	10.526090803823573	82488
82497	Embedded	making dram refresh predictable	2010	0.38633515888518416	14.784913063449194	82524
82499	Arch	global combine on mesh architectures with wormhole routing	1993	-1.1558979995223186	10.444487398216706	82526
82501	EDA	scheduling algorithms for a multiprocessor dsp platform	2005	0.226129470214108	10.807300573355644	82528
82512	HPC	parallel, multigrain iterative solvers for hiding network latencies on mpps and networks of clusters	2003	-0.4493640287597264	10.547663229064216	82539
82515	EDA	a fault-tolerant icap controller with a selective-area soft error mitigation engine	2017	-4.1121495687930425	13.36249149747007	82542
82542	Metrics	a machine learning based meta-scheduler for multi-core processors	2010	0.4410217058087863	14.559953582542098	82569
82547	Arch	partitioning spatially located computations using rectangles	2011	-2.2579003445137262	9.410424963683091	82574
82595	EDA	heterogeneous system-level specification using systemc	2004	-2.7812787226271056	12.535554412609962	82622
82623	EDA	reducing fault latency in concurrent on-line testing by using checking functions over internal lines	2004	-5.319768063484575	11.477213165362912	82650
82651	EDA	adaptive and resilient circuits for dynamic variation tolerance	2013	-5.099676245984804	12.239787287122502	82678
82666	EDA	the synthesis of cyclic dependencies with boolean satisfiability	2012	-5.733045300318932	9.981409377738737	82693
82684	Arch	dfx of a 3rd generation, 16-core/32-thread ultrasparc- cmt microprocessor	2008	-3.4374927234974373	12.29386233348841	82711
82726	DB	a parallel distributive join algorithm for cube-connected multiprocessors	1996	-0.8681050005818532	10.381624524217884	82753
82784	EDA	chips thinking about chips	2017	-4.945339065651057	12.998793724887744	82811
82925	EDA	power-performance trade-offs for reconfigurable computing	2004	-1.9004706259682729	12.80121851436485	82952
82958	HPC	memory partition for simd in streaming dataflow architectures	2016	0.3252713484523518	13.922293406148976	82985
82974	EDA	efficient handling of operating range and manufacturing linevariations in analog cell synthesis	2000	-6.5511956086383485	11.292543584024367	83001
83042	Arch	modest: a model for energy estimation under spatio-temporal variability	2010	-5.645587776001363	13.70854831622315	83069
83066	Arch	design of low-power, scalable-throughput systems at near/sub threshold voltage	2012	-5.5754082904576014	14.166292022673044	83093
83072	EDA	f2: ultra-low voltage vlsis for energy efficient systems	2011	-5.381014746222788	13.91273045263084	83099
83082	EDA	estimation of reject ratio in testing of combinatorial circuits	1993	-5.123243361162366	11.087534288280931	83109
83100	SE	software tools used in the development of a vlsi vax microcomputer	1984	-2.4701200233953986	11.04908107270381	83127
83102	EDA	a fast neural-network algorithm for vlsi cell placement	1998	-6.8059064520511505	10.833297861688509	83129
83121	NLP	characterizations of cd grammar systems working in competence mode by multicounter machine resources	2006	-7.154248465966159	8.268630186326716	83148
83133	Logic	formal language properties of hybrid systems with strong resets	2010	-7.018216271324554	8.246600371084751	83160
83154	ML	learning device models with recurrent neural networks	2018	-3.257682943027816	10.59611389206233	83181
83158	Embedded	a queueing theoretic approach for performance evaluation of low-power multi-core embedded systems	2011	-1.0775471368767728	14.541649006835337	83185
83159	Visualization	standard cell libraries with various driving strength cells for 0.13, 0.18 and 0.35 μm technologies	2003	-4.817503384986232	12.192274757128894	83186
83164	AI	asymptotic optimality in probability of a heuristic schedule for open shops with job overlaps	1998	-5.2132224952123885	7.496301473984021	83191
83212	SE	learning-directed dynamic voltage and frequency scaling for computation time prediction	2011	-0.4858997453774992	15.03050319655344	83239
83227	EDA	clock skew estimate modeling for fpga high-level synthesis and its application	2015	-6.1503535532246065	12.359323662118134	83254
83250	Logic	minimization of data address computation overhead in dsp programs	1998	-1.7907608088503235	12.381337206540074	83277
83293	EDA	using mobilize power management ip for dynamic and static power reduction in soc at 130 nm	2004	-6.6445610516720315	14.046356300166572	83320
83297	EDA	efficient architecture/compiler co-exploration using analytical models	2007	-2.090727181982288	13.248352604044378	83324
83332	AI	interactive visualization of robustness enhancement in scale-free networks with limited edge addition (renea)	2017	-2.121199909584839	7.927138460710719	83359
83394	EDA	from statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits	2013	-5.6801008153802615	11.241259804036265	83421
83492	EDA	implementation of various lpc algorithms using commercial digital signal processors	1983	-2.8309875488569194	10.9119782011274	83519
83554	EDA	an efficient tool-chain for analyzing tradeoffs of code compression schemes in embedded processors	2012	-1.8482672452562536	13.343239345219978	83581
83621	HPC	flexible batched sparse matrix-vector product on gpus	2017	-0.6220284110234372	10.798243625352152	83648
83660	Arch	mesh-star hybrid noc architecture with cdma switch	2009	-2.5210743233875634	15.089187628386798	83687
83688	EDA	approximation-aware scheduling on heterogeneous multi-core architectures	2015	-0.5306379441488668	14.740472343846664	83715
83702	Robotics	feedback control of nondeterministic input/output automata	2014	0.31629084008315217	8.987921615057852	83729
83739	Visualization	challenges in improving cochlear implant performance and accessibility	2017	-3.2820095845319965	13.296693113472125	83766
83751	Theory	resolution and the integrality of satisfiability problems	1996	-3.1398573547302218	7.54268500301188	83778
83792	EDA	a methodology for the simultaneous design of supply and signal networks	2004	-7.166285459415087	12.210003739765048	83819
83794	EDA	a heuristic to determine low leakage sleep state vectors for cmos combinational circuits	2003	-6.933052979354242	11.895386263268756	83821
83829	EDA	reconfigurable rtd-based circuit elements of complete logic functionality	2008	-6.926460528303174	13.316922440821447	83856
83832	EDA	capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip	2009	-3.050594961179826	14.386061594307469	83859
83970	EDA	design of asynchronous risc cpu register-file write-back queue	2015	0.01852224572889882	13.936306571850444	83997
83997	DB	"""an empirical study of """"lazy"""" protocols for routing information in dynamic networks"""	1997	-1.7225468424625996	8.655570755819987	84024
84047	EDA	compact thermal models: assessment and pitfalls	2011	-6.0576118334489575	13.132600291355436	84074
84055	HPC	from flops to bytes: disruptive change in high-performance computing towards the post-moore era	2016	-3.2479485648388984	13.624401910688768	84082
84074	Arch	risc versus cisc: a tale of two chips	1997	-0.7549986412514927	12.153928663200114	84101
84080	EDA	characterize predicted vs actual ir drop in a chip using scan clocks	2006	-5.428726714305398	12.634058091633268	84107
84082	HPC	exploring functional unit parallelism in reconfigurable computing platforms.	2006	-1.6515262098674717	10.977712014264084	84109
84094	ML	a configurable logic based architecture for real-time continuous speech recognition using hidden markov models	2000	-2.40750817222082	10.919951245184171	84121
84178	SE	further results on fault classes in boolean specifications	2010	-5.124049102028102	10.309636729341236	84205
84225	HPC	analysis of parallel algorithms for energy conservation with gpu	2010	-0.2042898697824495	13.67925026356785	84252
84248	HPC	analysis of asymmetric 3d dram architecture in combination with l2 cache size reduction	2015	-0.31526580631862866	13.991499102620008	84275
84261	EDA	prefabrication and postfabrication architecture exploration for partially reconfigurable vliw processors	2008	-1.7602337168280204	12.522100269020564	84288
84280	Arch	compilation techniques for multimedia processors	2000	-0.7257473793895137	11.983825489740322	84307
84283	HPC	local basic linear algebra subroutines (lblas) for distributed memory architectures and languages with array syntax	1992	-0.4288329173171531	10.831348286202328	84310
84410	EDA	corefab: concurrent reconfigurable fabric utilization in heterogeneous multi-core systems	2014	-0.6916986382009545	13.810968057683745	84437
84435	HPC	stratified sampling for even workload partitioning applied to single source shortest path algorithm	2015	-1.3468251180185482	9.637512880968217	84462
84455	HPC	a combinatorial multi-objective particle swarm optimization based algorithm for task allocation in distributed computing systems	2011	-3.4441654743001227	8.693692862306648	84482
84463	EDA	boosting debugging support for complex systems on chip	2007	-3.6347176939562584	12.45613793369182	84490
84468	Arch	area-optimized low-latency approximate multipliers for fpga-based hardware accelerators	2018	-2.043281414561789	13.252124617708256	84495
84503	EDA	symbolic analysis of nonlinear analog circuits	2003	-6.271211438803403	9.846816191467289	84530
84546	ML	0.5-v 25-nm 6-t cell with boosted word voltage for 1-gb srams	2012	-6.627225617480082	14.037609661376507	84573
84556	Arch	efficient selection of vector instructions using dynamic programming	2010	0.30782392105087897	11.62652056874266	84583
84557	EDA	multithreaded coprocessor interface for multi-core multimedia soc	2008	-0.6835340943466098	13.366302698318613	84584
84610	EDA	variability-driven formulation for simultaneous gate sizing and postsilicon tunability allocation	2008	-6.8351074315558025	12.377332966578946	84637
84611	DB	redundancy check technique for designing optimal networks by branch-and-bound method	1974	-6.506317869215812	10.052192155533062	84638
84685	EDA	a dvfs cycle accurate simulation framework with asynchronous noc design for power-performance optimizations	2016	-2.6156019148350538	14.518330693919324	84712
84748	Arch	ersa: error resilient system architecture for probabilistic applications	2010	-4.074935786482634	13.855483879128027	84775
84766	EDA	energy-aware dual-rail bit-wise completion pipelined arithmetic circuit design	2006	-7.020939577803513	13.7379338820775	84793
84776	EDA	a low-cost reliability vs. cost trade-off methodology to selectively harden logic circuits	2017	-4.586191363642119	12.950572685098793	84803
84817	EDA	critical points based register-concurrency autotuning for gpus	2016	0.19789266311087614	11.787759713215234	84844
84827	HPC	rapid techniques for performance estimation of processors	2010	0.007817437825190635	12.959171400988494	84854
84845	Arch	understanding parsec performance on contemporary cmps	2009	0.06720278751554773	13.964142977323954	84872
84854	Arch	scalable shared-memory architecture to solve the knapsack 0/1 problem	2017	-0.5525352589126101	12.5398020934692	84881
84877	Arch	architectural perspectives of future wireless base stations based on the ibm poweren™ processor	2012	-0.8615887727591099	13.109795262365804	84904
84884	Arch	a task-level superscalar microarchitecture for large scale chip multiprocessors	2014	0.4759499259269271	13.310274895690933	84911
84946	HPC	the influence of software architecture on the performance of farming parallelization	1996	0.2912200837817056	9.951970443496133	84973
84979	Arch	automatic layout of low-cost quick-turnaround random-logic custom lsi devices	1976	-3.908396352724087	11.824318604371516	85006
85056	Arch	architecting hbm as a high bandwidth, high capacity, self-managed last-level cache	2017	-0.4708675717722126	14.541087933519616	85083
85062	HPC	level 3 basic linear algebra subprograms for sparse matrices: a user-level interface	1997	0.291560058907909	10.523164453374623	85089
85082	EDA	tunable fault tolerance for runtime reconfigurable architectures	2000	-2.7355757400969605	13.354825793287795	85109
85166	EDA	application of iddt test towards increasing sram reliability in nanometer technologies	2012	-5.8419368763566055	13.037638222741597	85193
85183	Vision	controllability and observability measures for functional-level testability evaluation	1993	-5.385435762117685	10.428502879423188	85210
85190	Networks	multiport optical switches integrated on si photonics platform	2014	-3.852995708131704	13.519865174718724	85217
85206	EDA	a novel low-power physical design methodology for mtcmos	2006	-6.491468875826071	13.20239992705055	85233
85289	Logic	a polynomial time algorithm for non-disjoint decomposition of multiple-valued functions	2004	-6.870461423637155	10.122994080677467	85316
85294	EDA	algorithm design methodology for embedded architectures	2013	-2.8355072517401863	13.154269050834513	85321
85316	Arch	configurable processors: a new era in chip design	2005	-3.4743443657574504	12.590288351546734	85343
85325	EDA	exploiting don't cares to enhance functional tests	2000	-5.109925766220678	10.686256559021189	85352
85334	Arch	a magnetoelectronic register file cell for a self-checkpointing microprocessor	2007	-0.14634205929763486	14.9292568913709	85361
85337	EDA	ultra low power asip design for wireless sensor nodes	2007	-3.0995406728977635	13.948783855460608	85364
85342	EDA	syspy: using python for processor-centric soc design	2010	-1.9044867544504398	11.872867037199152	85369
85363	EDA	a multilevel fingerprinting method for fpga ip protection	2013	-5.070496057993738	14.992605413673212	85390
85371	Arch	scale-out processors	2012	0.054584592455960826	14.632399624618996	85398
85399	EDA	is it cost-effective to achieve very high fault coverage for testing homogeneous socs with core-level redundancy?	2008	-5.020209116890265	12.447667019310385	85426
85413	EDA	a generic hardware architecture to support the system level synthesis of digital systems	1994	-2.377847573727199	11.996977788689305	85440
85426	EDA	soft-error probability due to set in clock tree networks	2012	-5.785127146956862	13.121427919608688	85453
85470	Vision	a vlsi implementation of parallel image reconstruction	1991	-0.7509367379379263	10.784866948203748	85497
85484	EDA	a priori wirelength and interconnect estimation based on circuit characteristic	2005	-6.831329920757928	12.0488759688974	85511
85581	EDA	emerald - an architecture-driven tool compiler for fpgas	1996	-2.315157948883181	11.976462955838006	85608
85585	EDA	high level synthesis and generating fpgas with the bedroc system	1993	-2.5330554910016945	11.36843553861556	85612
85628	Robotics	reliability analysis of hybrid spin transfer torque magnetic tunnel junction/cmos majority voters	2016	-5.602970644067382	13.291083503053455	85655
85676	EDA	an estimation and simulation framework for energy efficient design using platform fpgas	2003	-2.311843235947131	12.450360802964909	85703
85685	EDA	system-level power optimization: techniques and tools	2000	-2.331527229906313	13.8130987022313	85712
85710	EDA	solving difficult sat instances in the presence of symmetry	2002	-3.760392694564509	7.849195455950509	85737
85762	AI	incremental lower bounds for additive cost planning problems	2012	-3.9600055898748736	7.462647537550845	85789
85777	EDA	concurrent self test of switched current circuits based on the s2i-technique	1995	-5.3341590893192325	11.649569470887005	85804
85829	EDA	timing variation-aware custom instruction extension technique	2011	-6.279963027764343	12.249425370140395	85856
85848	Theory	parallel implementation of bdd algorithms using a distributed shared memory	1994	-1.1035889714148646	11.392604566419829	85875
85851	HPC	memory efficient fully parallel nested loop pipelining	1995	-0.4465776621733356	9.77785068135318	85878
85918	Logic	generating partial covering array for locating faulty interactions in combinatorial testing	2013	-4.4248928101060185	9.945416156213103	85945
85919	EDA	genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates	2004	-6.812858632002287	10.531440657675436	85946
85935	EDA	a fully-synthesized trng with lightweight cellular-automata based post-processing stage in 130nm cmos	2016	-6.074299355234965	15.076919778775688	85962
86053	HPC	vsep: a distributed algorithm for graph edge partitioning	2015	-1.25509547284058	8.95513871122983	86080
86139	HPC	population parallel gp on the g80 gpu	2008	0.1604229976681988	11.264706216213405	86166
86186	EDA	vlsi asynchronous systems: specification and synthesis	1992	-4.113917177577279	11.304649476397914	86213
86255	NLP	an experimental evaluation of the differential bics for i/sub ddq/ testing	1995	-5.47944921837887	11.806510624264874	86282
86319	EDA	hw/sw co-design for reconfigurable ultrasonic system-on-chip platform	2013	-2.691707718414643	12.355699583289594	86346
86325	HPC	ngen: a massively parallel reconfigurable computer for biological simulation: towards a self-organizing computer	1996	-1.9919895013229765	11.999087232367069	86352
86340	AI	an efficient algorithm for microword length minimization	1992	-6.598748151144041	10.117991077001555	86367
86365	PL	straight-line programs for fast sparse matrix-vector multiplication	2015	-1.2718276659860552	10.360941277883237	86392
86395	SE	symbolic archive representation for a fast nondominance test	2006	-5.4099251089194045	9.010342021083403	86422
86417	Arch	3d integrated circuit layout visualization using vrml	2001	-3.6786623739815467	10.738366480627933	86444
86419	EDA	optimal dual-vt design in sub-100 nanometer pdsoi and double-gate technologies	2008	-6.45055550968288	13.770753403678114	86446
86473	Arch	parallelization of adaboost algorithm on multi-core processors	2008	0.3207720059701282	12.171228578375436	86500
86490	Embedded	bit line coupling memory tests for single-cell fails in srams	2010	-5.635304990343157	12.412492664898705	86517
86532	Arch	a constraint programming approach for instruction assignment	2011	-0.1585500530674056	12.475217722838009	86559
86578	DB	a dynamically reconfigurable fpga-based pattern matching hardware for subclasses of regular expressions	2012	-2.54975444821121	11.569219252496321	86605
86589	PL	towards compilation of an imperative language for fpgas	2018	-0.5150532872956671	11.891092476734247	86616
86596	Arch	analysis of parallel processor architectures for the solution of the black-scholes pde	2015	-0.5962336221168587	10.869498152667713	86623
86629	EDA	using model-based test program generator for simulation validation	2004	-4.179442741562202	11.310911653077364	86656
86651	Robotics	teaching competences in control education: the french industrial science example	2013	-2.527555856288066	11.668266293180244	86678
86661	SE	defect oriented testing of the strap problem under process variations in drams	2008	-5.124035751656674	12.062792186422985	86688
86667	ML	rapid prototyping of parallel processing systems on tesh network	1998	-1.0317641710944316	10.365173049406335	86694
86679	EDA	performance modeling and analysis of asynchronous linear-pipeline with time variable delays	2007	-3.0182395393295844	14.019574839492128	86706
86714	EDA	3d direct vertical interconnect microprocessors test vehicle	2003	-4.349970769067771	13.317399283185177	86741
86721	EDA	enhancing performance of iterative heuristics for vlsi netlist partitioning	2003	-6.232402353472282	10.09102741917606	86748
86725	Robotics	feedback control of manufacturing systems using controlled marked graphs with time constraints	1997	0.2158768979025831	8.991621602341509	86752
86738	EDA	improving scalability of model-checking for minimizing buffer requirements of synchronous dataflow graphs	2009	-0.6558299036050345	13.966213745368476	86765
86739	EDA	software-based self-testing methodology for processor cores	2001	-4.2230700216083195	11.956350127764075	86766
86745	EDA	case study for placement solutions in ispd11 and dac12 routability-driven placement contests	2013	-7.169163506390662	11.683214416114	86772
86762	EDA	delay test with embedded test pattern generator	2013	-5.668502192537602	11.354367418705928	86789
86764	EDA	on-line monitor design of finite-state machines	2003	-4.4790409870850345	11.859833881244954	86791
86766	Logic	from hyperedge replacement grammars to decidable hyperedge replacement games	2018	-6.790612424805538	8.262247867487215	86793
86773	HPC	a performance analysis tool for distributed virtual shared-memory systems.	2002	0.4182758640230798	10.140166415333864	86800
86774	Arch	dramatically low-transistor-count high-speed ternary adders	2013	-7.0526792956869295	13.428707004907814	86801
86783	HPC	the hardware architecture of the coda real-time parallel processor	1993	-1.8197398616928702	10.220997590844217	86810
86795	EDA	a scalable memory interface for multicore reconfigurable computing systems	2011	-0.8419453059285552	13.373061382480225	86822
86803	EDA	cmos bridges and resistive transistor faults: iddq versus delay effects	1993	-5.700265527600108	12.211136631691627	86830
86809	Embedded	a beowulf-class architecture proposal for real-time embedded vision	2003	-0.6849254973853246	13.059460412655469	86836
86975	EDA	a unified algorithm for estimation and scheduling in data path synthesis	1994	-6.995669123752634	11.150420497156867	87002
87038	EDA	a dynamic timing control technique utilizing time borrowing and clock stretching	2010	-6.6841463328314905	13.60013348212913	87065
87077	DB	a composite perfect hashing scheme for large letter-oriented key sets	1991	-4.7272032852556105	8.970483832616482	87104
87116	Embedded	socdep2: a framework for dependable task deployment on many-core systems under mixed-criticality constraints	2016	-1.9825865194648216	13.87959457154058	87143
87155	Embedded	an implementation of real-time granular synthesis on a multi-processor network	1995	-0.037466517286674036	10.063369838786212	87182
87169	EDA	synthesis aspects of the paradise design environment	2002	-2.112147752428623	11.604068849909075	87196
87225	OS	version traveler: fast and memory-efficient version switching in graph processing systems	2016	-0.8568616420409224	9.52563996453295	87252
87234	Logic	detectability measure for state estimation of discrete event systems	2019	0.29560463530775233	9.023839368381546	87261
87269	HPC	monte carlo simulation of the ising model and random number generation on the vector processor	1990	-1.680809747607677	10.559165420326071	87296
87276	HPC	predictive heterogeneity-aware application scheduling for chip multiprocessors	2014	0.1487564181525997	14.662020820292312	87303
87324	Arch	the implementation and evaluation of dynamic code decompression using dise	2005	-0.9801569434657372	13.696263451302366	87351
87378	EDA	design and validation through a frequency-based metric of a new countermeasure to protect nanometer ics from side-channel attacks	2015	-5.561507408850156	14.861992056427304	87405
87389	EDA	a novel error rate estimation approach forultrascale+ sram-based fpgas	2018	-4.978694890825464	12.467895674559644	87416
87440	Embedded	ef3s: an evaluation framework for flash-based systems	2013	-0.5874335186474385	13.903993380013118	87467
87463	Arch	crosstalk avoidance code for direct pass-through architecture	2016	-2.6703318929072246	14.946794014690418	87490
87495	EDA	automatic custom instruction identification in memory streaming algorithms	2014	-1.2642546121844502	13.00338261994564	87522
87522	Arch	p/g pad placement optimization: problem formulation for best ir drop	2005	-6.917823026312425	12.524089584877725	87549
87581	EDA	a realistic approach to detection test generation for combinatorial logic circuits	1972	-4.609504238456932	10.394575298439394	87608
87599	PL	the variable membership problem: succinctness versus complexity	1994	-0.515146869596666	7.56490214572201	87626
87619	HPC	optimizing performance and energy of hpc applications on power7	2010	-0.1599698204909533	14.2033610438517	87646
87685	EDA	highly reliable two-step charge-pump read scheme for 1.5 f2/bit nonlinear sub-teraohm 0tnr vertical reram	2018	-6.6505963900707235	14.190261845689307	87712
87693	Theory	online perfect matching and mobile computing	1995	-5.571396975284847	7.640782383333027	87720
87694	Arch	energy saving through a simple load control mechanism	2007	0.361998131175146	14.555680459571171	87721
87696	Robotics	a new approach to the evaluation of non markovian stochastic petri nets	2006	0.4055176409113739	9.22875981915249	87723
87710	Mobile	a wireless computational platform for distributed computing based traffic monitoring involving mixed eulerian-lagrangian sensing	2013	-2.6874066268966854	9.866147391536572	87737
87716	EDA	evaluation methodology and reconfiguration tests on the new european ng-medium fpga	2018	-2.4884773090242795	12.126660851675046	87743
87727	HPC	the dn 10000tx: a new high-performance prism processor	1991	-3.891581982342853	13.362885985405061	87754
87773	Arch	an architectural approach for decoding and distributing functions in fpus in a functional processor system	2010	-1.4825918103963625	11.688791762261742	87800
87775	EDA	delay fault diagnosis in sequential circuits based on path tracing	1995	-5.327809811307307	10.856803228462491	87802
87786	AI	diagnosability planning for controllable discrete event systems	2017	0.43546955564617107	8.952890412302041	87813
87829	EDA	a tester for designtm (tfd)	1995	-3.0726603498475296	11.702093817065856	87856
87952	EDA	tile64 - processor: a 64-core soc with mesh interconnect	2008	-1.8737514439340703	13.501913871677823	87979
87960	EDA	on computer self-diagnosis part ii-generalizations and design principles	1966	-4.51609863263917	10.514334044422311	87987
88002	EDA	hardware object selection for mapping loops onto reconfigurable architectures.	1999	-2.0246696553890837	12.266981481589443	88029
88069	EDA	two-level caches tuning technique for energy consumption in reconfigurable embedded mpsoc	2013	-0.8875242121994122	14.211387053365085	88096
88070	Logic	summaries for context-free games	2016	-0.6042580442164286	8.061996872756202	88097
88075	DB	efficient near-duplicate document detection using fpgas	2013	-0.1684863399826684	10.617914940163761	88102
88146	Arch	tiered-latency dram: a low latency and low cost dram architecture	2013	-1.0776057860192827	14.895897325148127	88173
88185	Logic	evolutionary systems applied to the synthesis of a cpu controller	1998	-4.612775743418956	9.82598501646325	88212
88188	HPC	integrating data distribution and loop transformations	1995	-0.11455551836118295	10.440485359472467	88215
88236	EDA	aging resilience and fault tolerance in runtime reconfigurable architectures	2017	-4.3156669390503755	13.950606693971356	88263
88320	AI	dito: a csp-based diagnostic engine	2014	-4.486185709492054	9.602948958196976	88347
88321	PL	algorithm and program for finding the optimal paths in dynamic networks	1999	-1.7948305179353894	8.650826210991024	88348
88326	EDA	efficient arithmetic logic gates using double-gate silicon nanowire fets	2013	-7.062322851454526	13.373047667931795	88353
88367	EDA	k longest paths per gate (klpg) test generation for scan-based sequential circuits	2004	-5.4865349042948095	10.875006703585965	88394
88423	EDA	using standardized quantization for multi-party ppuf matching: foundations and applications	2012	-5.52392477159774	15.05793267451176	88450
88439	Theory	speed scaling for energy and performance with instantaneous parallelism	2011	-4.96746254673645	8.086956789989378	88466
88447	Embedded	component fault localization using switching current measurements	2016	-5.502004982783227	11.676398760410711	88474
88453	EDA	design optimization of cyber-physical systems by partitioning and coordination: a study on mechatronic systems	2018	-2.2575436748631903	12.513085520496881	88480
88460	Graphics	grand challenges less challenging: new possibilities provided by graphics processing units	2011	0.005333361606067146	9.956217719369556	88487
88527	HPC	parlist: a parallel data structure for dynamic load balancing☆☆☆	1998	0.2197122256829065	10.109249917566963	88554
88534	Theory	synchronization of finite automata: contributions to an old problem	2002	-7.00037894182026	8.09494235315442	88561
88560	Arch	exploring high-dimensional topologies for noc design through an integrated analysis and synthesis framework	2008	-2.4504363183475166	14.467949939827822	88587
88617	Metrics	design-induced latency variation in modern dram chips: characterization, analysis, and latency reduction mechanisms	2017	-4.269593178045501	14.430885138916569	88644
88618	ECom	on performance evaluation for a multistate network under spare routing	2012	-3.9431701099493615	7.70643220332092	88645
88625	EDA	on discovery of “missing” physical design rules via diagnosis of soft-faults	2011	-5.210567282850231	11.407608228250865	88652
88626	EDA	a transistor level placement tool for custom cell generation	2000	-6.8610920785920735	11.69338784028147	88653
88634	EDA	an integrated cad data base system	1975	-3.4544642388649653	10.884736722273086	88661
88687	HPC	strassen's algorithm for tensor contraction	2018	-0.2689103225949073	10.900019825682383	88714
88750	Theory	optimal attach and reinforcement of a network	1985	-2.5606981946765623	8.101324400681825	88777
88751	EDA	self-timed design: an avenue to complex computer systems	1999	0.4855242315167784	9.483253929668807	88778
88773	Embedded	ieee wireless communications goes down under	2006	-1.5187493024424958	8.697501039259073	88800
88801	EDA	improved crosstalk modeling for noise constrained interconnect optimization	2001	-6.904130653855293	12.197708378899035	88828
88802	AI	constructive interval disjunction	2007	-3.534583238991868	7.4747607132047404	88829
88817	EDA	power consumption in reversible logic addressed by a ramp voltage	2005	-6.054776115337527	13.075979771038075	88844
88819	EDA	self-managing power management unit	2014	-3.9410824601097993	14.025084525663555	88846
88824	Embedded	multiprocessor scheduling using mean-field annealing	1998	-3.328356919373976	8.77576607027614	88851
88908	EDA	timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography	2009	-6.7697770625944855	12.514649380650265	88935
88913	NLP	subregularly controlled derivations: restrictions by syntactic parameters	2001	-6.6234372322212485	8.214869499249602	88940
88914	HPC	use of high accuracy and interval arithmetic on multicore processors	2011	-0.4691898343447767	10.751150642816867	88941
88960	HPC	a novel approach for nurse rerostering based on a parallel algorithm	2016	-3.139722290759728	8.712849756291186	88987
89065	HPC	high-performance implementations of a clustering algorithm for finding network communities	2012	-0.8685398701828564	9.150463170339046	89092
89066	EDA	self-testing of linear segments in user-programmed fpgas	2000	-4.692119794469457	11.286574166568105	89093
89117	EDA	high-level synthesis of asynchronous systems by data-driven decomposition	2003	-3.1550568051322427	11.862883010273585	89144
89211	EDA	using a high-level test generation expert system for testing in-car networks	2014	-3.1977018993802537	11.251779100859363	89238
89254	HPC	evaluating power-monitoring capabilities on ibm blue gene/p and blue gene/q	2012	0.20501397632914725	13.551082157961984	89281
89323	EDA	the mc68020, a true 32-bit microprocessor	1984	-1.4989394705019603	11.70172273161615	89350
89333	EDA	theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints	2004	-4.339911818134497	10.273456440559446	89360
89361	EDA	a multi-level test pattern generation and validation environment	1986	-4.085235159485457	10.176154903892648	89388
89396	EDA	honeybee mating optimization algorithm for task assignment in heterogeneous computing systems	2013	-3.2666184798471325	8.774494318888522	89423
89475	ML	dependency preserving probabilistic modeling of switching activity using bayesian networks	2001	-6.232933954022355	11.314769770059046	89502
89480	EDA	management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors	2014	-0.6833106485799454	14.922510991262982	89507
89489	Arch	branch and bound algorithm for parallel many-core architecture	2018	-2.6212606162175565	9.060390719238642	89516
89517	AI	adaptive human detection approach using fpga-based parallel architecture in reconfigurable hardware	2017	-0.7752208940940243	14.543953555104075	89544
89573	Security	efficient interconnectivity among networks under security constraint	2018	-2.223421352694382	7.901280137981084	89600
89676	OS	compression-aware graph computation	2016	-1.098370324158689	9.458720265835213	89703
89721	Arch	application-specific processor architecture: then and now	2008	-0.7166394984117352	12.052525766723898	89748
89815	Arch	functional coverage measurements and results in post-silicon validation of core™2 duo family	2007	-3.037959508324902	11.807644847548532	89842
89831	Arch	stack memory design for a low-cost instruction folding java processor	2012	-0.6198402260029757	13.138003774317632	89858
89855	EDA	the future is mems design considerations of microelectromechanical systems at bosch	2015	-3.783167678381529	12.313041129982107	89882
89869	EDA	a describing method of an image processing software in c for a high-level synthesis considering a function chaining	2018	-2.7376020097018894	10.232924492034348	89896
89937	EDA	architectural reliability estimation using design diversity	2015	-4.587479601144972	13.428796339034506	89964
89969	AI	space efficient evaluation of asp programs with bounded predicate arities	2010	-3.1195599836903845	7.5581014701062585	89996
90007	Arch	configuration compression for the xilinx xc6200 fpga	1998	-2.1093225724742384	12.751152701843026	90034
90018	EDA	submicron design tools: problems and suppliers	1996	-3.719515091689523	11.104988745769218	90045
90040	EDA	a custom-cell identification method for high-performance mixed standard/custom-cell designs	2003	-3.606291078276707	12.287613553421426	90067
90056	HCI	the electronic design interchange format edif: present and future	1992	-3.0628241967497387	11.328935263239195	90083
90076	Arch	influence of array allocation mechanisms on memory system energy	2001	-0.7384363734866239	14.629509086880699	90103
90143	Arch	64-bit and multimedia extensions in the pa-risc 2.0 architecture	1996	-0.5003204917234201	12.510049089471233	90170
90187	EDA	multi-soc load balancing system for adas application	2017	-1.2408392673575297	12.046780390946598	90214
90250	Theory	single machine batch scheduling with release times	2009	-5.2288411398900925	7.456776262981919	90277
90304	EDA	softexplorer: estimating and optimizing the power and energy consumption of a c program for dsp applications	2005	-1.5237347783338144	13.776897862630566	90331
90343	OS	serial matrix storage systems	1961	-1.9359140817040044	11.24612964913188	90370
90359	EDA	energy efficient design for subthreshold supply voltage operation	2006	-5.9963904930363885	14.029930619667974	90386
90360	Arch	graph analytics accelerators for cognitive systems	2017	-0.15127488759030555	12.466567317031163	90387
90368	EDA	a parallel algorithm for state assignment of finite state machines	1996	-2.1993820856599537	10.380837587952533	90395
90373	EDA	efficient standard cell abutment checker	2013	-6.415326454910152	11.443302048083307	90400
90377	EDA	reliability enhancement of a steep slope tunnel transistor based ring oscillator designs with circuit interaction	2016	-6.379062089482641	13.486755285041234	90404
90419	Robotics	a fast and flexible platform for fault injection and evaluation in verilog-based simulations	2009	-2.789417354763956	11.590942547921331	90446
90544	EDA	testing methodology for firewire	1999	-3.8751698973222406	12.1017926618029	90571
90546	EDA	network-on-chip design for heterogeneous multiprocessor system-on-chip	2014	-2.287597230077389	14.517617386960293	90573
90587	EDA	a compact dsp core with static floating-point unit & its microcode generation	2004	-2.28256381372352	13.082165239844489	90614
90588	DB	optimal deadlock resolutions in edge-disjoint reducible wait-for graphs	1991	-4.8328185186497565	8.579102122662048	90615
90589	EDA	pronto: quick pla product reduction	1983	-5.327930594113624	9.565847685230564	90616
90607	Robotics	steady state analysis of a timed event graph with time window constraints	2005	-0.062275457404739436	9.02192462624531	90634
90650	Theory	performance evaluation of a graph coloring based load balancing algorithm.	1995	0.4543820305052434	10.428982267810696	90677
90665	Embedded	iceberg: an embedded in-circuit emulator synthesizer for microcontrollers	1999	-3.698822070227617	11.937488954674794	90692
90678	Embedded	strategies for predictability in real-time data-flow architectures	1990	-1.2724555361598446	13.101996035366463	90705
90719	HPC	performance and energy modeling for cooperative hybrid computing	2014	-0.14441721124774734	14.437076977764356	90746
90765	Theory	preemptive scheduling of parallel jobs on multiprocessors	2000	-4.88981866437279	8.143095274545507	90792
90774	EDA	pattern sensitive placement for manufacturability	2007	-7.167942457181715	11.834740210446535	90801
90799	Logic	two-variable descriptions of regularity	1999	-1.1084143538568558	7.547651380942664	90826
90878	EDA	logic-path-and-clock-path-aware at-speed scan test generation	2016	-4.357901628436515	10.501964291649317	90905
90908	Theory	transducing by observing	2010	-7.133307880755355	7.951591333630693	90935
90917	EDA	optimizing scalable video compression for efficient implementation on a vliw media processor	2005	-1.6943929027380578	12.900325933459207	90944
90958	Embedded	cisc, risc and dsp processors in real-time signal processing and control	1995	-2.480019311853287	10.637055770247118	90985
91017	EDA	opportunistic turbo execution in ntc: exploiting the paradigm shift in performance bottlenecks	2015	-0.4583651395742324	14.51955339575434	91044
91032	Theory	parallelepipeds obtaining hbl lower bounds	2016	-1.493624694756819	9.8114945715931	91059
91053	Embedded	efficient task assignment and scheduling on mpsoc with stt-ram based hybrid spms considering data allocation	2017	-0.751765965174336	15.081750988369107	91080
91065	HPC	performance estimates for applications: an algebraic framework	1988	-1.4269013241871638	9.85417209357082	91092
91092	AI	assured reinforcement learning with formally verified abstract policies	2017	-0.2396257792360602	8.372281939299704	91119
91103	EDA	maskit: soft error rate estimation for combinational circuits	2016	-5.818947564558039	12.061503183039644	91130
91113	HPC	a smoothly upgradable approach to virtual emulation of hw/sw systems	1996	-2.225708917880025	11.736288397459411	91140
91153	EDA	issues in reliability modeling of fault-tolerant computers	1984	-1.8021263705220458	7.660585438735776	91180
91158	HPC	bsp sorting: an experimental study.	2014	-0.5025836499013727	10.509873133159859	91185
91177	EDA	system and circuit level power modeling of energy-efficient 3d-stacked wide i/o drams	2013	-2.4199787534868062	14.208326395026411	91204
91209	Theory	a comparison of the descriptional complexity of classes of limited lindenmayer systems: part i	2012	-6.839505386577828	7.763638786649891	91236
91288	PL	a prime factor fft algorithm implementation using a program generation technique	1987	-3.5557460117076336	10.989299156030617	91315
91312	Arch	the function processor: an architecture for efficient execution of recursive functions	1991	-1.278735740469678	11.403183267437456	91339
91344	EDA	run-time performance optimization of an fpga-based deduction engine for sat solvers	2002	-2.7919448012395605	10.021708153953623	91371
91367	EDA	circular self-test path: a low-cost bist technique for vlsi circuits	1989	-5.709062982403274	11.42836492287016	91394
91376	EDA	an implementation of blokus duo player on fpga	2013	-1.9437480319213325	11.085281582119544	91403
91392	Logic	on the connections between rewriting and formal language theory	1999	-6.850657887455375	8.072151654583509	91419
91405	EDA	distributed sensor data processing for many-cores	2012	-0.76664284716832	13.224733988012892	91432
91433	Security	data exfiltration detection and prevention: virtually distributed pomdps for practically safer networks	2016	-2.6760587030082554	8.211743178082717	91460
91463	Theory	efficient random sampling - parallel, vectorized, cache-efficient, and online	2016	-1.4700785274087806	10.049454111726154	91490
91496	AI	parallel computation of the fast fourier transform on a binary tree multiprocessor	1990	-2.2680897502584747	10.110507461233134	91523
91529	Theory	improved parallel computations with matrices and polynomials	1991	-0.8646873398098953	9.551385214716513	91556
91561	EDA	compiler-driven fpga-area allocation for reconfigurable computing	2006	-1.4743391930283969	13.627028729637814	91588
91582	Embedded	wcet driven design space exploration of an object cache	2010	0.4972473872083522	13.986289032730793	91609
91641	DB	photomask pattern data processing system of bit-map method	1986	-3.8916337850395855	11.193938149904554	91668
91655	Arch	an ultra-low energy asynchronous processor for wireless sensor networks	2006	-6.911679270619049	13.942622492625096	91682
91666	EDA	neuronoc: neural network inspired runtime adaptation for an on-chip communication architecture	2010	-2.1784755009070893	14.242383078502481	91693
91669	EDA	mixsyn: an efficient logic synthesis methodology for mixed xor-and/or dominated circuits	2013	-7.011730810607404	13.046658710015334	91696
91677	Arch	a fundamental physical limit to data transmission and processing	2010	-3.6316386839997286	13.127610235064395	91704
91709	EDA	security vulnerability analysis of design-for-test exploits for asset protection in socs	2017	-4.904634044921758	14.91881523169559	91736
91740	HPC	energy-efficient adaptive computing with multifunctional memory	2017	-5.846349656853581	13.96101236648361	91767
91763	HPC	performance analysis of a 240 thread tournament level mcts go program on the intel xeon phi	2014	0.4236556674408326	11.841568737269665	91790
91771	Logic	optimal ordering of independent tests with precedence constraints	2014	-5.393612637202729	7.587655286314575	91798
91785	Robotics	software structure for a distributed signal processing system	1983	-1.8611936096216275	10.90093269024776	91812
91921	EDA	fast evaluation of power consumption of embedded systems using diplodocus	2013	-2.1014226059209085	12.851135536534741	91948
91986	Embedded	high-level compute apis and performance portability on android	2013	0.4687423845136452	12.207829326399386	92013
92024	EDA	integrated scheduling, allocation and binding in high level synthesis using multi structure genetic algorithm based design space exploration	2011	-3.089760879259443	12.35957299469109	92051
92029	EDA	special session on bist/calibration of a/ms devices	2018	-3.7240941835307337	10.768539497735985	92056
92034	Embedded	a predictable simultaneous multithreading scheme for hard real-time	2008	0.4758485411364933	14.399860334288215	92061
92106	EDA	measurement-based probabilistic timing analysis and its impact on processor architecture	2014	-0.5695636543277789	13.700193317705581	92133
92119	AI	declarative programming and knowledge management	2017	-2.0128254950327698	8.94144240171273	92146
92130	EDA	functional testing of processor cores in fpga-based applications	2009	-4.774717947088741	11.354453850290456	92157
92140	Embedded	a novel model repair approach of timed discrete-event systems with anomalies	2016	0.4317274085261696	9.041855575723943	92167
92182	EDA	true coverage: a goal of verification	2003	-4.7937748365805275	10.582653598565374	92209
92218	EDA	digital signal processing platform based on a novel dynamically reconfigurable array	2009	-2.5800154784902283	13.0182064620833	92245
92232	Arch	impact of the memory interface structure in the memory-processor integrated architecture for computer vision	2000	-0.2236395809400417	11.318200229167047	92259
92294	AI	an improved genetic algorithm for the inference of finite state machine	2002	-5.502213807108759	9.460971385819963	92321
92314	HPC	a low communication overhead and load balanced parallel atpg with improved static fault partition method	2009	-1.0020007044923258	12.996425578969035	92341
92394	EDA	a bipartitioning algorithm for dynamic reconfigurable programmable logic	1999	-2.4411593831610827	12.827003718681087	92421
92471	HPC	malec: a multiple access low energy cache	2013	0.1842710996107136	14.865664852458773	92498
92475	EDA	a novel codesign approach based on distributed virtual machines	2002	-1.1113918401668217	12.588652969477724	92502
92523	Theory	approximating vector scheduling: almost matching upper and lower bounds	2014	-5.601778293692892	7.7564785359825965	92550
92534	HPC	reducing set-associative l1 data cache energy by early load data dependence detection (eld3)	2014	0.026609255238850955	14.764373201849894	92561
92550	EDA	a modular method for designing custom signal processing integrated circuits	1984	-2.756011269396236	11.876127922103489	92577
92567	Theory	sequential network design using extra inputs for fault detection	1983	-6.160087665286692	9.975266622145314	92594
92583	EDA	multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies	2006	-1.4488036767538532	13.97472804626787	92610
92590	Arch	optimization of multi-stage amplifiers in deep-submicron cmos using a distributed/parallel genetic algorithm	2008	-5.4345433544786195	9.79329227575718	92617
92654	HPC	towards a parallel framework of grid-based numerical algorithms on dags	2006	-1.4227001088307505	9.946404145108444	92681
92686	Robotics	face: fine-tuned architecture codesign environment for asip development	1999	-1.9287382225943388	12.34204178325268	92713
92688	EDA	computer aided lsi circuit design: a relationship between topology and performance	1975	-4.28369487635353	10.743219303871514	92715
92739	EDA	partitioning strategy for lut-based applications using genetic algorithms	2009	-2.051886797461948	12.85470671529622	92766
92797	HPC	mapping heterogeneous task graphs onto networks: execution time optimization	2001	-1.4617038834421352	10.173834643699728	92824
92807	Embedded	detection of replay attacks in cyber-physical systems	2016	-2.944779822978872	8.32000285937488	92834
92808	HPC	towards modeling the performance of a fast connected components algorithm on parallel machines	1995	-1.5761512665958282	9.662936383588189	92835
92850	EDA	analyzing multichip module testing strategies	1994	-4.432510471286246	12.036757021088723	92877
92865	EDA	power-smart system-on-chip architecture for embedded cryptosystems	2005	-5.764935363009932	15.044650015508887	92892
92899	HPC	parallelization of the fico xpress-optimizer	2016	-3.019767120707192	8.768410535457885	92926
92936	EDA	technology-dependent transformations for low-power synthesis	1997	-6.008619484555807	12.274601301947149	92963
92942	ML	easily testable sequential machines with extra inputs	1975	-6.603679271819816	9.724796834427394	92969
92975	Robotics	new on-line testing methods for approximate data processing in the computing circuits	2011	-5.250282647809041	10.499561140696873	93002
93009	Arch	variation-tolerant, low-power pn-code acquisition using stochastic sensor noc	2008	-6.556758380647029	13.420772324439733	93036
93046	EDA	on-chip network based embedded core testing	2004	-3.163710966849838	13.594526122481884	93073
93048	EDA	analyzing the effectiveness of multiple-detect test sets	2003	-5.394208434114418	11.685971567892409	93075
93061	OS	an architecture for high availability multi-user systems	1997	-0.5741978484281313	14.107232692244274	93088
93078	Arch	task scheduling for dynamic smp clusters with communication on the fly for bounded number of resources	2005	-0.5873807696477609	13.219942326170008	93105
93082	AI	stochastic petri nets with matrix exponentially distributed firing times	2010	0.14453640903887585	9.140820075701164	93109
93088	EDA	an efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model	2014	-5.610818110019584	10.771521086508262	93115
93112	Arch	fundamental performance constraints in horizontal fusion of in-order cores	2008	0.4722997992508403	13.703874786265473	93139
93143	HPC	comments on the parallelization efficiency of the sunway taihulight supercomputer	2016	0.16951799491108124	11.532770703046696	93170
93233	HPC	energy-efficient synthetic-aperture radar processing on a manycore architecture	2013	-0.9061026852821232	11.914847291301992	93260
93254	EDA	a dynamic code placement technique for scratchpad memory using postpass optimization	2006	-0.5965477565143668	14.240016256028852	93281
93275	EDA	two-phase logic design by hardware flowcharts	1994	-2.7789248379877347	11.255643323760689	93302
93283	HPC	pipeline template for streaming applications on heterogeneous chips	2015	-0.2859577829890988	12.987708291898393	93310
93292	Arch	pangaea: a tightly-coupled ia32 heterogeneous chip multiprocessor	2008	-0.6248576834527101	12.912178940309895	93319
93323	EDA	a joint power/performance optimization algorithm for multiprocessor systems using a period graph construct	2000	-1.6349751831072743	14.389785057978466	93350
93332	EDA	compact modeling for power efficient circuit design	2018	-5.385404587933818	13.267256010325598	93359
93363	Logic	an adaptive instrument module (aim) for satellite systems	1999	-2.8821475747966785	12.367031769399269	93390
93387	Metrics	examining criticality of blackouts in power system models with cascading events	2002	-2.3653855647827924	7.546576870002525	93414
93452	EDA	co-simulation framework for streamlining microprocessor development on standard asic design flow	2014	-3.5925949054173087	12.352971927449644	93479
93530	Arch	fundamental bounds on power reduction during data-retention in standby sram	2007	-5.8894449289220905	14.075691208965788	93557
93650	EDA	non-preemptive multi-constrain scheduling for multiprocessor with hopfield neural network	2013	-3.5636825345701135	8.598143691766566	93677
93683	Arch	iot boot integrity measuring and reporting	2018	-4.856852901184261	14.99515729937025	93710
93701	EDA	address sequences for march tests to detect pattern sensitive faults	2006	-5.213481133615668	10.727969777400842	93728
93709	HPC	fastspmm: an efficient library for sparse matrix matrix product on gpus	2014	-0.5732184369666979	10.777117510340226	93736
93718	EDA	finding all the lower boundary points in a multistate two-terminal network	2017	-4.590420057581383	7.9098995693314835	93745
93779	EDA	optimization of chip level clock tree performance by using simultaneous drivers and wire sizing	2004	-6.574053317397658	12.439208687241955	93806
93862	EDA	design methods for pipeline & delta-sigma a-to-d converters with convex optimization	2009	-6.131679808047469	10.629253076041584	93889
93910	EDA	performance estimation based multicriteria partitioning approach for dynamic dataflow programs	2016	-1.6049585967548523	12.95704584704099	93937
93943	EDA	error-adaptive classifier boosting (eacb): exploiting data-driven training for highly fault-tolerant hardware	2014	-4.640918234182417	13.490292583526285	93970
93988	EDA	an integrated technology cad system for process and device designers	1993	-3.5580220720147997	10.464590210423706	94015
93991	Theory	placement algorithms for hierarchical cooperative caching	1999	-5.277126341522925	8.341663501666101	94018
94001	HPC	optimising simulation data structures for the xeon phi	2016	-0.8678023576478494	12.46997320402923	94028
94020	EDA	on finding consecutive test vectors in a random sequence for energy-aware bist design	2005	-5.818445694036938	10.784478714217462	94047
94055	Arch	a tunable, software-based dram error detection and correction library for hpc	2011	-3.9589008262466097	14.094724444863068	94082
94060	EDA	high-level synthesis of scalable architectures for iir filters using multichip modules	1993	-1.8611689625587624	11.086666608345338	94087
94063	EDA	on the testability of digital hardware	1972	-4.187521551579779	11.914991960402693	94090
94074	Theory	algorithm engineering for fundamental sorting and graph problems	2014	-2.2579021931501253	9.496154933357925	94101
94082	EDA	a discrete thermal controller for chip-multiprocessors	2016	-5.873003736074091	13.211363194022324	94109
94106	EDA	53 gbps native ${\rm gf}(2 ^{4}) ^{2}$ composite-field aes-encrypt/decrypt accelerator for content-protection in 45 nm high-performance microprocessors	2011	-6.893123795060107	14.985421088044365	94133
94114	EDA	two level compact simulation methodology for timing analysis of power-switched circuits	2004	-6.46445879308331	12.934983580111858	94141
94131	EDA	run-time reconfigurable rtos for reconfigurable systems-on-chip	2007	-1.5560599720942054	12.93049872711999	94158
94133	EDA	clock skew scheduling with delay padding for prescribed skew domains	2007	-6.678197819769185	11.640934920851171	94160
94138	EDA	comprehensive analysis of sequential circuits vulnerability to transient faults using smt	2017	-5.442386972473952	10.998078062081746	94165
94140	EDA	experience with specification and verification of hardware using prolog	1984	-2.5307234415646707	11.009435300279131	94167
94167	EDA	simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies	2007	-5.088927631176495	9.66294560517424	94194
94186	PL	formal parsing systems	1964	-6.547247639859254	8.445096924993855	94213
94201	EDA	comparing leakage reduction techniques for an asynchronous network-on-chip router	2018	-3.898010843126812	11.706049796673794	94228
94287	HPC	parallel asynchronous distributed-memory maximal independent set algorithm with work ordering	2017	-1.6669574801215494	9.515196628860627	94314
94293	Embedded	a choice of sm/dm parallel ann implementation for embedded applications	2000	-0.2958770529766487	11.598922783435436	94320
94321	DB	a distributed information divergence estimation over data streams	2014	-4.087460818528006	8.790165865021939	94348
94372	Embedded	early system failure prediction by using aging in situ monitors: methodology of implementation and application results	2016	-5.1844458569408705	13.503111883087184	94399
94468	EDA	vertical slit transistor based integrated circuits (vestics)	2012	-4.788893700172756	13.211244945111918	94495
94476	HPC	on architecture for the future petascale computing	2017	-0.5066259573890944	11.206870597292133	94503
94504	EDA	finite state machine-based fault tolerance technique with enhanced area and power of synthesised sequential circuits	2017	-5.632630665567135	10.99517462637484	94531
94505	PL	code generation and reorganization in the presence of pipeline constraints	1982	-0.037738632189312615	12.687005378939546	94532
94672	EDA	test pattern generation for circuits with three-state modules by improved z-algorithm.	1986	-4.396356465717723	10.285898028638206	94699
94685	HPC	evaluating and modeling power consumption of multi-core processors	2012	-0.24918250751666604	14.535993032273094	94712
94690	HPC	heterogeneous architectures for computational intensive applications: a cost-effectiveness analysis	2014	-0.09613423503072366	11.390507027000224	94717
94700	EDA	software-based self-test of set-associative cache memories	2011	-4.712436028124574	12.305596287448125	94727
94712	HPC	a novel parallel multiply and accumulate (v-mac) architecture based on ancient indian vedic mathematics	2004	-4.117217742699571	9.406488699111897	94739
94721	AI	parallelizing simplex within smt solvers	2016	-3.2579728654020017	8.181764220564494	94748
94723	Embedded	radio communications: components, systems, and networks	2012	-1.419310997183105	8.439914067341428	94750
94743	Embedded	zero skew clock routing with tree topology construction using simulated annealing method	2005	-7.1964342918874005	11.468703372270406	94770
94811	EDA	backspace: formal analysis for post-silicon debug	2008	-4.33678672854988	11.985135979387751	94838
94834	EDA	cost-effective decap selection for beyond die power integrity	2014	-6.744690246840652	12.653145868513276	94861
94847	Arch	one-instruction set computer-based multicore processors for energy-efficient streaming data processing	2017	-0.6931684837938965	13.568159337690881	94874
94850	Robotics	a high-speed pin-memory architecture using multiport dynamic rams	1990	-3.190258385706468	13.984060608598616	94877
94920	Arch	low-power data cache architecture by address range reconfiguration for multimedia applications	2006	-1.431439496436928	14.498513621809751	94947
94953	EDA	performance improvement of self-aligned hfo2/tan and sion/tan nmos transistors	2005	-6.873144954592319	13.945085638080492	94980
94957	NLP	pumping, shrinking and pronouns: from context free to indexed grammars	2013	-6.634975297053479	8.177532844261803	94984
94962	SE	distributed optimization on super computers: case study on software architecture optimization framework	2014	-3.1308104064149296	8.879128512868784	94989
94995	Visualization	hash table with expanded-key for high-speed networking	2016	-4.036049382327851	9.234899446175797	95022
95075	EDA	a methodology for layout aware design and optimization of custom network-on-chip architectures	2006	-2.7283658939327027	14.58332993017849	95102
95081	EDA	analysis and optimization of variable-latency designs in the presence of timing variability	2017	-6.044286657956567	12.907140866889767	95108
95084	EDA	application - specific noc platform design based on system level optimization	2007	-2.1824592374418996	13.954004080387287	95111
95087	EDA	high-level power analysis for intellectual property-based digital systems	2014	-6.312512181675083	12.449725738243199	95114
95098	EDA	performance improvement technique for synchronous circuits realized as lut-based fpgas	1995	-2.458082083799959	12.115585830238334	95125
95118	Robotics	stationarity of mobility models constructed with lemma	2010	-1.6490840805892455	8.46269820229612	95145
95160	Arch	a scalable microarchitecture design that enables dynamic code execution for variable-issue clustered processors	2011	-0.8370396860934628	13.639457944119744	95187
95162	EDA	rtl design validation, dft and test pattern generation for high defects coverage	2002	-4.778609650948129	11.055764135925234	95189
95172	EDA	characteristic analysis of a novel low power 10t sram cell during read and write operations	2015	-6.761293750505113	13.91197676686942	95199
95250	Visualization	prolog to circuit elements with memory: memristors, memcapacitors, and meminductors	2009	-4.049154805228489	10.986726831275568	95277
95257	AI	theories and proofs in fault diagnosis	1998	-5.2911401158156375	10.1093270204519	95284
95291	EDA	block-level designs of die-to-wafer bonded 3d ics and their design quality tradeoffs	2013	-5.05864777948533	13.237250883257135	95318
95321	EDA	the liquid metal blokus duo design	2013	-1.8067015654510252	11.732182162948305	95348
95348	HPC	on the acceleration of wavefront applications using distributed many-core architectures	2012	0.3318425549287604	11.485589054064695	95375
95353	SE	an enhanced fault model for high defect coverage	2001	-5.479670879509128	10.756075972291834	95380
95409	EDA	a practical clock router that accounts for the capacitance derived from parallel and cross segments	1996	-7.079764795214123	12.175414586656778	95436
95458	Theory	error-resilient dna computation	1996	-6.5506824057725135	10.03810820174834	95485
95467	Robotics	dynamic balancing of robotic mechanisms via reconfiguration and integration design	2017	-2.3614164627503285	9.614203208346588	95494
95509	Arch	efficient address mapping of shared cache for on-chip many-core architecture	2010	0.047710065085421034	13.906279197882016	95536
95515	EDA	low-power design of sequential circuits using a quasi-synchronous derived clock	2000	-5.7363769205854975	11.955369225481345	95542
95527	Arch	application analysis with integrated identification of complex instructions for configurable processors	2004	-1.4370246943468457	12.720335193007275	95554
95558	EDA	a fast low-power driver for long interconnections in vlsi systems	1994	-6.04591403733862	13.192541928353677	95585
95587	HPC	experiences in scaling scientific applications on current-generation quad-core processors	2008	0.477628395753257	12.22641998868684	95614
95588	EDA	compact and low power on-line self-testing voting scheme	1997	-4.7901316934205145	12.785327573890726	95615
95732	Logic	on quasi orders of words and the confluence property	1998	-7.191478465248952	8.058921357636143	95759
95754	EDA	exact sat-based toffoli network synthesis	2007	-6.767270908163483	10.157244285234118	95781
95773	EDA	gregory a. matson, tony r. taylor, julie n. villar, elements of stil: principles and applications of ieee std. 1450, kluwer academic publishers, boston, 2003, hardcover, pp 291, plus xix, isbn 1-4020-7637-1	2005	-3.424262996163215	11.962044787652927	95800
95782	EDA	rom to dsp block transfer for resource constrained synthesis	2007	-2.9220421429654166	13.090231297717144	95809
95804	Arch	parallel branch-and-bound algorithms	1989	-2.4625359540582816	9.339851777731193	95831
95882	HPC	high performance gpu-based parity computing scheduler in storage applications	2017	-0.3251563787792437	10.20357457851242	95909
95895	EDA	measurement of de-assertion threshold of power-on-reset circuits	2015	-6.674077860662953	13.590023220850696	95922
95918	EDA	p2i: an innovative mda methodology for embedded real-time system	2005	-2.1731686194910034	11.896715926374204	95945
95946	HPC	sorting large data sets on a massively parallel system	1994	-2.7503750896444603	9.022979299051856	95973
95977	HPC	the parallel algorithm implementation of matrix multiplication based on esca	2010	-0.019498386687991018	11.084290589559783	96004
96039	PL	proofs of randomized algorithms in coq	2009	-0.2849835184504205	7.567326437826984	96066
96075	EDA	test challenges for deep sub-micron technologies	2000	-4.084200799948524	12.917794886411595	96102
96140	Arch	approximate computing: an energy-efficient computing technique for error resilient applications	2015	-2.4663805909174465	13.606859957739244	96167
96160	EDA	a cube pairing approach for synthesis of esop-based reversible circuit	2014	-6.837313632140138	10.455309195398424	96187
96170	EDA	a boosting pass gate with improved switching characteristics and no overdriving for programmable routing switch based on crystalline in-ga-zn-o technology	2015	-6.779546625105067	13.983467234054176	96197
96177	Theory	bin packing: maximizing the number of pieces packed	1978	-5.565718935084134	7.549165748001663	96204
96179	NLP	one-sided random context grammars with leftmost derivations	2012	-6.6543513298443715	8.153730931526773	96206
96185	EDA	reliability analysis of spin transfer torque based look up tables under process variations and nbti aging	2016	-6.073939154731952	13.957862213605418	96212
96187	Logic	on the number of membranes in unary p systems	2009	-7.0888500636697485	7.688294648484532	96214
96197	EDA	hardware trojan horse benchmark via optimal creation and placement of malicious circuitry	2012	-5.108552234391666	14.626370088165604	96224
96222	EDA	modelling for systems with holistic fault tolerance	2017	-1.994959988830585	13.192767579600751	96249
96229	HPC	scalable task schedulers for many-core architectures	2018	-0.3565506726288976	14.864057459530182	96256
96244	EDA	a case study: leverage ieee 1687 based method to automate modeling, verification, and test access for embedded instruments in a server processor	2015	-3.464117352848397	12.05216789135982	96271
96368	Arch	an asip design methodology for embedded systems	1999	-1.6098568623208656	12.65315375815999	96395
96394	EDA	a 65nm 3.2ghz 44.2mw low-vt register file with robust low-capacitance dynamic local bitlines	2015	-6.825638416761827	14.138191399991955	96421
96463	EDA	digital mockups for the testing of a medical ventilator	2012	-3.152375148084096	11.533980641236635	96490
96536	EDA	a resizing method to minimize effects of hardware trojans	2014	-5.093719766735736	14.853145938020804	96563
96545	EDA	evaluating fault-tolerance of redundant fpga structures using boolean difference calculus	2017	-4.640168680513742	12.001184885686195	96572
96546	EDA	power-delay optimizations in gate sizing	2000	-6.914135541287145	12.437653022769199	96573
96550	EDA	logic synthesis for cplds and fpgas with pla-style logic blocks	2001	-6.561583754127238	10.845013119278326	96577
96557	Theory	uniform interpretations of grammar forms	1981	-6.968715150566047	7.895073970432992	96584
96571	Robotics	evaluation of system bist using computational performance measures	1988	-4.0385566238927515	12.39574607643021	96598
96582	EDA	on internal variable assignments for sequential switching circuits	1961	-4.267911010388656	9.451160374411359	96609
96614	HPC	information theoretic measures of energy consumption at register transfer level	1995	-5.3084848263468185	11.54734899564817	96641
96620	Arch	accelerator memory reuse in the dark silicon era	2014	-0.3244932489251176	14.037146974526534	96647
96636	EDA	design and run-time reliability at the electronic system level	2010	-4.162979038665812	13.378481023102731	96663
96653	EDA	mathematical modeling of general inaccurate adders	2016	-5.674272050659679	12.305968674677	96680
96681	EDA	a transaction-based design model and its mpeg-2 encoder design	2014	0.2500152701221932	13.26628068082208	96708
96703	EDA	correcting multiple design errors in digital vlsi circuits	1999	-5.554418709281262	10.252199077375822	96730
96725	HPC	applications for broadband communication services - an empirica analysis	1994	-1.4651496800031554	8.686934891286889	96752
96730	EDA	simulation-based analog and rf circuit synthesis using a modified evolutionary strategies algorithm	2011	-5.277539291306521	9.676095023793753	96757
96748	EDA	technology mapping algorithms for sequential circuits using look-up table based fpgas	1995	-5.882002550902215	11.101343940612484	96775
96773	Arch	an evaluation of selective depipelining for fpga-based energy-reducing irregular code coprocessors	2011	-0.7201793106398222	13.961302668974113	96800
96800	Embedded	software thread integration for embedded system display applications	2006	-0.15253372609225538	13.110799042602219	96827
96846	Robotics	on structural minimality of optimal supervisors for flexible manufacturing systems	2012	0.2272888748167439	9.041749666759683	96873
96857	EDA	improved clock-gating control scheme for transparent pipeline	2010	-2.9762886076212176	13.805297626645816	96884
96874	Embedded	logic circuit for cycle detection in a state diagram	1977	-6.0859615005703676	10.518728059285237	96901
96880	EDA	algorithm level recomputing with allocation diversity: a register transfer level time redundancy based concurrent error detection technique	2001	-4.389390227343943	13.14005930393442	96907
96917	HPC	multiprocessor virtual machine systems with special control unit organisation	1977	-0.5273157204425312	10.057488703025006	96944
96962	Embedded	linear randomized voting algorithm for fault tolerant sensor fusion and the corresponding reliability model	2005	-4.410723437293196	9.430590021898958	96989
96977	EDA	power specification, simulation and verification of systemc designs	2016	-3.0687234569936477	12.44469036839086	97004
97004	Theory	a new universal logic element for reversible computing	2003	-3.713445843673699	9.912355709215287	97031
97007	EDA	interconnect planning with local area constrained retiming	2003	-7.216613492141468	11.637144986811519	97034
97012	Robotics	influences of removable devices on the anti-threat model: dynamic analysis and control strategies	2015	-2.1017179628330185	7.756965451501857	97039
97105	Theory	language learning from membership queries and characteristic examples	1995	-6.9719606398356415	8.222035706102975	97132
97124	Robotics	should nanometer circuits be periodically tested in the field?	2003	-4.739345041695053	11.870006013712072	97151
97194	EDA	h-cluster: a hybrid architecture for three-dimensional many-core chips	2014	-1.273627397351723	10.780857452745776	97221
97248	EDA	implementation of a device compatible with different fieldbuses using reconfigurable circuits	2004	-0.7576233040669702	9.74095376205894	97275
97296	Logic	compositional modeling and minimization of time-inhomogeneous markov chains	2008	0.3955525042911163	8.620635098698745	97323
97394	EDA	multes/is: an effective and reliable test generation system for partial scan and non-scan synchronous circuits	1989	-5.2455020993996015	10.861267051871732	97421
97418	EDA	stochastic switching of she-mtj as a natural annealer for efficient combinatorial optimization	2017	-5.256654427603039	9.545329215428415	97445
97422	EDA	overview of health monitoring techniques for reliability	2016	-5.303753178423352	13.22923453950588	97449
97424	HPC	optimal resource assignment of preemptive periodic tasks on multiple processors	1997	-5.071991608767964	7.710286466997317	97451
97435	EDA	design methodology for on-chip bus architectures using system-on-chip network protocol	2012	-2.6606182610995868	14.00217540863636	97462
97444	EDA	approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished	2017	-5.294508973923795	10.054321138020406	97471
97485	NLP	predictive left-to-right parsing of a restricted variant of tag (ld/lp)	1994	-6.5207019349419335	8.130270101128335	97512
97501	Security	supporting real-world network-oriented mesoscopic traffic simulation on gpu	2017	0.29237959356915416	10.732019436888393	97528
97587	EDA	micro-network for soc: implementation of a 32-port spin network	2003	-6.016092969089341	13.620580248490938	97614
97613	EDA	accurate estimation of cmos power consumption considering glitches by using waveform lookup	2017	-6.419890798587256	12.441268914310836	97640
97620	Arch	proposal of a multi-core processor from the viewpoint of evolutionary computation	2010	-0.2446793629559317	12.265437875700169	97647
97659	Theory	minimizing stall time in single and parallel disk systems using multicommodity network flows	2001	-5.169584564364445	8.155875520122667	97686
97670	AI	looking inside literal blocks: towards mining more promising learnt clauses in sat solving	2016	-3.6662149236195662	7.475055624725484	97697
97707	EDA	failure mechanism and reliability test method for usb interface circuitry on cpus for mobile devices	2012	-5.0945650725037614	12.805010902512064	97734
97717	EDA	bridging high-level synthesis to rtl technology libraries	1991	-3.827175865805603	11.465357378049694	97744
97778	EDA	analog fault simulation: need it? no. it is already done	1999	-4.300937470746715	11.975375309850051	97805
97815	EDA	techniques and validation for protection of embedded processors	2015	-5.365057607935202	14.958548141894104	97842
97820	EDA	a tmr strategy with enhanced dependability features based on a partial reconfiguration flow	2015	-4.266364143112398	13.413383267216751	97847
97822	EDA	a way memoization technique for reducing power consumption of caches in application specific integrated processors	2005	-0.5105318689595698	14.555154654108552	97849
97853	EDA	sacci: scan-based characterization through clock phase sweep for counterfeit chip detection	2015	-5.083075641833236	14.742599822851037	97880
97892	EDA	a layout synthesis methodology for array-type analog blocks	2002	-5.298001170068575	11.076404862248594	97919
97977	Theory	cooperation in context-free grammars	1997	-7.1853061982779725	7.905685874740117	98004
97978	Arch	on speculation control in simultaneous multithreaded processors	2001	0.3696907517372655	10.190794231151001	98005
97979	EDA	17.1 a 0.6v 1.5ghz 84mb sram design in 14nm finfet cmos technology	2015	-6.489908428173747	14.107334880320055	98006
98000	HPC	large grain parallel conjugate gradient algorithms on a hypercube multiprocessor	1987	-0.6629831449691578	10.105243570017011	98027
98012	Embedded	scheduling with storage constraints	2008	-4.967410956977791	7.87677740554965	98039
98013	AI	the use of design descriptions in automated diagnosis	1984	-4.020854152948911	10.808868393475333	98040
98021	ML	optimization of art1 neural networks using pso for fire recognition	2009	0.17767428693244725	13.257823216040164	98048
98058	EDA	automated synthesis of fpga-based heterogeneous interconnect topologies	2013	-2.4092515785120705	14.198875978176757	98085
98093	Arch	billion-transistor architectures: there and back again	2004	-2.754448026764749	12.873845698400556	98120
98126	EDA	identifying the source of bw failures in high-frequency linear analog circuits based on s-parameter measurements	2006	-6.225849120608332	10.871559077106925	98153
98170	EDA	test and repair of large embedded drams. 2	2001	-4.369154283774247	12.354490361400813	98197
98199	Arch	combining memory and a controller with photonics through 3d-stacking to enable scalable and energy-efficient systems	2011	-2.895998286838445	14.428514939391649	98226
98229	EDA	margin elimination through timing error detection in a near-threshold enabled 32-bit microcontroller in 40-nm cmos	2018	-6.504306664541321	13.950618192443324	98256
98255	EDA	power management	2009	-2.9678813940624553	14.812361696971559	98282
98256	EDA	toward a practical methodology for completely characterizing the optimal design space	1996	-5.467203533808154	9.458157637053981	98283
98294	ML	do inherently sequential branch-and-bound algorithms exist?	1994	-2.6715688875553893	9.081566905516171	98321
98321	EDA	octalynx d: risc microprocessor dedicated for dynamic thermal management	2013	-3.1139507544455824	13.723299868386333	98348
98346	HPC	ashes keynote	2015	-2.577209602313228	14.056357305700047	98373
98400	Arch	improving fmax of fpga circuits employing dpr to recover from configuration memory upsets	2015	-4.332076397479633	13.667242702304803	98427
98408	Arch	small area network interconnection	1993	-2.577048217063168	12.324385358753702	98435
98410	EDA	flexbench: reuse of verification ip to increase productivity	2002	-2.9324160366624983	11.830611804478496	98437
98428	Arch	delta flashing of an ecu in the automotive industry	2016	-3.139726162092148	10.939935454128127	98455
98457	EDA	performance impact of task-to-task communication protocol in network-on-chip	2008	-1.9196565686258928	14.261738903038507	98484
98493	Arch	state assignments for reducing the number of delay elements in sequential machines	1967	-6.601470880530669	9.950621580864034	98520
98495	Arch	software-based instruction caching for embedded processors	2006	-0.2748210846247593	13.848076591955097	98522
98557	ML	communication aspects of fat-tree-based interconnection networks for multicomputers	1998	-1.359447470791709	10.21902956512912	98584
98608	EDA	an efficient list-based scheduling algorithm for high-level synthesis	2002	-1.0928674324804513	11.850802135661974	98635
98622	EDA	differentiation of mpsocs message classes using multiple nocs	2015	-0.6674854255918515	14.877391619876478	98649
98811	EDA	on the timing uncertainty in delay-line-based time measurement applications targeting fpgas	2007	-5.171015796532624	12.515934910043445	98838
98835	Robotics	development of a modular general purpose controller board for biologically inspired robot	2011	-2.558762008651482	11.577699519335905	98862
98891	EDA	programmable logic for single-output functions	2018	-6.803689794551839	12.614947394722348	98918
98900	AI	efficient memoization for dynamic programming with ad-hoc constraints	2008	-3.9341775229303186	7.5901564924083225	98927
98929	EDA	exploring well configurations for voltage level converter design in 28 nm utbb fdsoi technology	2015	-6.556433144303919	13.770513479876785	98956
99072	Arch	bops, not flops! a new metric, measuring tool, and roofline performance model for datacenter computing	2018	0.10416567079637122	13.717274433119695	99099
99075	EDA	experimental results in rapid system prototyping with incomplete cad tools and inexperienced designers	1991	-3.3928915574631304	11.382458197314413	99102
99076	Embedded	towards trojan circuit detection with maximum state transition exploration	2015	-5.265778039896026	10.604130297414137	99103
99158	Arch	managing signal, power and thermal integrity for 3d integration	2014	-4.0606241128252405	13.122087753239718	99185
99189	EDA	power aware scan-based testing using genetic algorithm	2006	-6.2381618396883525	11.419831537849314	99216
99257	Arch	reconfigurable computing platforms and target system architectures for automatic hw/sw compilation	2011	-1.2104724984646968	14.429932981391998	99284
99283	NLP	obdd-based optimization of input probabilities for weighted random pattern generation	1995	-5.7258777704334065	10.426879536516633	99310
99291	Arch	empirical measurement of instruction level parallelism for four generations of arm cpus	2013	-0.1785014198891842	13.110167382339096	99318
99296	Arch	exploiting locality in graph analytics through hardware-accelerated traversal scheduling	2018	-0.9628959340580748	9.457448666549078	99323
99300	EDA	lattis: an iterative speedup heuristic for mapped logic	1992	-6.555748722412787	11.018144894541482	99327
99319	EDA	monotonic static cmos tradeoffs in sub-100nm technologies	2006	-6.536532775558128	13.34209255652096	99346
99329	EDA	rapid prototyping of radiation-tolerant embedded systems on fpga	2010	-3.7529490928734575	13.25159787771755	99356
99391	EDA	an efficient algorithm for finding the minimal-area fpga technology mapping	2005	-7.122996041309517	10.871991675144837	99418
99400	HPC	on the need for reproducible numerical accuracy through intelligent runtime selection of reduction algorithms at the extreme scale	2015	0.18434767960629114	13.696931844785912	99427
99521	HPC	performance analysis and optimization of parallel scientific applications on cmp clusters	2009	0.4121507300900581	11.568358843876148	99548
99531	HPC	a scalable task parallelism approach for lu decomposition with multicore cpus	2016	-0.3720018541136567	10.755946266633133	99558
99534	EDA	on effective iddq testing of low-voltage cmos circuits using leakage control techniques	2001	-5.673139894213841	12.773769357110538	99561
99613	ECom	on the complexity of robust stable marriage	2017	-4.272592328067487	7.603091674826338	99640
99626	EDA	master-slave tmr inspired technique for fault tolerance of sram-based fpga	2010	-4.580302097204578	13.330900338535399	99653
99633	DB	vertex priority based butterfly counting for large-scale bipartite networks	2018	-1.3155692747614791	9.011000049101352	99660
99638	Robotics	measuring and optimising convergence and stability in terms of system construction in systemc	2010	-2.4858261817734406	11.63547527959408	99665
99660	Robotics	hardware realization of steganographic techniques	2007	-3.3918575337509704	15.101556443523474	99687
99705	Arch	online detection of multiple faults in crossbar nano-architectures using dual rail implementations	2009	-5.234426381775946	12.769286722788653	99732
99725	EDA	a fault-tolerant combinational circuit with fault diagnosis capability - to mask and detect the loss of any one connection between gate circuits	2003	-5.526535479645518	11.70231476482856	99752
99787	Vision	a monte carlo graph search algorithm with ant colony optimization for optimal attack path analysis	2018	-4.374389806359217	8.021172671496494	99814
99806	EDA	finding all solutions of piecewise linear functions and application to circuit design	1991	-7.170079776967291	9.664417724519133	99833
99836	EDA	row decoder for embedded phase change memory using low voltage transistors	2018	-6.7459710947782465	13.963992770126849	99863
99913	EDA	pira: ic authentication utilizing intrinsic variations in pin resistance	2015	-5.15716598025547	14.832847796169126	99940
99922	EDA	design-for-testability for switched-current circuits	1998	-5.313516888538553	11.286220586335542	99949
100120	Logic	temporal logic and model checking for operator precedence languages	2018	0.008665335367842461	7.794163156693782	100147
100194	Visualization	built-in testing of one-dimensional unilateral iterative arrays	1984	-6.295286444238862	10.193983058697173	100221
100211	Arch	tunao: a high-performance and energy-efficient reconfigurable accelerator for graph processing	2017	-0.17789195102335373	12.295362645011108	100238
100220	Logic	about p systems with symport/antiport	2005	-7.034410413133447	7.451346965800158	100247
100226	HPC	an approximate method for filtering out data dependencies with a sufficiently large distance between memory references	2009	-1.0288703972945186	10.01910915004344	100253
100239	HPC	high performance image processing on a massively parallel processor array	2009	-0.3400925003847502	11.908034364409563	100266
100311	Arch	simple yet efficient nmea sentence generator for testing gps reception firmware and hardware.	2008	-3.016136154677787	11.325112192325209	100338
100315	Logic	forward and backward application of symbolic tree transducers	2014	-6.465945920079207	8.384161967422648	100342
100393	DB	rassp enterprise technologies for signal processor life-cycle support	1997	-3.0874197638915404	11.876374353891993	100420
100454	Embedded	task assignment on uniform heterogeneous multiprocessors	2005	-4.673622067392119	8.277692195508253	100481
100456	HPC	spark: a benchmark package for sparse computations	1990	0.2281837458235873	10.953704784335415	100483
100462	Robotics	performance evaluation of industrial opc ua gateway with energy cost-saving	2018	-3.146033010793779	12.564784941622687	100489
100484	EDA	low noise mcml prefix adders using 0.18 µm cmos technology	2004	-6.140736993410527	12.466665082840395	100511
100485	EDA	the impact of statistical leakage models on design yield estimation	2011	-4.142091044098306	10.600457834088909	100512
100500	Theory	the k-client problem	1997	-5.190228958625513	7.85888566074777	100527
100531	EDA	integrated design flows - a battered eda slogan or true challenge for tool development and algorithmic research	2006	-3.6318721371196014	12.525256006139454	100558
100532	HPC	computing the pseudo-inverse of a graph's laplacian using gpus	2015	-1.1759818125537285	9.24422508687884	100559
100583	Logic	a polynomial-time graph algorithm to decide liveness of some basic classes of bounded petri nets	1992	0.4244613128724277	8.841908450676533	100610
100590	Security	on the security of distributed power system state estimation under targeted attacks	2013	-2.7535053476124665	8.192315627912627	100617
100615	NLP	consensus game acceptors and iterated transductions	2018	-1.1959538683813893	7.8408248904920335	100642
100634	EDA	minimizing leakage power in aging-bounded high-level synthesis with design time multi-vth assignment	2010	-6.197043965387587	13.251046454825921	100661
100657	Logic	cross-cell interference variability aware model of fully planar nand flash memory including line edge roughness	2011	-5.604108141234682	13.197961074480649	100684
100694	EDA	thread partitioning method for hardware compiler bach	2000	-2.084878715195313	11.532983921422757	100721
100709	EDA	networked power-gated mrams for memory-based computing	2018	-1.4516633687038598	14.333204787853266	100736
100717	HPC	highly parallel computer architectures for scientific applications	1986	0.18717740643420328	10.154047420887167	100744
100724	EDA	self synchronous circuits for error robust operation in sub-100nm processes	2012	-5.415138158554212	13.1580963762827	100751
100732	EDA	cyber security analysis of power networks by hypergraph cut algorithms	2014	-2.8566124260853565	8.067171392398214	100759
100744	Logic	counting solutions to presburger formulas: how and why	1994	-1.320963750487674	10.138807204179393	100771
100759	Robotics	a new fpga based architecture to improve performance of deflectometry image processing algorithm	2017	-1.7770948820892425	12.092877904295587	100786
100783	Crypto	an approach of the qr factorization for tall-and-skinny matrices on multicore platforms	2012	-0.34711752879952545	10.981025167776457	100810
100797	Theory	some inherently ambiguous context-free languages	1971	-6.584081056816246	7.8759633304613885	100824
100813	EDA	complex delay fault reasoning with sequential 7-valued algebra	2015	-5.494895783040217	10.485583680526515	100840
100839	EDA	prototyping and application development framework for dynamically reconfigurable dsp architectures.	2006	-2.1543002126769384	11.72217078956714	100866
100862	AI	an efficient k-way graph partioning algorithm for task allocation in parallel computing systems	1990	-3.0027281156542465	9.221494641435312	100889
100902	ECom	iterative switching networks composed of combinational cells	1962	-6.414479570442772	9.791658373589073	100929
101026	Vision	on the testability of iterative logic arrays	1995	-6.572860162146847	10.270317009874182	101053
101050	EDA	power system structural vulnerability assessment based on an improved maximum flow approach	2018	-2.3447170151988503	7.6516279717118	101077
101060	Theory	two-level multiple-output logic minimization using a single function	2003	-7.040231219681562	9.792222308900165	101087
101067	EDA	finite state machine synthesis with concurrent error detection	1999	-5.614436451491748	10.334551641042594	101094
101074	EDA	multichannel real-time data acquisition system using dual ported fifo buffers	1994	-2.548653351807959	11.155858434124674	101101
101156	Arch	rapid programming of pattern-recognition processors	2016	-0.8349495562756397	12.020634494681744	101183
101181	Embedded	a hybrid flow for memory failure bitmap classification	2012	-5.013868334268992	11.069077209748132	101208
101196	Embedded	low power light-weight embedded systems	2006	-2.763002940145124	14.514658867248885	101223
101245	HPC	software support for advanced applications on distributed memory multiprocessor systems	1998	0.09903421027989273	10.308145799919666	101272
101258	EDA	realization of intelligent optimization algorithm on ip cores partition for noc testing	2015	-4.915705111355488	9.562327491278397	101285
101268	ML	simulating building blocks for spikes signals processing	2011	-3.3644519671509263	11.19552897480685	101295
101338	EDA	a minimal universal test set for self-test of exor-sum-of-products circuits	2000	-6.181830598289782	10.594827368876569	101365
101358	EDA	computational delay models to estimate the delay of floating cubes in cmos circuits	2003	-5.800994082098313	11.15293321646092	101385
101391	Arch	scaling datacenter accelerators with compute-reuse architectures	2018	-0.6378931095419267	14.75195278384228	101418
101412	Arch	cpus and gpus: who owns the future?	2011	-0.19063449497976812	11.959051410499425	101439
101434	EDA	variance reduction techniques for monte carlo simulations. a parameterizable fpga approach	2008	-1.7742233562107366	10.829592051779144	101461
101441	EDA	on using lossless compression of debug data in embedded logic analysis	2007	-3.4904397030163703	12.553981940957227	101468
101472	Arch	evaluating various branch-prediction schemes for biomedical-implant processors	2009	-4.0658828093654975	13.950763818210008	101499
101495	EDA	delay reduction using simulated annealing	1986	-4.599602187306288	10.82951565146512	101522
101508	HPC	cpu packing for multiprocessor power reduction	2003	-0.7234621240631789	15.057538222362197	101535
101514	EDA	predictive load balancing for interconnected fpgas	2006	-2.0264044710467566	14.312760660720006	101541
101539	AI	detecting unsatisfiable csps by coloring the micro-structure	1997	-3.2349784097763035	7.452854351897892	101566
101576	Arch	local memory and logic arrangement for ultra-low power array processors	2017	-5.870160523313968	13.834628144701094	101603
101615	EDA	voltage-island driven floorplanning considering level-shifter positions	2009	-7.079471925710402	12.386724170488831	101642
101617	EDA	atomi: an algorithm for circuit partitioning into multiple fpgas using time-multiplexed, off-chip, multicasting interconnection architecture	2005	-2.552118808398713	14.872094973968071	101644
101622	AI	on exponential lower bounds for partially ordered resolution	2016	-2.864238898024841	7.625639165463335	101649
101740	EDA	low-power repeater insertion with both delay and slew rate constraints	2006	-7.01956528633163	12.112129401876393	101767
101779	Arch	accelerating large-scale hpc applications using fpgas	2011	-1.0763262347053772	11.841991908068296	101806
101783	SE	efficiency of optimized dynamic test flows for adcs: sensitivity to specifications	2005	-4.964902637328558	11.373185244347017	101810
101834	EDA	monotonic circuits with complete acknowledgement	2003	-6.106012091121624	11.68469455063783	101861
101839	EDA	online scheduling for real-time multitasking on reconfigurable hardware devices	2011	-1.250521856893782	13.651578463878026	101866
101909	EDA	combinational logic binding for fpga system security	2016	-5.011451261528658	15.007142419432945	101936
102004	EDA	gpu based cloud system for high-performance arrhythmia detection with parallel k-nn algorithm	2016	-0.5642866443347595	10.712752867332199	102031
102007	Arch	reducing dtlb energy through dynamic resizing	2003	-0.7307565707757973	14.603954463291087	102034
102035	Arch	a high speed dataflow processing element and its performance compared to a von neumann mainframe	1993	-0.3776596508978008	12.088789590464053	102062
102118	Theory	support vector machines for real consumer circuits	2013	-4.404643152943649	9.187454149057366	102145
102198	Arch	the quest for perfect and compact symmetry breaking for graph problems	2016	-3.9956759544978753	7.668314626423808	102225
102205	EDA	a bbn-based framework for design space pruning of application specific instruction processors	2016	-2.581771305662622	12.783959209254865	102232
102218	HPC	session 7 overview: multi-gb/s receiver and parallel i/o techniques: wireline subcommittee	2012	-3.138287406162799	10.216389556444495	102245
102242	HPC	an efficient algorithm for communication-based task mapping	2015	0.2890338554593983	14.090247901045716	102269
102245	Vision	test pattern generation for column compression multiplier	1998	-5.974374311797117	10.976387367401156	102272
102254	PL	an experimental survey of energy management across the stack	2014	-0.30447146435385425	14.382772568200108	102281
102345	EDA	an on-chip glitchy-clock generator for testing fault injection attacks	2011	-5.481106423121742	14.978091683602068	102372
102378	Metrics	a real coded genetic algorithm for data partitioning and scheduling in networks with arbitrary processor release time	2005	-3.313703461362522	8.76777159681726	102405
102385	EDA	impact of mechanical stress on the full chip timing for through-silicon-via-based 3-d ics	2013	-6.705881700270082	12.859775848228704	102412
102399	EDA	logic synthesis and verification of the cpu and caches of a mainframe system	1994	-2.490754049320398	11.997995424000296	102426
102416	HPC	analyzing the advantages of run-time reconfiguration in radar signal processing	2005	-1.7776217396421847	12.694509283498814	102443
102545	EDA	analyzing heap error behavior in embedded jvm environments	2004	-4.001774107471172	14.172702448294947	102572
102634	Visualization	ddr3 sdram with a complete predictor	2010	0.4256961893516469	14.256897256628644	102661
102651	Embedded	minimal march tests for detection of dynamic faults in random access memories	2007	-5.561848818075428	10.616236292674682	102678
102657	HPC	on the use of a many-core processor for computational fluid dynamics simulations	2015	0.15841963091748698	11.62549366559072	102684
102721	ECom	network science: destruction perfected	2015	-2.390806939761392	7.771012650392812	102748
102794	Mobile	understanding energy consumption of uhf rfid readers for mobile phone sensing applications	2012	-2.756389146925629	8.997909895060877	102821
102805	AI	compromise approach for predictive control of timed event graphs with specifications defined by p-time event graphs	2016	0.3141228755855772	8.906654134098579	102832
102856	EDA	simulating resistive-bridging and stuck-at faults	2006	-5.153108094452183	10.99165972779346	102883
102864	EDA	temperature-aware layer assignment for three-dimensional integrated circuits	2014	-3.8099339745188634	10.662234678424873	102891
102945	SE	decentralized structural controller design for large-scale discrete-event systems modelled by petri nets	2009	0.3619813918300165	9.061928071084887	102972
102961	EDA	a probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization	2017	-5.933939976622485	10.034280009084496	102988
102987	HPC	cuda acceleration of p7viterbi algorithm in hmmer 3.0	2011	-0.15924459510590205	11.045833174732316	103014
102988	EDA	low-power delay test architecture for pre-bond test	2012	-6.23793970311838	12.3604216233676	103015
103003	HCI	an architecture for exploring large design spaces	1998	-2.6056554341099343	11.779558402300935	103030
103028	EDA	in-vehicle vision processors for driver assistance systems	2008	-2.285700291270385	12.212585074660854	103055
103039	EDA	an improved synthesis algorithm for multiplexor-based pga's	1992	-6.476306211977669	10.71914421729225	103066
103041	Arch	memory system design for ultra low power, computationally error resilient processor microarchitectures	2018	-5.73913894734885	14.07809494772335	103068
103086	NLP	mapping onto three classes of parallel machines: a case study using the cyclic reduction algorithm	1993	-0.5463468272937536	10.630787781547056	103113
103103	EDA	fast controllers for data dominated applications	1997	-5.686971634512192	11.62062474956125	103130
103117	EDA	an lssd compliant scan cell for flip-flops	2018	-5.2474494350152	12.170082349034654	103144
103135	EDA	on the use of feedback systems to dynamically control the supply voltage of low-power circuits	2006	-4.3658446498642105	11.503013389460516	103162
103212	EDA	p1149.4-problem or solution for mixed-signal ic design?	1997	-3.8770669832573867	12.44337120768003	103239
103217	HPC	application of a genetic algorithm to the static scheduling of processes on a parallel architecture	1997	-0.2902708104899869	10.27598159398184	103244
103224	EDA	c-based design methodology for fpga implementation of clustalw msa	2007	-1.7426886375178308	12.1485038332977	103251
103313	SE	comet: communication-optimised multi-threaded error-detection technique	2016	-3.614554889205933	14.151951265364234	103340
103314	Security	defeating hatch: building malicious ip cores	2017	-4.9216902172004815	14.863676993666534	103341
103337	EDA	module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths	1989	-6.5487113720848384	11.315289423735125	103364
103367	HPC	evaluating parallel processors for real-time applications	1988	-0.9740218922633044	10.723023206210108	103394
103380	Arch	an ultra-low-power voltage-mode asynchronous wta-lta circuit	2013	-6.47345251310599	13.7614499633434	103407
103452	EDA	exact and efficient advanced loop interchange	1993	-0.6249619111927508	10.101677435143426	103479
103460	Arch	softpower: fine-grain power estimations using performance counters	2010	-0.4922545824808944	14.497208932490974	103487
103505	HPC	greenhpc: a novel framework to measure energy consumption on hpc applications	2015	-0.4069033751627205	14.419780962952506	103532
103552	EDA	design space issues for intrinsic evolvable hardware	2004	-4.5061860226227175	9.664370603436216	103579
103598	HPC	parallel decomposition of unstructured fem-meshes	1998	0.17051954534937538	10.873759866306221	103625
103638	EDA	design of a hybrid non-volatile sram cell for concurrent seu detection and correction	2016	-5.76232619488137	13.735226531776824	103665
103665	EDA	a hybrid cbram/cmos look-up-table structure for improving performance efficiency of field-programmable-gate-array	2013	-5.454820401780486	13.674733932655535	103692
103689	AI	distributed cyber-attack detection in the secondary control of dc microgrids	2018	-2.8710323010880416	8.202028001128017	103716
103703	Robotics	a nano-optics vector matrix multiplier for implementing state machines	2012	-5.488540013356289	12.214621240291386	103730
103724	EDA	early, accurate and fast yield estimation through monte carlo-alternative probabilistic behavioral analog system simulations	2006	-6.320098993301272	12.021130727723351	103751
103748	Arch	software demand, hardware supply	2006	0.2200309268055113	12.937386858778176	103775
103750	EDA	arranging frequency dependent data on sequential memories	1971	-4.9535886379262974	8.575070630976969	103777
103817	EDA	a universal approach for signal dependent circuit reliability simulation	2017	-5.818648318566496	11.863286186991742	103844
103828	EDA	low-latency asynchronous fifo buffers	1995	-4.495946619451094	14.3920573602743	103855
103852	Theory	computing inversion pair cardinality through partition-based sorting	2008	-3.503226647751967	9.042661825821384	103879
103870	EDA	an ocm based shared memory controller for virtex 4	2007	-2.0270300932441416	13.640286516315479	103897
103879	EDA	trends and challenges of large scale embedded memories	2004	-3.57629851137849	13.526431886725485	103906
103898	EDA	ultra-low power and low voltage circuit design for next-generation power-aware lsi applications	2011	-6.535300387650168	13.407110276311407	103925
103981	Logic	a representation of trees by languages ii	1978	-7.000498828871457	7.8038601787498605	104008
104053	EDA	timing-driven partial scan	1995	-5.921674270356682	11.677208241032044	104080
104088	Arch	on the infeasibility of analysing worst-case dynamic energy	2016	-1.3585851612495654	14.300121889574767	104115
104096	EDA	3d compaction: a novel blocking-aware algorithm for online hardware task scheduling and placement on 2d partially reconfigurable devices	2010	-1.1946934546252228	13.946966521358965	104123
104154	AI	arithmetical analysis of digital computing nets	1956	-7.095592739763021	9.711198860222547	104181
104207	EDA	darsi: rc data reduction [vlsi simulation]	1991	-6.241372997922255	12.690489456050775	104234
104271	OS	applying autonomic principles for workload management in multi-core systems on chip	2011	-1.4945606947472792	13.32485315578798	104298
104383	EDA	determining the vulnerabilities of the power transmission system	2012	-2.3909171035101404	7.591302070393777	104410
104395	EDA	homegrown tools and equipment versus eda and ate vendors: the future of design to test product lines	2002	-4.063483784579805	12.32204152141243	104422
104412	EDA	integrated soft error resilience and self-test	2016	-4.967964033791756	11.773089180512926	104439
104416	EDA	on the application of dynamic scan chain partitioning for reducing peak shift power	2010	-5.9569513151883315	11.839834874377527	104443
104490	AI	replay attack detection in a multi agent system using stability analysis and loss effective watermarking	2017	-2.9930319384666864	8.258693221959996	104517
104528	HPC	applied parallel computing large scale scientific and industrial problems	1998	0.18740877718045906	9.767011114300564	104555
104664	EDA	fpga prototyping using behavioral synthesis for improving video processing algorithm and fhd tv soc design	2011	-2.4146591958213817	12.393832618917608	104691
104699	Theory	non-recursive trade-offs for deterministic restarting automata	2007	-6.969635682244152	8.631814453165058	104726
104760	HPC	green destiny + mpiblast = bioinfomagic	2003	0.4298271088934782	11.26888604173308	104787
104817	EDA	ip watermark verification based on power consumption analysis	2014	-4.956819978108951	14.848770592273876	104844
104845	EDA	a current shaping methodology for lowering em disturbances in asynchronous circuits	2004	-5.4349124398235364	12.427267534201874	104872
104888	EDA	static voltage over-scaling and dynamic voltage variation tolerance with replica circuits and time redundancy in reconfigurable devices	2012	-5.79322242681794	13.088589685885106	104915
104927	EDA	choosing the optimal hdl model of thermometer-to-binary encoder	2015	-3.7939704079299568	11.472465859426176	104954
104935	EDA	new dsp benchmark based on selectable mode vocoder (smv)	2006	-2.8387748918399387	12.075479993740785	104962
104963	EDA	a fast probability-based algorithm for leakage current reduction considering controller cost	2007	-6.218758021302566	12.931041254146061	104990
104969	EDA	analysis of cyber physical systems security issue via uncertainty approaches	2017	-2.8147713749299648	8.310848451864358	104996
105010	Logic	finite completeness of categories of petri nets	2000	0.26086454851577223	7.831061929778294	105037
105022	EDA	capacitive mems microphones	2005	-3.556750039515437	12.765695610385508	105049
105140	EDA	an assigned probability technique to derive realistic worst-case timing models of digital standard cells	1995	-5.494828808010605	12.256953891931195	105167
105166	EDA	interconnect optimisation during data path allocation	1990	-6.793009332229303	11.819850070880962	105193
105179	Theory	efficient bin packing algorithms for resource provisioning in the cloud	2015	-5.159725285875886	7.902628210052995	105206
105182	EDA	a multiobjective genetic fuzzy approach for intelligent system-level exploration in parameterized vliw processor design	2006	-2.3610055958850933	13.09995751574915	105209
105196	Mobile	on propagation of phenomena in interdependent networks	2016	-2.127010224489943	7.8392379125867455	105223
105218	EDA	the concept of unschedulability core for optimizing priority assignment in real-time systems	2017	-1.7634977267045189	11.891576085552016	105245
105262	EDA	serial addition: locally connected architectures	2007	-6.0893407653180365	13.546300542977807	105289
105292	EDA	design of a register cache system with an open source process design kit for 45nm technology	2017	-3.641899299682634	11.345227392349534	105319
105310	Arch	tipping point for new design technologies: dfm, low power and esl	2007	-3.901175666445349	13.091808942480315	105337
105442	ML	10281 summary - dynamically reconfigurable architectures	2010	-1.747402084422276	13.407534156012886	105469
105492	EDA	multi-objective routing and topology optimization in networked embedded systems	2008	-4.042360353822003	9.427581314211142	105519
105591	HPC	a study of thread migration in temperature-constrained multicores	2007	-0.5758977220958632	15.051732501996545	105618
105605	EDA	energy-aware compilation for embedded processors with technology scaling considerations	2009	-1.5209329492018735	15.063591250196268	105632
105614	Arch	a scalable high-bandwidth architecture for lossless compression on fpgas	2015	-0.7277814231285565	13.690339692732394	105641
105637	EDA	portable module relocation and bitstream compression for xilinx fpgas	2014	-2.434178614305412	12.707111822521153	105664
105677	EDA	fully automatic dc fault dictionary construction and test nodes selection for analogue fault diagnosis	1995	-4.801236882595272	10.705274071381586	105704
105684	EDA	a 0.325 v, 600-khz, 40-nm 72-kb 9t subthreshold sram with aligned boosted write wordline and negative write bitline write-assist	2015	-6.967613193752627	14.279763529669989	105711
105701	EDA	a noise-agnostic self-adaptive image processing application based on evolvable hardware	2013	-3.65300866691566	10.094081116936193	105728
105739	Arch	an energy consumption characterization of on-chip interconnection networks for tiled cmp architectures	2008	-1.4843682770309792	14.79634212847378	105766
105776	ML	adaptive mapreduce similarity joins	2018	-1.5789354501061903	9.008881782625787	105803
105788	Arch	a heterogeneous cluster with reconfigurable accelerator for energy efficient near-sensor data analytics	2018	0.27050322822776146	13.634029692348475	105815
105819	HPC	central force optimization on a gpu: a case study in high performance metaheuristics	2011	-3.138722454725213	8.853796338028369	105846
105845	EDA	testability analysis and insertion for rtl circuits based on pseudorandom bist	1995	-5.146635337934254	10.69330995327655	105872
105896	EDA	importance of cad tools and methodology in high speed cpu design: invited talk	2000	-3.7424193722558767	11.870572647610526	105923
105913	EDA	performance evaluation of the memory hierarchy of a desktop pc using commodity chips with specific traces	1997	0.16265328225784215	12.868070946076758	105940
105920	HCI	case study: systemc-based design of an industrial exposure control unit1	2003	-2.763859853072016	11.152792457500412	105947
105942	EDA	leak-gauge: a late-mode variability-aware leakage power estimation framework	2013	-6.1392301802586795	12.963523313930864	105969
105955	Visualization	a proposed radix- and word-length-independent standard for floating-point arithmetic	1984	-3.551345414579582	9.70377447957414	105982
105962	Embedded	optimization methodology of dynamic data structures based on genetic algorithms for multimedia embedded systems	2009	-2.9512979335221563	9.530278913116467	105989
105986	Arch	tensorfi: a configurable fault injector for tensorflow applications	2018	-0.05288834325534568	12.45465500837223	106013
106012	AI	data mining based decomposition for assume-guarantee reasoning	2009	-3.585609270393547	8.054670641040037	106039
106052	Logic	design verification tool for product line development	2007	-3.5796719912057187	10.966192034417483	106079
106072	Arch	low voltage test in place of fast clock in ddsi delay test	2005	-5.323223421279573	12.010962137484364	106099
106097	EDA	a practical approach for logic simplification based on fault acceptability for error tolerant application	2015	-5.41511467668782	10.568308992981356	106124
106107	Arch	amber*: enabling precise full-system simulation with detailed modeling of all ssd resources	2018	-0.4206015359506714	13.047575667153193	106134
106110	HPC	exploiting data locality in fft using indirect swap network on cell/b.e.	2008	-0.27302016849671096	11.711352966546706	106137
106116	Theory	performance study of parallel algorithms of lu decomposition for dense matrices.	2003	-1.1606038646387784	9.937122723603352	106143
106189	Logic	an architecture for self-healing digital systems	2003	-4.423696148562197	12.636308983852935	106216
106201	HPC	improving medium-grain partitioning for scalable sparse tensor decomposition	2018	-1.0073552462810944	10.089707610896024	106228
106265	HPC	quantitative application data flow characterization for heterogeneous multicore architectures	2012	-1.016123600187319	12.936481413934171	106292
106305	Arch	fast sige hbt bicmos fpgas with new architecture and power saving techniques	2002	-4.907107660912724	13.453705835310723	106332
106364	Logic	efficient model-checking of weighted ctl with upper-bound constraints	2014	0.2661698740091502	8.229718526907128	106391
106384	EDA	low power pulse-triggered flip-flop based on clock triggering edge control technique	2015	-6.79263421527711	13.450431895028741	106411
106442	Crypto	an effective bist scheme for ring-address type fifos	1994	-4.9767584511562655	11.723780589116702	106469
106463	EDA	robust neuromorphic computing in the presence of process variation	2017	-6.434775690225053	13.4950024820729	106490
106491	AI	analysis of search based algorithms for satisfiability of propositional and quantified boolean formulas arising from circuit state space diameter problems	2004	-3.639618826449112	7.869240056652343	106518
106575	EDA	automatic exploration of vliw processor architectures from a designer's experience based specification	1994	-2.0024014899667373	11.999613503888076	106602
106610	HPC	programming with functional memory	1994	-1.0234559387906643	12.59585621440429	106637
106634	EDA	hybrid symbolic-explicit techniques for the graph coloring problem	1997	-5.393181987154522	9.28213346745648	106661
106675	EDA	a trapezoidal approach to corner stitching data structures for arbitrary routing angles	2008	-5.170157196267653	12.147695205140526	106702
106681	DB	rdct: a novel reconfigurable dynamic cache size tuner to shorten information retrieval time over the internet	2004	-2.909452537384444	10.224423090982134	106708
106689	Logic	abstract interpretation of combinational asynchronous circuits	2007	-4.7325102067199385	10.10223807572678	106716
106699	EDA	clock skew scheduling for soft-error-tolerant sequential circuits	2010	-6.6305523161261055	12.23527606981108	106726
106711	Metrics	network survivability under disaster propagation: modeling and analysis	2013	-2.154412730552196	7.862701690581633	106738
106713	Embedded	lower bounding techniques for the multiprocessor scheduling problem with communication delay	1999	-5.003827677845539	7.988615058266954	106740
106719	HCI	low power digital self organising map	2003	-3.0107077005046112	9.963561998152551	106746
106732	ML	an efficient concurrent implementation of a neural network algorithm	2006	-3.0827853044653146	8.830709586853795	106759
106814	HPC	adaptive job scheduling for a service grid using a genetic algorithm	2003	-3.534041867288924	8.540130804060592	106841
106900	ML	the theory of sequential relations	1966	-6.788481750894362	7.8079618993904125	106927
106963	Theory	csl: configurable fault tolerant serial links for inter-die communication in 3d systems	2012	-4.14852805888476	14.022416344717481	106990
106988	EDA	varsha: variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era	2015	-1.428155908132422	15.08656251341028	107015
106992	Crypto	existence of super-simple oa $$_{\lambda }(3, 5, v)^{\prime }$$ s	2014	-5.234642283873141	9.885920209807717	107019
107013	EDA	propagation algorithm of behavior probability in power estimation based on multiple-valued logic	2000	-5.535685421645313	11.24154670111432	107040
107025	HPC	c-sat: a parallel sat solver for clusters	2009	-2.228543280297461	9.378792754382104	107052
107074	EDA	a quantitative analysis of the benefits of the use of area-i/o pads in fpgas	1997	-5.377848276819977	12.560072376864294	107101
107083	EDA	device resizing based optimization of analog circuits for reduced test cost: cost metric and case study	2004	-5.237862023601662	11.855412407677882	107110
107084	HCI	a new compensation mechanism for environmental parameter fluctuations in cmos digital ics	2009	-5.767091478912794	13.1075191721565	107111
107176	Arch	optimizing the use of static buffers for dma on a cell chip	2006	0.4403793098841704	14.408277230876312	107203
107239	Graphics	using structural and functional information in diagnostic design	1983	-4.361796979346248	10.554613968586722	107266
107250	EDA	a unified model for timing speculation: evaluating the impact of technology scaling, cmos design style, and fault recovery mechanism	2010	-4.990875292583546	13.710756379212176	107277
107275	Arch	quality configurable approximate dram	2017	-1.007031256578791	14.786246742379658	107302
107287	EDA	design of redundant systems protected against common-mode failures	2001	-4.980400734468709	12.503410466629386	107314
107313	EDA	guest editors' introduction: board test	2003	-3.817349006832648	12.43811202051319	107340
107314	Arch	ibm risc system/6000: architecture and performance	1991	-0.4102982022306268	12.573613722798537	107341
107335	EDA	guest editorial for the special section on emerging computational paradigms	2018	-2.8205494692985864	14.060612675586393	107362
107350	EDA	building up a system architecture using vmebus	1986	-2.9910748251635484	11.506915012230115	107377
107398	Robotics	community detection algorithm for big social networks using hybrid architecture	2017	-1.1365043501500312	9.113535694809736	107425
107481	EDA	fuzzy thermal placement for multichip module applications	2001	-7.0556509849829565	11.767024446090414	107508
107530	Logic	on continuous nondeterminism and state minimality	2014	-7.01921408370302	8.067748251882781	107557
107566	EDA	scalable analytic placement for fpga on gpgpu	2015	-0.5825281681898553	12.032227633838039	107593
107598	EDA	a novel, highly seu tolerant digital circuit design approach	2008	-6.008248398265219	13.624944229467376	107625
107617	EDA	optimizing the reversible circuits using complementary control line transformation	2017	-6.625931739927433	10.205297573179855	107644
107643	Arch	instruction design to minimize program size	1974	-0.5897081760713977	13.38136721354424	107670
107652	Arch	single-cycle, pulse-shaped critical path monitor in the power7+ microprocessor	2013	-6.4257559459822335	13.95885350649349	107679
107657	EDA	the challenges of constraint-based test generation	2011	-3.9777558630828835	10.647623856592917	107684
107665	EDA	testability analysis of analog systems	1990	-5.269450693812543	10.419712393888496	107692
107672	EDA	a specification refinement methodology for power efficient partitioning of data-dominated algorithms within performance constraints	2000	-1.445761198466175	13.305097861778492	107699
107675	Arch	revisiting serial arithmetic: a performance and tradeoff analysis for parallel applications on modern fpgas	2015	-0.8631574718537467	12.75409117803831	107702
107745	Arch	embedded sram and cortex-m0 core using a 60-nm crystalline oxide semiconductor	2014	-6.326557442388197	14.116956068659633	107772
107790	DB	enhanced reliability simulation and modelling of torus, hypercube and r-tree networks	1999	-2.5451263083905773	9.61416543165216	107817
107791	EDA	soft error tolerant asynchronous circuits based on dual redundant four state logic	2009	-4.994225064392171	12.948906212304792	107818
107821	HPC	disk layout optimization for reducing energy consumption	2005	0.19725982446913173	14.620270914543235	107848
107834	EDA	using rtos in the aaa methodology automatic executive generation	2006	-2.2088836516483514	12.255348537157822	107861
107851	EDA	performance analysis of arbitration policies for soc communication architectures	2003	-0.8691999801827608	15.066488978314126	107878
107888	EDA	an accurate single event effect digital design flow for reliable system level design	2012	-4.731955090155814	12.253458127973163	107915
107918	DB	evaluating the scaling of graph-algorithms for big data using graphx	2016	-0.8916040613482099	9.154161357593884	107945
107928	Arch	machsuite: benchmarks for accelerator design and customized architectures	2014	-1.2642484673798169	12.777621248831256	107955
107936	Arch	a dedicated reconfigurable architecture for finite state machines	2010	-2.622418754472485	13.166492449928056	107963
107942	Mobile	a relay-transmission of the rfid tag id over the wireless and tcp/ip with a security agent	2007	-2.8261599825119337	10.914064648293419	107969
107969	EDA	timing analysis of combinational circuits including capacitive coupling and statistical process variation	2000	-6.244476086138602	12.373928811838729	107996
107981	Arch	venice: a compact vector processor for fpga applications	2012	-0.6992239678777207	12.590425839208482	108008
107984	EDA	designing for low power in complex embedded dsp systems	1999	-2.517004146205009	13.445657079630534	108011
108163	EDA	building a faster boolean matcher using bloom filter	2010	-5.355656101528662	10.44173727868958	108190
108176	Embedded	supervisor synthesis for similarity control of nondeterministic discrete event systems	2015	0.4690632570895344	8.958786702545583	108203
108211	EDA	yield-oriented energy and performance model for subthreshold circuits with vth variations	2013	-6.670832976172623	12.58754950491529	108238
108239	HPC	strategies for parallelizing the solution of rational matrix equations	2007	-0.5996899641385064	10.655221356852183	108266
108267	EDA	software performance estimation methods for system level design of embedded systems	2010	-1.7312230606949326	12.375756062256222	108294
108381	EDA	area minimization of exclusive-or intensive circuits in fpgas	2004	-7.1006287891789945	11.60529733734124	108408
108394	PL	on derivation languages corresponding to context-free grammars	1974	0.2268928967984143	7.617410453379356	108421
108465	Arch	fault resilient physical neural networks on a single chip	2014	-3.5058150763677123	14.442428151785151	108492
108493	Robotics	hybrid symbolic control for robot motion planning	2013	0.3753848696579018	8.940347772530483	108520
108580	Arch	hardwired-clusters partial-crossbar: a hierarchical routing architecture for multi-fpga systems	1999	-2.536236996840724	15.089463766094122	108607
108600	EDA	a memory selection algorithm for high-performance pipelines	1995	-1.7794309443063971	13.024030077514588	108627
108644	EDA	efficient heuristic algorithms for path-based hardware/software partitioning	2010	-1.7284401097928823	13.540651286909215	108671
108750	Theory	"""comment on """"an electronic generator of random numbers"""	1963	-3.976655822570756	9.368245240999489	108777
108756	Arch	enhancing instruction scheduling with a block-structured isa	1995	0.06016983766319251	12.448107779780862	108783
108773	EDA	challenges and promising results in noc prototyping using fpgas	2007	-2.6831322328226146	12.483385923476277	108800
108846	Arch	hardware acceleration architecture for ethercat master controller	2012	-1.9201351868447507	12.115778098746206	108873
108860	EDA	ip-based application mapping techniques for dynamically reconfigurable hardware architectures	2000	-2.3764071207862165	10.544622846510707	108887
108911	HPC	the design and performance of batched blas on modern high-performance computing systems	2017	0.2769160782207231	11.564061764936056	108938
108931	HPC	evaluating row buffer locality in future non-volatile main memories	2013	-0.11180301178904947	15.057619414939976	108958
108948	EDA	cma-cube: a scalable reconfigurable accelerator with 3-d wireless inductive coupling interconnect	2012	-2.6866487613632843	13.653630485533002	108975
108974	EDA	handling different computational granularity by a reconfigurable ic featuring embedded fpgas and a network-on-chip	2005	-2.279974718883545	13.41613244051526	109001
109030	HPC	optimising memory bandwidth use for matrix-vector multiplication in iterative methods	2010	-0.8258766595700187	10.815041961028474	109057
109049	EDA	finding system-level information and analyzing its correlation to fpga placement	2010	-3.233112825904353	12.720602233620882	109076
109070	AI	interleaved alldifferent constraints: csp vs. sat approaches	2008	-3.4492946913971734	7.504829318162298	109097
109108	Embedded	debugging hdl designs based on functional equivalences with high-level specifications	2013	-3.2396014732119967	11.10597022407336	109135
109119	Arch	loop shifting for loop compaction	2000	-1.7766887516507603	10.54543332292385	109146
109274	HPC	compact dag representation and its symbolic scheduling	2004	-1.8998849083512144	9.845553389340315	109301
109305	HPC	a basic-cycle calculation technique for efficient dynamic data redistribution	1998	-1.1285382287384782	10.219853774451163	109332
109397	EDA	synthesis and time partitioning for reconfigurable systems	2004	-1.9937436586340125	12.393070751052313	109424
109400	Arch	design issues in next-generation merchant switch fabrics	2007	-2.1425475740346243	14.955541034693903	109427
109412	Logic	demo abstract: netamorph: field-programmable analog arrays for energy-efficient sensor networks	2013	-2.655785243320351	14.432529581826381	109439
109472	Theory	the impact of heterogeneity on master-slave scheduling	2008	-4.84794030825354	8.041577316828567	109499
109572	EDA	energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories	2015	-5.252320521735873	14.09660521520959	109599
109580	Arch	techniques for code and data management in the local stores of the cell processor	2007	0.3873475951070946	12.613623019355499	109607
109584	EDA	a direct search method for worst case analysis and yield optimization of integrated circuits	2009	-6.745647946405335	10.876942871310556	109611
109611	Theory	test time reduction through minimum execution of tester-hardware setting instructions	2001	-4.610713720037978	12.089278689109145	109638
109648	Arch	compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture	2008	-1.041372753088566	14.79152705395476	109675
109657	Logic	expressing symmetry breaking in drat proofs	2015	-2.9593933511430546	7.66678168055437	109684
109662	EDA	concurrent depth-first search algorithms based on tarjan’s algorithm	2015	-2.84755311833238	9.520560110669738	109689
109664	EDA	using reconfigurable logic to implement an active network	2000	-2.305047561058803	10.17517368357584	109691
109733	EDA	balanced excitation and its effect on the fortuitous detection of dynamic defects	2004	-5.098495432972786	10.928489654580677	109760
109736	ML	optimal mobile agent algorithms for finding size and orientation of an unknown torus	2005	-2.8390853715904583	9.538741161717304	109763
109755	Security	threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks	2016	-5.058290824367229	14.847772076801471	109782
109799	Logic	logics for weighted timed pushdown automata	2015	-0.42570983323433104	7.908281354211072	109826
109851	EDA	extest: a method to extend test sequences of synchronous sequential circuits to increase the fault coverage	1997	-5.437328001800463	10.351160401543183	109878
109870	EDA	delay insensitive micro-pipelined combinational logic	1993	-3.7447823074333297	11.489412423106973	109897
109905	HPC	distributed parallel information retrieval system: a parallel virtual machine implementation.	1999	0.1416456709108241	9.818124052470168	109932
109926	EDA	fault modeling and characteristics of sram-based fpgas (abstract only)	2011	-5.079315909907812	12.507369820867558	109953
109949	Theory	a parallel algorithm for matrix multiplication of compressed z order data structures	2005	-1.5029345913727308	9.875932538106493	109976
109951	EDA	an algorithm for identifying and selecting the primed implicants of a multiple-output boolean function	1988	-6.350288629478072	10.26827641870906	109978
109977	EDA	an introduction to radiation-induced failure modes and related mitigation methods for xilinx sram fpgas	2008	-4.072387320536524	13.312592213030314	110004
110035	EDA	design space exploration of distributed loop buffer architectures with incompatible loop-nest organisations in embedded systems	2013	-2.2298820859104467	12.96824000642148	110062
110043	EDA	an fpga chip identification generator using configurable ring oscillator	2010	-6.115501433590563	14.834390531843331	110070
110079	Arch	stream synthesis for a wormhole run-time reconfigurable platform	1997	-3.040189519760528	12.749063860877236	110106
110085	Arch	neural methods for dynamic branch prediction	2002	0.11719200832365526	14.089008692466287	110112
110098	EDA	functional testing of circuits and smd boards with limited nodal access	1989	-4.690619368021526	11.689758491045469	110125
110115	EDA	automated design debugging in a testbench-based verification environment	2011	-4.247227462549997	10.616457662556565	110142
110156	EDA	teraflux: harnessing dataflow in next generation teradevices	2014	-2.755978905740608	12.964632108389733	110183
110167	Embedded	a hybrid task mapping algorithm for heterogeneous mpsocs	2015	-0.6479225024866955	14.681912640210873	110194
110191	EDA	on testing of sequential machines using circuit decomposition and stochastic modeling	1995	-5.496679567169493	10.577772828019883	110218
110215	AI	a little blocked literal goes a long way	2017	-3.0120695806221347	7.7751500334641985	110242
110236	EDA	random access scan: a solution to test power, test data volume and test time	2004	-5.7546227416478875	11.531067394843305	110263
110275	EDA	scan-bist based on transition probabilities for circuits with single and multiple scan chains	2006	-5.715676142744147	10.699209124914367	110302
110279	EDA	an efficient hardware implementation of a sat problem solver on fpga	2013	-3.343668494063828	10.226426528852052	110306
110332	Visualization	optimum state assignment for the d flip-flop	1976	-6.904651532465383	10.417465327586193	110359
110363	EDA	design and analysis of 3d-maps: a many-core 3d processor with stacked memory	2010	-2.814676901114217	13.595297141359975	110390
110383	EDA	a cache technique for bus oriented multiprocessor systems	1982	-0.02224627522980958	10.2307947724668	110410
110385	Arch	space-time scheduling of instruction-level parallelism on a raw machine	1998	0.19712535341582185	12.735666318963716	110412
110393	EDA	a statistical framework for dimensionality reduction implementation in fpgas	2006	-2.5402894996090235	10.713839826853436	110420
110443	Robotics	on linear schedules of task graphs for generalized logp-machines	1997	-2.4093653797247288	9.4300735530791	110470
110445	EDA	error immune logic for low-power probabilistic computing	2010	-7.057799591820189	13.400145308331888	110472
110449	Arch	energy-efficiency prediction of multithreaded workloads on heterogeneous composite cores architectures using machine learning techniques.	2018	-0.17476993378660735	14.490742601160909	110476
110469	PL	a language for describing concepts as programs	1979	-6.723457497358352	8.078827847027007	110496
110475	HPC	locality in load balancing policies for massively parallel systems.	1996	0.2254497614143191	10.38075238175482	110502
110477	EDA	early-stage power grid design: extraction, modeling and optimization	2014	-5.231933992143183	13.046318884191086	110504
110482	Mobile	a spoofing detection method for civilian l1 gps and the e1-b galileo safety of life service	2012	-4.143660220370118	8.757621162935777	110509
110508	DB	revisiting redundancy and minimization in an xpath fragment	2008	-2.006945085093602	7.5776415085220545	110535
110522	Arch	adaptive hci-aware power gating structure	2010	-6.248086938894423	13.656100298610365	110549
110531	Theory	the gpu-based string matching system in advanced ac algorithm	2010	0.0737066971438348	11.046196805946696	110558
110559	EDA	a quantitative analysis of performance benefits of 3d die stacking on mobile and embedded soc	2011	-0.3563266927718526	14.853482785712586	110586
110686	HPC	multimedia processor architecture	1998	-1.5214441557716083	12.573746124102184	110713
110713	NLP	visibly pushdown transducers with well-nested outputs	2014	-6.164159247823019	8.425484179879454	110740
110731	ML	learning of regular expressions by pattern matching	1995	-6.0156646071639965	8.192174922746753	110758
110742	EDA	leveraging local intracore information to increase global performance in block-based design of systems-on-chip	2009	-3.534367211045704	12.221188217776337	110769
110749	HPC	decremental scattering for data transport between host and hypercube nodes	1993	-1.5751941997614671	10.309602003309246	110776
110757	HPC	educational tools for object-oriented dsp interactive dsl framework	2013	-1.7271175567588528	11.461257712214104	110784
110770	EDA	leakage-aware task scheduling for partially dynamically reconfigurable fpgas	2009	-1.4172101288492356	15.025647396408038	110797
110803	SE	theoretical properties of lfsrs for built-in self test	1998	-6.071313371357457	10.582667539975054	110830
110858	EDA	pattern generation for understanding timing sensitivity to power supply noise	2015	-5.889538446791429	11.65418718189679	110885
110866	HPC	using parallelization and hardware concurrency to improve the performance of a genetic algorithm	2007	-2.9738994164844867	9.008311733494097	110893
110877	Embedded	a pattern selection algorithm for multi-pattern scheduling	2006	-1.340609500942982	13.904177706328554	110904
110884	EDA	custom instruction generation for configurable processors with limited numbers of operands (ipsj transactions on system lsi design methodology vol.3)	2010	-1.9774811244815311	12.76149152512592	110911
110938	Arch	feram technology for high density applications	2001	-5.415740347787693	13.858668026295145	110965
111002	EDA	on the exploitation of the inherent error resilience of wireless systems under unreliable silicon	2012	-4.509782239182973	13.972417161382998	111029
111005	Logic	dualities between nets and automata induced by schizophrenic objects	1995	0.4489733886248597	7.550828608865827	111032
111014	EDA	exploiting application locality to design low-complexity, highly performing, and power-aware embedded classifiers	2006	-0.9426444982196068	14.342029872121994	111041
111053	AI	parallel bidirectional heuristic search on the em-4 multiprocessor	1994	-2.321384040368084	9.268826632502401	111080
111071	EDA	an analysis of the wire-load model uncertainty problem	2002	-5.274662727632869	12.585545673148866	111098
111074	HPC	in-network caching for chip multiprocessors	2009	0.4850307672398506	14.789405491871998	111101
111075	EDA	multi-threading support for system-level performance simulation of multi-core architectures	2011	0.24727768562185584	11.266579893942382	111102
111136	AI	from decimation to local search and back: a new approach to maxsat	2017	-3.88098347545013	7.460250042872137	111163
111152	EDA	can functional test achieve low-cost full coverage of noc faults?	2009	-3.886546730075692	13.049374575839751	111179
111193	EDA	a fast and fuzzy functional simulator of inexact arithmetic operators for approximate computing systems	2018	-2.2114429231811106	11.980969974950467	111220
111199	EDA	soc memory hierarchy derivation from dataflow graphs	2007	-1.2296375722313395	12.856313770312276	111226
111203	EDA	ibm's 50 million gate asics	2003	-3.6981890711685272	12.59803851824901	111230
111228	EDA	improving parallel circuit simulation using high-level waveforms	1995	-1.2195177457800772	11.611359403927965	111255
111250	AI	an investigation of sharing strategies for answer set solvers and sat solvers	2005	-3.0242524093215426	7.964418902860392	111277
111269	Embedded	optimal task allocation for maximizing reliability in distributed real-time systems	2013	-3.632404194815813	8.621951536865035	111296
111360	EDA	computer-aided recoding for multi-core systems	2010	-2.0494909546070845	11.688065211095152	111387
111372	EDA	a path-oriented timing-aware diagnosis methodology of at-speed transition tests	2009	-4.404668311766059	11.466616505417127	111399
111390	Arch	a low-cost and high-performance embedded system architecture and an evaluation methodology	2014	-2.5235552854742127	12.921350082504807	111417
111446	EDA	optimal sizing of configurable devices to reduce variability in integrated circuits	2009	-5.083467229307574	11.72894372563621	111473
111450	Theory	a multithreaded powerpc processor for commercial servers	2000	0.2172376683164884	14.481642002942884	111477
111459	EDA	efficient power pad assignment for multi-voltage soc and its application in floorplanning	2016	-7.073850122825992	12.318511200034974	111486
111473	Arch	fpga-accelerated simulation of computer systems	2014	-0.3545804860796835	11.975198917784846	111500
111482	Robotics	how are we going to test soc's on a pcb?	2005	-3.7238098785069	12.31174493569117	111509
111485	Arch	design and analysis of an noc architecture from performance, reliability and energy perspective	2005	-3.5256055335067815	14.432089669339526	111512
111488	HPC	evaluating private vs. shared last-level caches for energy efficiency in asymmetric multi-cores	2014	0.2744153406121697	14.612935593185771	111515
111638	Logic	extended watson–crick l systems with regular trigger languages and restricted derivation modes	2012	-6.943478119032713	7.962940803834872	111665
111662	Logic	on the language inclusion problem for timed automata: closing a decidability gap	2004	-0.16637520480353518	8.18560348069813	111689
111668	EDA	a modified merging approach for datapath configuration time reduction	2010	-1.8228919159852228	13.242134549665966	111695
111721	EDA	analysis and testing on delays with two time frames	2015	-5.561173555802716	10.602056346682435	111748
111734	AI	editorial – artificial intelligence in logic design	2003	-3.780006579570817	12.507513859535852	111761
111768	Arch	benchmarking for research in power delivery networks of three-dimensional integrated circuits	2013	-4.483847170379288	13.416420422451887	111795
111803	EDA	a new design method for m-out-of-n tsc checkers	1983	-5.6647421873279455	10.587354240193324	111830
111824	OS	xml-driven bitrate adaptation of svc bitstreams	2007	-1.6865423736896084	8.563060263647357	111851
111854	Theory	scheduling with conflicts, and applications to traffic signal control	1996	-5.047395049742109	8.032517248773821	111881
111885	Logic	complexity bounds for sum-product logic via additive proof nets and petri nets	2015	-0.18116874314990025	7.936421016569402	111912
111919	EDA	a video driver system designed using a top-down, constraint-driven methodology	1996	-4.277560426325244	11.338997500443456	111946
111944	HPC	parallel fft algorithms using radix 4 butterfly computation on an eight-neighbor processor array	1995	-1.5000166511444455	10.704337908331633	111971
111970	Metrics	mapreduce-based distributed k-shell decomposition for online social networks	2014	-1.0840090594581473	8.956515061424048	111997
111971	Arch	modeling and characterizing power variability in multicore architectures	2007	-5.346433414253468	13.27229744405978	111998
112005	HPC	parallelizing non-vectorizable loops for mimd machines.	1990	0.09393941141479574	10.112280940218094	112032
112054	Robotics	a framework of model checking guided test vector generation for the 6dof manipulator	2014	-3.5257205827291496	11.190797418336803	112081
112060	EDA	delay-fault diagnosis by critical-path tracing	1992	-5.22876531868409	10.625122144579173	112087
112079	Arch	macro vs. micro dataflow: a programming example	1986	0.09354577923382576	10.055040632088721	112106
112080	EDA	statistical analysis and modeling for error composition in approximate computation circuits	2013	-6.533278686001951	12.153751703829375	112107
112184	Theory	a newsingular value decomposition algorithmsuited to parallelization and preliminary results	2006	-0.4454966841605783	9.679681007365083	112211
112190	HPC	loop tiling for reconfigurable accelerators	2001	0.19385567805807635	12.748344123518308	112217
112198	Visualization	plx fp: an efficient floating-point instruction set for 3d graphics	2004	-0.9673457961870492	11.871039769512805	112225
112288	Arch	boosting parallel applications performance on applying dim technique in a multiprocessing environment	2011	-0.7692096660288797	13.524767327448776	112315
112292	HPC	algorithm-specific parallel processing with linear processing arrays	1994	-1.6223154130166249	10.91709821006663	112319
112314	EDA	high defect coverage with low-power test sequences in a bist environment	2002	-5.425683029286457	11.383406117506626	112341
112318	Robotics	evolutionary programming strategies with self-adaptation applied to the design of rotorcraft using parallel processing	1998	-2.91449580996737	8.811018475319806	112345
112364	Metrics	on the influence of start-up costs in scheduling divisible loads on bus networks	2000	-4.813455835858902	8.065408437780546	112391
112400	EDA	implementation of a genetic algorithm on a virtex-ii pro fpga	2009	-3.645154114528298	9.479954160441617	112427
112451	PL	the dynamic trace memorization reuse technique	2000	0.5011789282668465	13.744236761771404	112478
112492	Arch	spatial sampling and regression strategies	2007	-0.7954764182060174	13.13125029735286	112519
112525	Logic	bounds on the number of markings consistent with label observations in petri nets	2009	0.4997302636486655	9.058365819993906	112552
112548	Arch	adaptive real-time image processing exploiting two dimensional reconfigurable architecture	2008	-1.70524071674256	12.847210407029625	112575
112573	Arch	exploiting partial operand knowledge	2003	-0.9955200542601048	14.078899312320294	112600
112595	Theory	online traveling salesman problems with rejection options	2014	-5.463433810798294	7.500106550378123	112622
112641	EDA	energy efficient datapath synthesis using dynamic frequency clocking and multiple voltages	1999	-6.89686351607858	12.78006469038283	112668
112653	EDA	designing leakage aware multipliers	2004	-5.7198379195304225	13.857787602767516	112680
112660	Logic	real-time strategy synthesis for timed-arc petri net games via discretization	2016	0.4788680966131199	8.74696528227753	112687
112721	EDA	efficient techniques and methodologies for embedded system design usign free hardware and open standards	2009	-2.531504534968912	11.807984278779099	112748
112729	EDA	a low-cost low-power non-volatile memory for rfid applications	2012	-6.240556438238581	14.454159131506579	112756
112748	EDA	mixed-clock issue queue design for energy aware, high-performance cores	2004	-2.5444539961636883	14.595883860812403	112775
112797	EDA	a design for concurrent error detections in fplas	1992	-5.167727617022663	11.536739842419614	112824
112807	Arch	combining prem compilation and ilp scheduling for high-performance and predictable mpsoc execution	2018	-0.4256586558023617	13.366904173550653	112834
112858	EDA	structural software-based self-test of network-on-chip	2014	-5.159735511809921	11.162193626486962	112885
112874	Arch	implementing distributed ada	1992	-0.025226581809057208	11.852575340764403	112901
112881	Mobile	testing by verifying walsh coefficients	1983	-5.496938019211004	10.434048969019024	112908
112903	EDA	algorithmic techniques for nanometer vlsi design and manufacturing closure	2008	-6.635737456976477	12.315500977815821	112930
112925	EDA	voltage and temperature scalable gate delay and slew models including intra-gate variations	2008	-6.595916600280097	12.299906292799868	112952
113019	EDA	quad-port memory blocks in radiation-tolerant fpgas: an application for image processing systems	2009	-2.1850804411483806	12.021283751674662	113046
113020	EDA	automated design space exploration of transient fault detectable datapath based on user specified power and delay constraints	2015	-5.665796286956603	10.737209014048004	113047
113037	EDA	an automated data path synthesizer for a canonic structure, implementable in vlsi	1985	-4.05620944887752	10.789164396560748	113064
113090	HPC	the long and winding road toward efficient high-performance computing	2018	-2.7396640167894892	13.86468048185735	113117
113096	PL	algorithms for resolving conflicts in dynamic storage allocation	1985	-4.981037588336902	8.331361769398693	113123
113108	EDA	a novel fuzzy matching model for lithography hotspot detection	2013	-6.2920063795301795	11.686083693342006	113135
113109	Arch	reconfigurable computing: architectures, tools and applications	2011	-2.0870102698112656	13.611913667638412	113136
113119	EDA	scan test of die logic in 3-d ics using tsv probing	2015	-5.917102365033503	12.749309276411324	113146
113149	EDA	artificial evolution in computer aided design: from the optimization of parameters to the creation of assembly programs	2011	-3.4268363983915355	10.741515894995386	113176
113152	EDA	behavioral modeling of transmission gates in vhdl	1989	-4.619156131880022	10.553061148821756	113179
113163	EDA	high-abstraction level complexity analysis and memory architecture simulations of multimedia algorithms	2005	-1.6818491636512647	11.938679739621527	113190
113177	HPC	12.4 1.4gsearch/s 2mb/mm2 tcam using two-phase-precharge ml sensing and power-grid preconditioning to reduce ldi/dt power-supply noise by 50%	2017	-6.488394368069375	13.680424672128332	113204
113210	EDA	a configurable architecture to limit inrush current in power-gated reconfigurable devices	2014	-4.241885881565141	11.731593631681793	113237
113306	Logic	reachability logic: an efficient fragment of transitive closure logic	2000	0.39482542839899065	8.119788982707014	113333
113361	EDA	optimizing incremental step pulse programming for rram through device–circuit co-design	2018	-5.647507691214081	13.554795393219942	113388
113370	HPC	agent-based memory access for many-core cmps	2014	0.2344759674879507	14.856455244188476	113397
113426	EDA	incremental learning approach and sat model for boolean matching with don’t cares	2007	-3.918323558613954	8.225292234872306	113453
113437	EDA	mets: a multiple event transient simulator	2017	-5.919940819067619	11.923967177841014	113464
113492	EDA	towards a decentralized state estimation of p-time petri net systems	2018	0.12261314296852872	8.876759342294264	113519
113525	Visualization	effective fixed-point pipelined divider for mobile rendering processors	2013	-3.1946700594869317	10.22605600529933	113552
113531	Arch	register file write data gating techniques and break-even analysis model	2012	-5.779003377464247	14.009135481705652	113558
113551	Arch	benchmarking sw26010 many-core processor	2017	0.368683862885941	12.49011316955568	113578
113552	EDA	a priori implementation effort estimation for hardware design based on independent path analysis	2008	-3.059012941430424	11.377102683675014	113579
113583	Theory	preemptive scheduling on a small number of hierarchical machines	2008	-5.153421101580705	7.724091779352097	113610
113620	Embedded	towards self-adaptation in real-time, networked systems: efficient solving of system constraints for automotive embedded systems	2011	-1.0182829422807984	14.254434115575204	113647
113650	EDA	an fpga implementation of a quadruple-based multiplier for 4d clifford algebra	2008	-1.3361181781624054	11.286589799828699	113677
113657	EDA	interlocked test generation and digital hardware synthesis	1991	-4.146787893410431	10.707727194500752	113684
113681	Robotics	hydrogen-related reliability issues for advanced microelectronics	2002	-3.5615720853897908	10.143619531348904	113708
113746	HPC	coarse/fine-grained approaches for pipelining computing stages in fpga-based multicore architectures	2014	-0.5680730364240012	13.334052588717194	113773
113816	EDA	a system-level communication synthesis approach for hardware/software systems	1996	-1.893337897667456	12.340572017737019	113843
113843	EDA	online rf checkers for diagnosing multi-gigahertz automatic test boards on low cost ate platforms	2006	-3.937081493577053	11.650491205631642	113870
114000	Arch	adaptive sampling for efficient mpsoc architecture simulation	2007	-0.9645057671644188	13.539994972570865	114027
114010	HPC	fail-stop failure algorithm-based fault tolerance for cholesky decomposition	2015	-2.1194148001305635	14.128774920313505	114037
114026	Arch	a micro signal processing module	1978	-2.659307021792641	11.32641471093778	114053
114062	EDA	enhanced built-in self-repair techniques for improving fabrication yield and reliability of embedded memories	2016	-4.767977414463592	13.777641219095367	114089
114081	Arch	architecture design exploration of three-dimensional (3d) integrated dram	2009	-4.767304684133406	13.886633126274726	114108
114087	EDA	dynamic accuracy as a design criterion of linear electronic-analog differential analyzers	1957	-6.83644000953703	9.72179104420952	114114
114117	EDA	zero skew clock-tree optimization with buffer insertion/sizing and wire sizing	2004	-7.112282797410268	11.727961243003067	114144
114165	DB	common properties of some multiattribute file systems	1979	-5.6625410906498574	9.041183913499786	114192
114208	Logic	combining the folding and testing for programmable logic arrays	1994	-6.313495909717023	11.019900072822864	114235
114218	EDA	synthesis of multivalued multithreshold functions for ccd implementation	1986	-6.949778334987742	10.576490298991757	114245
114241	EDA	serial reconfigurable mismatch-tolerant clock distribution	2009	-5.702951247816161	12.728993875410627	114268
114259	DB	three dimensional fpga architecture with fewer tsvs	2018	-3.82132341941082	10.643832716279842	114286
114276	EDA	behavior and synthesis of two-input-gate asynchronous circuits	2005	-4.4591382328252545	10.649114842383813	114303
114359	EDA	distributed bus arbitration algorithm comparison on fpga-based mpeg-4 multiprocessor system on chip	2008	-1.8858204092042876	14.63205062089249	114386
114382	EDA	hyper-programmable architectures for adaptable networked systems	2004	-2.6455756744918517	12.69987295549428	114409
114448	Security	an offset-compensated oscillator-based random bit source for security applications	2004	-5.641067827977557	15.048064028816267	114475
114453	EDA	improvement of the fault coverage of the pseudo-random phase in column-matching bist	2005	-5.832757367084974	10.632969906289867	114480
114495	EDA	a design methodology for the implementation of embedded vehicle navigation systems	2009	-3.0322767823520698	11.510367785708619	114522
114496	EDA	hwpmi: an extensible performance monitoring infrastructure for improving hardware design and productivity on fpgas	2012	-2.5654627382795008	12.12394017464084	114523
114525	EDA	full waveform accuracy to estimate delay in coupled digital circuits	2008	-6.469357761408662	12.02093020545107	114552
114529	Arch	diagnosing multiple bridge faults in baseline multistage interconnection networks	1995	-2.6021857207983623	9.7526082184345	114556
114549	HPC	optimal performances and scheduling for parallel algorithms with equal cost tasks	1992	-4.719339027634426	8.323598907652245	114576
114595	NLP	performance trade-offs of dct with variable length carry chains in fpgas	2004	-2.750406703271884	10.491385267408381	114622
114623	EDA	fast prototyping of datapath-intensive architectures	1991	-2.4208252369900363	11.751764356502388	114650
114677	EDA	automatic synthesis of vlsi architectures for arbitrary lifting-based filter banks and transforms	2008	-2.0867167272100717	12.543354343321875	114704
114679	EDA	pbs: proven boolean simplification	1994	-4.6873224790274035	9.978378164890296	114706
114746	EDA	implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]	2004	-7.227701027059165	12.764813589719012	114773
114754	EDA	dynamic, non-linear cache architecture for power-sensitive mobile processors	2010	-0.4657746591765557	14.959003401993067	114781
114794	ML	a fast constant coefficient multiplier for the xc6200	1996	-3.701215613278877	10.033603218517534	114821
114846	EDA	a multi-objective genetic algorithm for design space exploration in high-level synthesis	2008	-3.647094552177681	9.785917210534745	114873
114883	EDA	post-placement voltage island generation	2006	-7.136486845874066	12.466606690516011	114910
114921	Theory	learning multiple languages in groups	2005	-6.698476263236115	8.235682114046986	114948
114953	Arch	scalable softcore vector processor for biosequence applications	2006	-1.0537461010882223	12.044433261025365	114980
114972	Arch	repurposing soc analog circuitry for additional cots hardware security	2018	-5.651272451186387	15.029749408690211	114999
114976	EDA	hardware efficient piecewise linear branch predictor	2007	0.401046446503922	14.252157278552106	115003
114984	HPC	scalable parallel matrix multiplication on distributed memory parallel computers	2000	-1.8326840678272107	9.658911459690813	115011
114996	Arch	ipc driven dynamic associative cache architecture for low energy	2004	-0.17852032993811556	14.855390874669807	115023
115056	EDA	an effort-minimized logic bist implementation method	2001	-5.3733841795253925	11.675045658133644	115083
115058	EDA	read margin analysis in an reram crossbar array	2016	-6.4860401326449475	13.871004045545057	115085
115063	ML	multilevel k-way hypergraph partitioning	1999	-1.9825877668295957	9.301904631236765	115090
115065	EDA	a synchronous interface for socs with multiple clock domains	2004	-4.395917194850427	13.283236521229794	115092
115086	SE	a method of locating open faults on incompletely identified pass/fail information	2008	-5.362766381867886	10.907825936818288	115113
115135	EDA	full-speed field programmable memory bist supporting multi-level looping	2005	-4.286264737828873	11.64779608423563	115162
115145	Embedded	an artificial immune system for heterogeneous multiprocessor scheduling with task duplication	2007	-3.306118299100388	8.8138706179955	115172
115166	Robotics	parallel computation of nash equilibria in n-player games	2009	-2.3611660155902214	8.28821518208768	115193
115229	Embedded	parallel photon-mapping rendering on a mesh-noc-based mpsoc platform	2014	-0.2047919661881267	11.629768505125847	115256
115235	Arch	the w-network: a low-cost fault-tolerant multistage interconnection network for fine-grain multiprocessing	1996	-1.4101209461989468	14.37225421236769	115262
115252	Crypto	constructive threshold logic addition a synopsis of the last decade	2003	-4.657944884311778	9.891394861849713	115279
115291	Arch	power efficient approaches to redundant multithreading	2007	-3.830181009074554	14.232019858544517	115318
115304	EDA	fault location with current monitoring	1991	-4.688960975141772	12.038482440360234	115331
115308	Theory	regular closure of deterministic languages	1999	-6.811230293260572	8.315579973912634	115335
115347	EDA	an fpga-based floating-point processor array supporting a high-precision dot product	2006	-1.423946931155748	11.823606530687337	115374
115481	NLP	determining the pitch period of speech using no multiplications	1993	-2.5605572871689817	10.781010460429473	115508
115567	EDA	generation of diagnostic tests for transition faults using a stuck-at atpg tool	2012	-5.430093241904001	10.774012699315234	115594
115601	Vision	the impact of task-length parameters on the performance of the random load-balancing algorithm	1992	-4.621131137015043	8.48964011394153	115628
115606	Arch	memory mapped spm: protecting instruction scratchpad memory in embedded systems against soft errors	2012	-4.202252604634526	14.318011373510707	115633
115608	HPC	evaluation of communication performances in hypercube architectures	1992	-2.4360269534728087	9.667077737594711	115635
115723	EDA	a flexible co-processing approach for soc-fpgas based on dynamic partial reconfiguration and bitstream relocation methods	2015	-1.4780351779598049	12.807370852453067	115750
115733	Robotics	a p1500 compliant bist-based approach to embedded ram diagnosis	2001	-3.8496752120603226	11.846998179386144	115760
115893	AI	double configuration checking in stochastic local search for satisfiability	2014	-3.833478631670849	7.460213077578003	115920
115895	EDA	deductive fault simulation of internal faults of inverter-free circuits and programmable logic arrays	1986	-5.311822052755506	10.33703093073118	115922
115910	Logic	fsm encoding for bdd representations	2007	-6.747214746934347	9.81978646256318	115937
115920	Arch	two approximate voting schemes for reliable computing	2017	-5.485300733606489	11.902558225198842	115947
115979	Robotics	dynamics-driven adaptive abstraction for reactive high-level mission and motion planning	2015	0.26845681087011697	8.810440135001514	116006
116000	Arch	an opencl micro-benchmark suite for gpus and cpus	2012	0.4032985161144185	12.409328523311546	116027
116012	EDA	analyse de défaillances de circuits vlsi par testeur à faisceau d'électrons. (failure analysis of vlsi integrated circuits using an electron beam tester)	1990	-4.468212830844106	11.216044505498646	116039
116015	Logic	solving markov chains using bounded aggregation on a massively parallel processor	1993	-1.5371044860012075	9.699629695552716	116042
116032	EDA	heuristic datapath allocation for multiple wordlength systems	2001	-2.84179035829366	11.923762937898012	116059
116034	Robotics	discrete abstraction and supervisory control of switching systems	2003	0.5040271562700993	8.964492690242219	116061
116071	Security	mers: statistical test generation for side-channel analysis based trojan detection	2016	-5.128813226620492	14.32980061548496	116098
116091	HPC	an evaluation of segmented sorting strategies on gpus	2016	-0.17348020739048708	11.003385008181946	116118
116103	Arch	migration of ses to fpga based architectual concepts	2009	-2.164953406131931	12.717613331215937	116130
116112	Embedded	a 28nm integrated true random number generator harvesting entropy from mram	2018	-6.174437822588974	14.717741015161002	116139
116135	Arch	expression-level parallelism for distributed spice circuit simulation	2011	-0.3593602764277737	12.728196136111796	116162
116168	HPC	challenges in parallel and distributed computing	1998	0.14078636273634965	9.768979150824807	116195
116179	AI	solving the flow shop problem by parallel programming	2009	-3.3361862582514865	8.60682837614534	116206
116189	Security	high-level side-channel attack modeling and simulation for security-critical systems on chips	2008	-4.842921400339539	14.842188518518956	116216
116218	Mobile	noise-immune embedded nand-rom using a dynamic split source-line scheme for vddmin and speed improvements	2010	-6.7520840658585355	14.17244698204706	116245
116281	EDA	a partitioning algorithm for technoiogy-mapped designs on single-chip emulation systems	2001	-5.213177087839097	12.01117820810552	116308
116291	Arch	mixed-signal approximate computation: a neural predictor case study	2009	-5.256803848294496	12.531602623045206	116318
116314	Logic	reachability analysis of linear systems with stepwise constant inputs	2013	0.4181992485078958	8.873137214189988	116341
116335	EDA	multiple voltage synthesis scheme for low power design under timing and resource constraints	2005	-6.6843008340392025	12.50804941003601	116362
116346	HPC	communication-avoiding tile qr decomposition on cpu/gpu heterogeneous cluster system	2018	0.14059612420936365	11.388597110060859	116373
116372	Crypto	antisymmetries in the realization of boolean functions	2002	-7.154705250133903	9.748920066182183	116399
116399	HPC	computer science - architecture - beyond the beyond and the extremes of computing	2006	-0.5480235070425487	12.326289430585106	116426
116408	HCI	a transient pulse dually filterable and online self-recoverable latch	2017	-5.9247439952855485	12.382094525394757	116435
116427	Logic	self-testing embedded borden t-ued code checkers for t=2 k q-1 with q=2 m -1	2008	-6.473456529834125	10.545095492251132	116454
116449	HPC	optimization of parallel particle-to-grid interpolation on leading multicore platforms	2012	0.13971483072664184	11.582106885846276	116476
116476	Arch	memory-link compression schemes: a value locality perspective	2008	0.44835800344259613	14.549983687006685	116503
116774	Robotics	algorithms for handling skew in parallel task scheduling	1992	-4.619462775863762	8.206153677799367	116801
116788	EDA	challenges and solutions in modern analog placement	2012	-6.5713117327893125	11.744845827994055	116815
116799	HPC	parallel n-ary speculative computation of simulated annealing	1995	-2.682046855570667	9.137698738803904	116826
116850	EDA	derivative-free robust optimization for circuit design	2015	-6.500590264442293	10.668827232494829	116877
116879	EDA	detecting a trojan die in 3d stacked integrated circuits	2017	-5.248411916406615	12.720119196200256	116906
116920	EDA	mustc-testing: multi-stage-combinational test scheduling at the register-transfer level	1995	-4.457982512666449	11.326423322073627	116947
116956	EDA	cycle-count-accurate processor modeling for fast and accurate system-level simulation	2011	-1.6011927193740014	13.162179790202956	116983
116967	EDA	high-level modeling and fpga prototyping of produced order parallel queue processor core	2006	-2.0460128728049605	12.883128341307659	116994
117050	Theory	fault tolerant based embeddings of quadtrees into hypercubes.	1991	-2.64894690146359	9.592500173274528	117077
117100	Vision	guest editorial recent advances in capacity approaching codes	2016	-3.7491543067921738	8.768681073368493	117127
117110	EDA	pichaff2 - a hierarchical parallel sat solver	2004	-1.062292413131843	11.85461535853343	117137
117208	Robotics	synthesis of nonlinear continuous controllers for verifiably correct high-level, reactive behaviors	2015	0.17751054247395068	8.759739565943933	117235
117226	EDA	fpga-based subset sum delay lines	2014	-4.415068214001956	12.857676597923277	117253
117300	Vision	test features of the mc145472 isdn u-transceivers	1990	-3.6148467633727015	11.891311953658018	117327
117306	EDA	measuring the effectiveness of various design validation approaches for powerpc(tm) microprocessor arrays	1998	-4.1151472165832015	11.359957134826875	117333
117349	HPC	combining building blocks for parallel multi-level matrix multiplication	2008	-0.8406578177779028	10.434253651385852	117376
117371	Arch	sepas: a highly accurate energy-efficient branch predictor	2004	0.3121919475249065	14.227713955353014	117398
117411	EDA	fault list compaction through static timing analysis for efficient fault injection experiments	2002	-5.377540485893387	10.95735842329714	117438
117441	EDA	digital vlsi logic technology using carbon nanotube fets: frequently asked questions	2009	-4.362239898412085	13.318174637555652	117468
117456	HPC	performance/energy aware task migration algorithm for many-core chips	2016	-1.5672802074027523	14.910862478939535	117483
117506	HPC	a new parallel architecture for sparse matrix computation based on finite projective geometries	1991	-1.0923837379386458	9.98587942346038	117533
117511	HPC	performance optimization of multithreaded 2d fast fourier transform on multicore processors using load imbalancing parallel computing method	2018	-0.23210755968747634	11.531228653161364	117538
117561	SE	the performance evaluation tool for automated prototyping of concurrent cyclic processes	2004	0.1947948757208651	9.014176306987002	117588
117563	EDA	hardware and software implementations of prim’s algorithm for efficient minimum spanning tree computation	2013	-2.323255941419629	13.518745736020279	117590
117640	Logic	incremental construction of minimal deterministic finite cover automata	2006	-7.062600397000736	9.004649111528632	117667
117654	HPC	improving performance of gmres by reducing communication and pipelining global collectives	2017	-0.1865278435665968	11.058522696177056	117681
117657	PL	constraint based vectorization	1989	0.2241750327763039	10.37990123432781	117684
117663	HPC	multiscale computing in the exascale era	2017	0.19491699055886727	12.80347570051949	117690
117695	HPC	a throughput-driven task creation and mapping for network processors	2007	-0.5049074168117909	13.774029846750837	117722
117700	HPC	a framework for parallel genetic algorithms for distributed memory architectures	2014	-3.0716095099402327	8.917165702635835	117727
117751	OS	energy efficient scale-in clusters with in-storage processing for big-data analytics	2015	0.1257336178025062	14.246159005248066	117778
117827	Logic	behavioural biometrics hardware based on bioinformatics matching	2009	-4.084949355790993	15.023199028324894	117854
117856	EDA	a real-valued coding mechanism for software-hardware partitioning in soc design	2008	-3.919060132206375	9.319910106043864	117883
117867	Robotics	stochastic continuous-state approximation of markovian petri net systems	2008	0.4779400319967117	9.043223450443914	117894
117902	EDA	silicon demonstration of statistical post-production tuning	2015	-5.11834039519638	12.964999763228017	117929
117914	ML	optimized test error detection by probabilistic retest recommendation models	2011	-5.271746611331052	11.169081055816083	117941
117916	Arch	riif-2: toward the next generation reliability information interchange format	2016	-2.9874202134576024	12.029724313993759	117943
117919	ML	an mbr-safe transform for high-dimensional mbrs in similar sequence matching	2007	-6.771850637780128	9.52802394909731	117946
117928	EDA	bdd-based verification of scalable designs	2003	-5.0855431587740565	9.802852124450784	117955
117933	EDA	floating point to fixed point conversion of c code	1999	-1.8787894163381635	12.000315967212385	117960
117954	Arch	improving data access efficiency by using a tagless access buffer (tab)	2013	-0.1905926451430454	14.7725381406269	117981
118063	Arch	flexible routing architecture generation for domain-specific reconfigurable subsystems	2002	-2.4233146724268293	12.953141400519025	118090
118072	EDA	on non-statistical techniques for fast fault coverage estimation	1999	-5.653761490146362	11.109195495611454	118099
118155	Arch	throughput in a counterflow pipeline processor	1995	-0.4415892181844398	12.999128574436035	118182
118164	Arch	a 1-v 1-mb sram for portable equipment	1996	-6.958606276533817	13.956209788041722	118191
118220	Arch	design and implementation of an ordered memory access architecture	1993	-1.6520972217831429	12.281701727585206	118247
118225	EDA	combined channel segmentation and buffer insertion for routability and performance improvement of field programmable analog arrays	2004	-7.023253256810076	11.938461039255559	118252
118285	HPC	ga-based multi-objective optimization for retrofit design on a multi-core pc cluster	2015	-2.9296297881985813	8.750022312996974	118312
118333	OS	special-purpose hardware for text searching: past experience, future potential	1991	-0.13034129326717536	10.159048249793743	118360
118355	EDA	scan-chain design and optimization for three-dimensional integrated circuits	2009	-6.411363530805332	11.77355614659169	118382
118363	HPC	a study on combinational effects of job and resource characteristics on energy consumption	2013	-0.4962293543095144	14.806108833725144	118390
118378	EDA	integration of level shifting in a tspc flip-flop for low-power robust timing closure in dual-vdd ulv circuits	2017	-6.7337410119391645	13.713286319314749	118405
118385	Networks	exploiting errors for efficiency: a survey from circuits to algorithms	2018	-2.611006164576388	12.572085739550689	118412
118397	Arch	code simulation concept for s/390 processors using an emulation system	2000	-3.2360451448422043	12.3354990193241	118424
118426	EDA	automatic instruction-set architecture synthesis for vliw processor cores in the asam project	2017	-1.8247699812160512	12.53708610982765	118453
118431	AI	a new encoding from minsat into maxsat	2012	-3.857446700120122	7.5012838767724865	118458
118469	Logic	restarting automata with restricted utilization of auxiliary symbols	2006	-6.835286341076287	8.449005255697722	118496
118507	EDA	early stage automatic strategy for power-aware signal processing systems design	2016	-2.358324214350089	12.911364190898668	118534
118516	HPC	parallel genetic algorithms with migration for the hybrid flow shop scheduling problem	2006	-3.250725823790121	8.771449169970424	118543
118518	Arch	hcw 2009 keynote talk: gpu computing: heterogeneous computing for future systems	2009	0.2652217342687371	11.9382714159426	118545
118527	Theory	one-line random number generators and their use in combinations	1968	-3.137295115894148	9.798626760990603	118554
118581	EDA	fully automatic test program generation for microprocessor cores	2003	-3.708233514925565	10.86637326149956	118608
118597	SE	finding fault with fault injection: an empirical exploration of distortion in fault injection experiments	2014	-4.550412592951345	11.597768462583002	118624
118628	EDA	a method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis	1993	-5.003580696719509	10.131996182823068	118655
118636	Arch	transforming nanodevices into nanosystems: the n3xt 1,000x	2016	-3.9279653986606746	13.808179261111484	118663
118646	HPC	practical parallel union-find algorithms for transitive closure and clustering	1988	-1.4274349377032802	9.861505800190256	118673
118741	Logic	stochastic shortest paths and weight-bounded properties in markov decision processes	2018	-1.1486485297277906	8.042722652990973	118768
118793	EDA	programmable asynchronous pipeline arrays	2003	-2.920681600234233	13.614762087784884	118820
118797	Metrics	the design and characterization of a half-volt 32 nm dual-read 6t sram	2011	-6.589742471715857	14.185733937076346	118824
118823	EDA	modular testprocessor for vlsi chips and high-density pc boards	1988	-4.37651874538983	11.829180370787089	118850
118826	EDA	enhancing bist quality of sequential machines through degree-of-freedom analysis	2001	-5.56355149839082	10.626708788160268	118853
118887	DB	nested loops revisited	1993	-0.7987072990555997	10.20031346009021	118914
118893	Robotics	multiple fault diagnosis using n-detection tests	2003	-5.196869758757007	10.561171047049562	118920
118923	Embedded	evaluation of memory access arbitration algorithm on tilera's tilepro64 platform	2015	0.3234614255370037	14.418935839276097	118950
118961	EDA	technological trends, design constraints and design implementation challenges in mobile phone platforms	2007	-3.32005941399005	13.190880022554026	118988
118975	Arch	hirecs: hypercube implementation of relaxation-based circuit simulation	1989	-1.893531660727501	10.689499533687552	119002
118986	AI	breaking weak symmetries in constraint programming	2007	-3.7987028861215113	7.488121208829131	119013
118989	EDA	session 16 overview: switching power control techniques: analog subcommittee	2012	-3.169154368305332	10.305159650623883	119016
119106	EDA	exploring low cost optimal watermark for reusable ip cores during high level synthesis	2016	-5.034014798101037	14.926835357332811	119133
119149	EDA	circuit design techniques for the high-performance cmos ibm s/390 parallel enterprise server g4 microprocessor	1997	-4.646117850809398	13.41710755433335	119176
119166	EDA	concurrent implementation techniques using differential evolution for multi-core cpus: a comparative study using statistical tests	2014	-3.1031856361769226	8.79394147714953	119193
119167	Arch	lmstr: exploring shared hardware controlled scratchpad memory for multicores	2017	0.29182810274334536	13.966460517340806	119194
119169	Theory	approximation algorithms for stochastic scheduling problems	2005	-5.297661492775087	7.603575725483898	119196
119212	EDA	a novel post-silicon debug mechanism based on suspect window	2010	-5.122274155571604	11.474149877502045	119239
119241	EDA	modeling of physical defects in pn junction based graphene devices	2014	-4.823583805081518	12.596431332435953	119268
119245	NLP	the role of distributed memory in natural language parsing	1984	-0.23226982341069805	9.675685147665078	119272
119263	ML	hypersphere sampling for accelerating high-dimension and low-failure probability circuit-yield analysis	2014	-6.588639343247496	12.093274470091544	119290
119266	Arch	parallel processing applied on the electric grounding systems design	2006	-1.5884363801245185	9.160138575620724	119293
119332	EDA	intellectual property protection for fpga designs with soft physical hash functions: first experimental results	2013	-5.403223844585261	15.063827336835153	119359
119335	Robotics	a simplified solution of a pepa model of kerberos protocol	2011	0.3139631371914697	9.365826550190542	119362
119349	Embedded	idamc: a many-core platform with run-time monitoring for mixed-criticality	2012	-1.2179993230227044	13.663381396376504	119376
119380	Logic	guarded negation	2012	-0.53420645295531	7.474335530306668	119407
119392	EDA	a method and fpga architecture for real-time polymorphic reconfiguration	2007	-4.3461237771740935	13.415423841114386	119419
119427	Embedded	electronic warfare digital signal processinig on cots computer systems with reconfigurable architectures	2005	-2.2568889744297342	11.62674108523998	119454
119439	DB	new concurrency control algorithms for accessing and compacting b-trees	1994	-5.296399959665301	9.158297051708248	119466
119494	Arch	heterogeneous hmc+ddrx memory management for performance-temperature tradeoffs	2017	-0.5091589916453236	14.979468675719405	119521
119499	EDA	an accumulator—based test-per-clock scheme	2011	-5.721342981389197	10.956575831919944	119526
119527	Theory	deterministic p-ram simulation with constant redundancy	1989	-1.9892189099023592	9.978342710435056	119554
119577	HCI	single-event effects in advanced cmos technologies - analysis and mitigation	2015	-5.137256465642698	13.323396725724983	119604
119606	EDA	monitoring operating temperature and supply voltage in achieving high system dependability	2013	-4.7091498958058375	13.374979985014287	119633
119636	DB	a compression technique for large statistical data-bases	1981	-2.9792375902761425	8.706395652100824	119663
119701	HPC	a novel scheduling model for computational grid using quantum genetic algorithm	2012	-3.2858514273271417	8.701527129271003	119728
119719	EDA	a video compression case study on a reconfigurable vliw architecture	2002	-1.0531646830560404	13.638717561266676	119746
119740	EDA	modeling multimedia workloads for embedded system design	2006	-1.358785362712289	13.255497280018801	119767
119761	EDA	fpga for high-performance bit-serial pipeline datapath	1998	-3.515483055797322	13.17875382078076	119788
119771	EDA	3-d stacked dram refresh management with guaranteed data reliability	2015	-2.2688701612805744	14.270119282495004	119798
119798	Visualization	autonomic diffusive load balancing on many-core architecture using simulated annealing	2017	0.21274314090671245	10.217816262876411	119825
119826	Arch	network on chip interface for scalable distributed shared memory architectures	2018	-0.3932432144995153	10.672440293501335	119853
119869	EDA	bayesian theory based switching probability calculation method of critical timing path for on-chip timing slack monitoring	2018	-5.593080582225123	12.175940463650045	119896
119900	EDA	wire-speed verification schemes for hw/sw design of 10-gbit/s-class large-scale nw soc using multiple fpgas	2012	-3.2237093743300247	12.889836822732168	119927
119976	EDA	a comparison of approaches for high-level power estimation of lut-based dsp components	2008	-6.60576659753204	12.000681512968175	120003
119988	DB	cross-talk with fluctuation in heterogeneous multicore fibers	2014	-3.0712000011788816	10.2630013858301	120015
120027	EDA	energy-aware mpeg-4 single profile in hw-sw multi-platform implementation	2006	-1.7398389682843276	13.00038341751407	120054
120058	EDA	advances in multi-gate mosfet circuit design	2007	-6.056979127456032	13.4472996849356	120085
120074	EDA	computation of supervisors for reconfigurable machine tools	2015	0.34921736006691634	9.096076880187264	120101
120139	EDA	nonscan design for testability for synchronous sequential circuits based on conflict resolution	2003	-5.581818217386607	10.987435036268687	120166
120144	Arch	a self-adaptive seu mitigation system for fpgas with an internal block ram radiation particle sensor	2014	-4.081489449354645	13.597727630481408	120171
120181	EDA	pso-based design of rf integrated inductor	2012	-5.889740488264843	9.675874062103693	120208
120184	Logic	decentralized state estimation in discrete event systems under partially ordered observation sequences	2016	0.3430605471590465	8.989035378065815	120211
120218	EDA	placement for immunity of transient faults in cell-based design of nanometer circuits	2011	-6.234276716763191	12.829555532151575	120245
120231	EDA	improving fpga design and evaluation productivity with a hardware performance monitoring infrastructure	2011	-2.4953339261710177	12.102300080873357	120258
120310	Arch	keynote address ii: exploiting dynamic hardware reconfigurability for efficiency, performance, and reliability	2012	-3.799711263750977	13.418850655442274	120337
120345	HCI	game jams: community, motivations, and learning among jammers	2012	-1.6302189076888225	8.577615350108127	120372
120353	EDA	a flexible embedded sram compiler	2002	-3.2747446599125323	12.087070416900186	120380
120369	HPC	reducing thread divergence in gpu-based b&b applied to the flow-shop problem	2011	-1.7401228904133297	9.52658616120938	120396
120374	Arch	practical performance/power alternatives within an existing cmos technology generation	1996	-4.199422483826994	13.213082087041723	120401
120396	HCI	an hybrid soft computing approach for automated computer design	2006	-4.779989018573096	9.354241565331296	120423
120422	Arch	3d-gcp: an analytical model for the impact of process variations on the critical path delay distribution of 3d ics	2009	-6.1356679847025575	12.865101693734431	120449
120427	Theory	mutual exclusion scheduling	1996	-5.025742070951816	8.032719627946406	120454
120443	Embedded	achieving deterministic, hard real-time control on an ibm-compatible pc: a general configuration guideline	2005	-2.265190975386582	12.210555218287391	120470
120461	AI	adaptive fault diagnosis of analog circuits by operation-region model and x - y zoning method	2008	-5.17408415805725	10.741701529678538	120488
120481	EDA	a method of lfsr seed generation for scan-based bist using constrained atpg	2013	-5.612612625250635	11.049430372744954	120508
120506	EDA	new mapping strategies for pre-optimized inductor sets in bottom-up rf ic sizing optimization	2017	-5.840068758881827	9.811816430370687	120533
120553	EDA	performance and power consumption evaluation in smartphone based image processing for medical applications	2018	-0.4201736576930818	12.869155395521016	120580
120593	Embedded	wopanets: a tool for worst case performance analysis of embedded networks	2010	-0.5234489944351939	12.353478126848024	120620
120661	Arch	modeling the technology impact on the design of a two-level multicomputer interconnection network	1996	-2.6009355813051758	14.627737296752587	120688
120716	EDA	3d noc using through silicon via: an asynchronous implementation	2011	-2.5537175751114414	14.742928339763127	120743
120752	EDA	hardware system synthesis from domain-specific languages	2014	-1.672780774884174	12.344930300233418	120779
120807	Arch	compiler-directed energy savings in superscalar processors	2006	-0.3027908379858165	14.627880878757969	120834
120853	ML	top-down analysis of path compression: deriving the inverse-ackermann bound naturally (and easily)	2006	-6.49781305550933	8.212219401236844	120880
120879	HPC	the lofar correlator: implementation and performance analysis	2010	-1.069554487607386	11.601260007322153	120906
120902	Embedded	reducing test power for embedded memories	2011	-5.221030831254149	13.776502834923015	120929
120952	EDA	optimization of dynamic power consumption in multi-tier gate-level monolithic 3d ics	2016	-5.612664141439182	13.569102170529966	120979
121009	Arch	a radiation tolerant and self-repair memory cell	2013	-5.565251204882432	13.613629349229631	121036
121011	EDA	sc: hardware approaches to machine learning and inference	2018	0.35029646072346393	11.802415061319087	121038
121023	EDA	advanced memory topics	2013	-3.943347818664483	13.342431997427525	121050
121083	EDA	automatic synthesis of fpga channel architecture for routability and performance	1994	-6.976115743116174	11.682666790671771	121110
121133	HPC	performance and power for highly parallel systems	2016	-0.3647055619699395	14.46161970126628	121160
121155	Arch	response of transport triggered architectures for high-speed processor design	2013	-2.6036854658477293	12.355341017942944	121182
121219	EDA	multitasking support for dynamically reconfig urable systems	2006	-0.03520344389273431	14.031205508687224	121246
121256	Theory	node importance of complex networks based on cascading failure dynamic	2016	-2.1912649509886903	7.818296157447767	121283
121258	Theory	automatic generation of linear-time algorithms from predicate calculus descriptions of problems on recursively constructed graph families	1992	-0.5222932011891942	7.4734894563495216	121285
121268	Vision	guest editors' introduction - special issue on computer arithmetic	2000	-3.238443826587592	12.755640920580307	121295
121270	Theory	on the use of gpu for accelerating communication-aware mapping techniques	2016	-0.3218449433642381	10.333145490187356	121297
121282	EDA	evaluation of multiple-output logic functions using decision diagrams	2003	-6.590899746274546	10.222108138695543	121309
121308	EDA	using opencl to rapidly prototype fpga designs	2016	-0.3963466746128018	12.553184804111359	121335
121324	HPC	a new generalized particle approach to allot resources and jobs for grid computing	2005	-2.4150966241712406	8.594865064750811	121351
121368	SE	current problems related to lsi functional testing	1976	-4.056131352606449	11.528522170500187	121395
121403	Arch	energy-saving mechanisms in the time-triggered architecture	2010	-2.2017714984994683	14.002642341133402	121430
121424	EDA	high-level modeling and testing of multiple control faults in digital systems	2016	-4.5073878619158485	10.664568462363842	121451
121583	Theory	polynomial time inference of extended regular pattern languages	1982	-6.924062392975402	8.40456812599894	121610
121627	PL	optimizing sorting algorithms by using sorting networks	2016	-0.5154050635957177	10.834667091118927	121654
121660	HPC	counting triangles in large graphs on gpu	2016	-1.1235411577464158	9.295744314231088	121687
121665	EDA	wire-sizing for delay minimization and ringing control using transmission line model	2000	-4.752056980551071	10.974311299514834	121692
121679	EDA	seeking low-power synchronous/asynchronous systems: a fir implementation case study	2017	-3.0031374043273966	13.053790900129226	121706
121729	EDA	checking nested properties using bounded model checking and sequential atpg	2006	-4.766131510745684	10.139031386958195	121756
121731	Embedded	a distributed processing architecture of fast polynomial transform for real-time computation of a multi-dimensional cyclic convolution	1981	-0.8828059472187672	9.681890012754057	121758
121794	EDA	use of lithography simulation for the calibration of equation-based design rule checks	2009	-6.020675714924351	11.844699509630509	121821
121822	EDA	code compressor and decompressor for ultra large instruction width coarse-grain reconfigurable systems	2007	-1.444345008641185	13.538175470055606	121849
121823	EDA	reducing library development cycle time through an optimum layout create flow	2002	-4.073738673805991	12.016629791247336	121850
121874	EDA	an abstraction and optimization approach using hw/sw co-design techniques to get power aware smart card solutions.	2005	-2.4242442269733613	11.160930873780007	121901
121876	EDA	defect-aware synthesis for reconfigurable single-electron transistor arrays	2017	-5.384796801159654	12.785229228563626	121903
121881	HPC	efficient parallelization of the discrete wavelet transform algorithm using memory-oblivious optimizations	2015	-0.17047195758560602	11.756477384892404	121908
121882	EDA	development of a high-speed simulator for sensor network protocols using gpgpu	2014	0.18908015046505067	13.346904879935346	121909
121911	AI	domain dependence in parallel constraint satisfaction	1989	-2.3810017958080305	9.12453886004535	121938
121923	EDA	system-level exploration tool for energy-awarememory management in the design of multidimensional signal processing systems	2009	-1.64961634982109	13.24736690002678	121950
121993	HPC	firehose architectures for free-space optically interconnected vlsi circuits	1997	-2.61264562723414	14.241421309895667	122020
122063	Theory	online timed pattern matching using derivatives	2016	-7.158271430279022	8.359045368714796	122090
122078	EDA	voltage-frequency island partitioning for gals-based networks-on-chip	2007	-2.969192942591095	14.546237497634433	122105
122090	Embedded	a fast and efficient isomorphic task allocation scheme for k-ary n-cube systems	2006	-2.0531392170978324	9.954732455721519	122117
122094	EDA	software pipelining in nested loops with prolog-epilog merging	2009	0.0935454139815602	13.143615480685202	122121
122111	Arch	montecito: a dual-core, dual-thread itanium processor	2005	-2.299592012975757	13.368168772539224	122138
122118	Arch	performance and reliability trade-offs for high-κ rram	2014	-4.756995002413575	13.452509456002685	122145
122229	EDA	extending the kernighan/lin heuristic for hardware and software functional partitioning	1997	-2.604288686920648	9.909451703119851	122256
122232	HPC	the next generation of exascale-class systems: the exanest project	2017	0.07379812382069488	12.59022830336301	122259
122261	EDA	gala - an automatic layout system for high density cmos gate arrays	1984	-3.651221560089974	11.48155590857874	122288
122285	HPC	parallel matrix-multiplication algorithm for distributed parallel computers	2005	-1.4101126753670623	10.149984305293856	122312
122297	Arch	a partition-based mechanism for reducing energy in phase change memory	2014	-0.584436565589119	15.094749091905957	122324
122315	Arch	instruction cache locking inside a binary rewriter	2009	0.4217713473487128	13.65149308673861	122342
122322	HPC	evaluating scientific workflow execution on an asymmetric multicore processor	2017	0.12798185478733226	14.607438170885118	122349
122333	Arch	a novel electromagnetic interference resisting local interconnection network transmitter	2014	-3.740583323953284	10.297593802228839	122360
122342	EDA	a survey of techniques for architecting processor components using domain-wall memory	2016	-0.8264083592075707	13.655996644544961	122369
122369	EDA	full-custom vs. standard-cell design flow: an adder case study	2003	-6.583464497193675	13.233234152210274	122396
122399	Robotics	fault tolerance in industrial microprocessor based real time controllers	1983	-2.342930292007128	10.063512779722812	122426
122437	EDA	power reduction techniques for dynamically reconfigurable processor arrays	2008	-0.9728333313422254	14.771273845544462	122464
122513	EDA	synasm: a high-level synthesis framework with support for parallel and timed constructs	2012	-1.5121966479124411	12.124326085385935	122540
122655	EDA	finding best voltage and frequency to shorten power-constrained test time	2013	-6.605878686058928	12.891758199345773	122682
122687	EDA	built-in self-test with an alternating output	1998	-5.304361694883637	10.685449405230496	122714
122705	Graphics	video nodes and video webs: uses of video in hypermedia	1992	-4.2252958768395015	8.697744764962048	122732
122752	EDA	high throughput large scale sorting on a cpu-fpga heterogeneous platform	2016	-0.3513779554717989	12.094316517318092	122779
122774	EDA	cumulative balance testing of logic circuits	1995	-5.681320497537447	11.015125085204943	122801
122804	Robotics	efficient design of petri-net supervisors with disjunctive specifications	2013	0.3587694488767739	8.849562308752148	122831
122832	Theory	incomplete inference for graph problems	2013	-3.82777003939412	7.576777176805952	122859
122907	Visualization	a study on fine granular fault tolerance methodologies for fpgas	2011	-4.08403147638625	13.612808741127582	122934
122913	EDA	rt level reliability enhancement by constructing dynamic tmrs	2007	-4.4553232917967724	13.042059660925789	122940
122942	EDA	logic decomposition during technology mapping	1997	-6.33110946150411	10.27040951308776	122969
123005	SE	a compressive-sensing based testing vehicle for 3d tsv pre-bond and post-bond testing data	2016	-5.645952987334982	11.555522061559277	123032
123009	EDA	heterogeneous computing system platform for high-performance pattern recognition applications	2017	-1.9523038485077149	12.60766341157119	123036
123017	ML	speedup and efficiency of large-size applications on heterogeneous networks	1998	-1.4310367866122338	9.86151508745742	123044
123112	Arch	haswell: a family of ia 22 nm processors	2015	-2.7188441608082523	13.85271460933643	123139
123123	AI	watching clauses in quantified boolean formulae	2003	-3.4404860028260087	7.588154817418128	123150
123170	Theory	the intrinsic complexity of language identification	1996	-7.114687276852585	8.16609867557973	123197
123171	PL	c2cu: a cuda c program generator for bulk execution of a sequential algorithm	2017	-0.5361363923063823	10.308341880568346	123198
123206	OS	m-flash: fast billion-scale graph computation using a bimodal block processing model	2016	-0.9610094110534044	9.495347658983938	123233
123221	Logic	complementation, disambiguation, and determinization of büchi automata unified	2008	-6.600485709512515	8.317147608580514	123248
123256	Theory	optimised simulated annealing for ising spin glasses	2015	-2.396300642684392	9.309225052602669	123283
123261	EDA	an automatic design flow for mapping application onto a 2d mesh noc architecture	2007	-2.3901014647368184	12.592024161220715	123288
123277	HPC	a gpu-based backtracking algorithm for permutation combinatorial problems	2016	-2.002349941459332	9.382294001111225	123304
123285	Arch	analysis of bti aging of level shifters	2016	-6.134016221782543	13.654006451520916	123312
123364	EDA	post-silicon tunable clock buffer allocation based on fast chip yield computation	2014	-6.7059281679407965	12.3511602338219	123391
123397	Arch	computing the two-dimensional discrete fourier transform on the aspen parallel computer architecture	1987	-1.1423710312421702	9.903711679069925	123424
123399	DB	scheduling of query execution plans in symmetric multiprocessor database systems	2004	-4.252033432036826	8.546694232690552	123426
123486	Embedded	dynamic cache reconfiguration for soft real-time systems	2012	-0.032043821815213494	15.119769310407586	123513
123497	Theory	epistemic gossip protocols	2016	-5.0899230130553335	7.997584122793911	123524
123522	HPC	high level programming of document classification systems for heterogeneous environments using opencl (abstract only)	2015	-0.0995584748067937	12.599823464368127	123549
123526	Theory	synergistic fault-tolerance for memory chips	1992	-4.360410160265942	11.929242101524148	123553
123539	OS	emu: rapid prototyping of networking services	2017	-0.4696339960783134	12.6209165373966	123566
123600	EDA	systematic test generation for secure hardware supported virtualization	2017	-4.48797857372604	14.412442037059703	123627
123618	Arch	a distributed architecture for digital signal processing.	1987	-2.3650522766528046	9.978833965587764	123645
123653	DB	an fpga-based hardware accelerator for energy-efficient bitmap index creation	2018	-0.8646123456509949	12.159935032574394	123680
123674	Arch	way halted prediction cache: an energy efficient cache architecture for embedded processors	2015	-0.2586213339300449	14.582114572034213	123701
123738	Arch	reducing energy by exploring heterogeneity in a coarse-grain fabric	2008	-1.4982925198454895	13.528830306895731	123765
123868	EDA	improving error resilience for compressed test sets by don't care assignment	2005	-5.6753928062043775	11.37286744410136	123895
123912	EDA	trip: an automated technology mapping system	1987	-3.5964051669386183	11.312995613296984	123939
123951	ML	the ibm z13 memory subsystem for big data	2015	-2.0471543805110746	13.920663452444112	123978
123974	Logic	deciding probabilistic automata weak bisimulation: theory and practice	2016	0.3573075209893149	8.136624436566787	124001
123984	Embedded	hierarchical control system design using approximate simulation	2009	0.3183354559362164	8.905187494661748	124011
124021	Arch	thermal-aware dynamic voltage frequency scaling for many-core processors under process variations	2013	-1.6450593684977681	14.940570522506833	124048
124065	Theory	multicoloring planar graphs and partial k-trees	1999	-5.449742406446637	7.716378140700085	124092
124072	Embedded	milan: a model based integrated simulation framework for desgin of embedded suystems	2001	-1.9854579270744404	11.895847742612851	124099
124146	EDA	a flexible and parameterized architecture for multicore microcontroller	2011	-1.5515901669823051	12.01504779840581	124173
124174	HPC	a hybrid heuristic for dag scheduling on heterogeneous systems	2004	0.03938693394978543	11.101965176027772	124201
124176	Theory	c-semiring frameworks for minimum spanning tree problems	2008	-3.637337839957605	7.558464742102862	124203
124215	Arch	low-cost hardware infrastructure for runtime thread level energy accounting	2016	-0.06968427969667783	14.657101199116552	124242
124238	EDA	yield-per-area optimization for 6t-srams using an integrated approach to exploit spares and ecc to efficiently combat high defect and soft-error rates	2011	-4.698649907871887	13.787905792841654	124265
124398	NLP	extending parikh's theorem to weighted and probabilistic context-free grammars	2017	-7.1449014687026535	8.154439512998676	124425
124458	EDA	ultra low-power neural inspired addition: when serial might outperform parallel architectures	2005	-7.162178256612775	13.883711855624027	124485
124497	EDA	reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic	2006	-4.874496934679142	10.416480184890252	124524
124525	EDA	enabling sizing for enhancing the static noise margins	2013	-6.449362873882102	13.677042956793539	124552
124527	EDA	concurrent error detection using monitoring machines	1995	-4.422229709867395	12.22423630737298	124554
124556	Arch	ca based protocol processor for heterogeneous cmps	2016	-2.1325448768242903	11.280356072088413	124583
124575	EDA	decentralized bist for 1149.1 and 1149.5 based interconnects	1996	-5.437595436600793	11.532300924095125	124602
124599	EDA	design-space exploration and runtime resource management for multicores	2013	-1.325054861761466	14.052199693284395	124626
124617	DB	performance analysis of file organizations that use multibucket data leaves with partial expansions	1993	-5.362258069427919	9.132496348864258	124644
124652	EDA	low-cost dynamic voltage and frequency management based upon robust control techniques under thermal constraints	2011	-5.393058926122586	13.848212996662776	124679
124697	EDA	a fast built-in redundancy analysis for memories with optimal repair rate using a line-based search tree	2009	-5.2295992949300265	12.301246186725276	124724
124699	EDA	interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits	2004	-6.02239516551474	12.68768813559472	124726
124728	EDA	optimization techniques for multiple output function synthesis	1991	-6.6510930730529365	11.005726121387076	124755
124738	Robotics	error detection, fault location and reconfiguration for 2d mesh processing element arrays for digital signal processing	1993	-4.131315326252478	12.841391110350328	124765
124783	EDA	incremental solution of power grids using random walks	2010	-6.6989899189945845	11.249755690910973	124810
124840	Arch	on computing power	1994	-1.2082776250508995	11.388381881512844	124867
124846	Robotics	parallel discrete event simulation using space-time events	1994	0.25564791738293563	9.908531570792617	124873
124870	Logic	deterministic parallel communicating watson-crick automata systems	2015	-7.125359056192701	8.084747621386153	124897
124907	EDA	some experiments about wave pipelining on fpga's	1998	-7.1848359888251325	13.50595416803191	124934
125002	EDA	an integrated system for assigning signal flow directions to cmos transistors	1995	-6.680899537527571	11.229324887128186	125029
125022	Robotics	network design for distributed model-based fault detection and isolation	2014	0.1418551120157083	8.864352157537953	125049
125031	EDA	applying dynamic reconfiguration for fault tolerance in fine-grained logic arrays	2008	-3.8475737518540787	12.994777484628164	125058
125071	Robotics	keynote speech 2: role of fpga in semiconductor industry and how it enables technology innovation	2015	-3.6175484846542716	12.997414855764733	125098
125080	EDA	fused-arithmetic unit generation for reconfigurable devices using common subgraph extraction	2007	-3.495811514587982	12.523660661661776	125107
125158	Theory	fast parallel space allocation, estimation and integer sorting	1995	-1.4010381524333149	9.496517257907556	125185
125250	EDA	stream synthesis for efficient power simulation based on spectral transforms	2001	-6.551625853393736	11.763291223191596	125277
125263	EDA	the automatic diagnosis of faults in analogue and mixed-signal circuits	1991	-4.996460076965988	10.807277430016502	125290
125275	EDA	an algorithm for microcode compaction of vhdl behavioral descriptions	1987	-2.3050117263962626	11.38748083076691	125302
125342	Arch	demm: a dynamic energy-saving mechanism for multicore memories	2017	-0.4922794608902867	14.89082910035198	125369
125426	Arch	configurable cache tuning with a victim cache	2015	-0.1866815942132974	14.79765772865322	125453
125443	HPC	a distributed algorithm for the efficient computation of the unified model of social influence on massive datasets	2017	-0.9556509357597152	9.141449486916096	125470
125444	EDA	testing multiple stuck-at faults of robdd based combinational circuit design	2017	-5.698870062721976	10.675877297976943	125471
125504	EDA	synthesizable fpga fabrics targetable by the verilog-to-routing (vtr) cad flow	2015	-3.1996911937046653	12.546198084820244	125531
125520	EDA	reliable laser programmable gate array technology	2002	-6.645047841315871	13.890027057913118	125547
125565	HPC	effizientes lösen von anfangswertproblemen gewöhnlicher differentialgleichungssysteme mithilfe von autotuning-techniken	2015	0.4563494476452151	10.95113053054095	125592
125621	Arch	an exact dynamic programming based method to solve optimisation problems using gpus	2014	-3.195215980035905	8.702871014394505	125648
125679	Robotics	a polynomial deadlock avoidance policy for a class of assembly processes based on petri nets	2013	0.3433933238886671	8.999609945058051	125706
125773	EDA	a mixed-level co-simulation method for system-level design space exploration	2006	-1.6948529783774422	12.614793829175587	125800
125817	Theory	online bounds on balancing two independent criteria with replication and reallocation	2012	-5.14006403579362	8.57678019274965	125844
125833	EDA	a methodology to take credit for high-level verification during rtl verification	2017	-3.1251497378234685	11.346006766698304	125860
125851	EDA	efficient state assignment framework for asynchronous state graphs	1995	-5.295676526011663	10.258095189479329	125878
125903	EDA	optimum operating points of transistors with minimal aging-aware sensitivity	2015	-6.447081308515358	13.351444657220144	125930
125945	HPC	a systematic methodology to generate decomposable and responsive power models for cmps	2013	-0.5267476647506684	14.498199951178632	125972
125953	EDA	deployment of better than worst-case design: solutions and needs	2005	-4.274528410294328	13.354737452729633	125980
125960	EDA	a reduced store/restore energy mram-based sram cell for a non-volatile dynamically reconfigurable fpga	2018	-6.671434389457972	14.118976472060703	125987
125976	EDA	placing streaming applications with similarities on dynamically partially reconfigurable architectures	2010	-1.533115434229182	13.317075793277096	126003
125993	EDA	wavefront technology mapping	1999	-7.121722624656849	11.089746032357723	126020
126096	HPC	distributed memory matrix-vector multiplication and conjugate gradient algorithms	1993	-1.0796529551784193	10.283227561527259	126123
126103	Robotics	improving the performance for the range search on metric spaces using a multi-gpu platform	2012	0.3912952593064663	10.80599954215576	126130
126148	Embedded	hardware implemented real-time operating system (abstract only)	2013	0.10251684763020058	13.285501728640304	126175
126202	EDA	memory hierarchy for high-performance and energyaware reconfigurable systems	2007	-1.2126319632207214	13.860578906573474	126229
126207	Logic	intel’s post silicon functional validation approach	2007	-2.7605628443090304	12.189940282485678	126234
126224	EDA	clockless implementation of leon2 for low-power applications	2007	-2.976845070668835	12.592835709208796	126251
126244	EDA	design and implementation of discrete cosine transform chip for digital consumer products	2006	-2.7700066987224434	11.895836901851013	126271
126291	SE	stuck-at tuple-detection: a fault model based on stuck-at faults for improved defect coverage	1998	-5.472503189306416	10.78420649419608	126318
126302	PL	normal-order reduction grammars	2017	-6.8548635194031	7.911318512164329	126329
126316	EDA	development of fpga chip for laser- based distance measurer for defense applications	2010	-3.4340861017473414	10.072626732400536	126343
126397	EDA	testability of circuits derived from functional decision diagrams	1994	-5.736911861025175	10.54405964365502	126424
126447	EDA	using standard asic back-end for qdi asynchronous circuits: dealing with isochronic fork constraint	2007	-4.9013864348191545	11.758035834187535	126474
126486	Logic	the role of the complementarity relation in watson-crick automata and sticker systems	2004	-7.020354460905473	7.970513457884506	126513
126509	NLP	the relation between derivations and syntactical structures in phrase-structure grammars	1972	-6.577595391794652	8.047992135813503	126536
126522	HPC	scalable static and dynamic community detection using grappolo	2017	-1.157658156549372	9.124696071218317	126549
126537	EDA	architecture-level power estimation and design experiments	2001	-2.6154238194632127	13.067330488870759	126564
126565	Theory	a general theory of computational scalability based on rational functions	2008	-1.4977831318895367	9.904709331262726	126592
126572	HPC	mapping partitioned program modules onto multicomputer nodes using simulated annealing	1990	-0.4541406591060412	9.915602047980844	126599
126579	EDA	hosmii: a virtual hardware integrated with dram	1998	-2.2658786923879064	12.315235369304347	126606
126622	NLP	a dft method for core-based systems-on-a-chip based on consecutive testability	2001	-5.7025679770746995	11.120452723895092	126649
126668	Security	using power-up sram state of atmel atmega1284p microcontrollers as physical unclonable function for key generation and chip identification	2013	-5.557612036506884	15.111899191825788	126695
126680	DB	efficient dynamic load balancing for association rule mining	2002	0.31514881253133004	9.889314345907316	126707
126700	Logic	on-line error detection and correction in storage elements with cross-parity check	2002	-4.0931891452135964	11.52405982703314	126727
126713	EDA	reuse-based test access and integrated test scheduling for network-on-chip	2006	-4.7239538093726345	12.455843896757948	126740
126719	EDA	fault handling in fpgas and microcontrollers in safety-critical embedded applications: a comparative survey	2007	-2.465844364872006	12.559638773164304	126746
126723	EDA	a dynamically reconfigurable asynchronous fpga architecture	2004	-1.5699816840738257	12.947301658017574	126750
126750	EDA	a practical cut-based physical retiming algorithm for field programmable gate arrays	2005	-6.660978882831591	11.637581566908464	126777
126761	Robotics	spreading diversity in multi-cell neutron-induced upsets with device scaling	2006	-6.771033942922758	13.918097334818547	126788
126768	Graphics	mpcr: an efficient and flexible chains of recurrences server	1997	-1.1352132145876024	10.126738788359734	126795
126914	Arch	efficiency analysis for a mixed-signal focal plane processing architecture	2005	-3.249113329403144	13.781247914947526	126941
126928	AI	a theory of diagnosability of digital systems	1976	-5.293949443260368	9.935008636327323	126955
127109	Logic	faster solutions of rabin and streett games	2006	-1.1486245553596666	8.0715335449431	127136
127114	EDA	concurrent simulation of nearly identical digital networks	1974	-4.866015435121832	11.127982934583056	127141
127119	EDA	on benchmarking digital testing systems	1988	-4.021182409675328	11.163656428236258	127146
127134	AI	attack mitigation in adversarial platooning using detection-based sliding mode control	2015	-2.834715403457759	8.308250593300784	127161
127177	EDA	instruction set extension with shadow registers for configurable processors	2005	-1.6710679369270989	13.102008276389537	127204
127223	Embedded	"""the """"braid"""" transformer memory"""	1966	-3.8465511317787966	12.755403010752465	127250
127243	EDA	enhancing test efficiency for delay fault testing using multiple-clocked schemes	2002	-5.513599086368036	11.3905342750196	127270
127281	HPC	a randomized lu-based solver using gpu and intel xeon phi accelerators	2015	-0.8439993764914957	10.685036248206185	127308
127297	EDA	a power estimation model for high-speed cmos a/d converters	1999	-6.097733795336953	12.448467766822278	127324
127309	EDA	special session 4c: hot topic 3d-ic design and test	2013	-4.240606027982446	13.43526387148283	127336
127392	Arch	taking the best out of two worlds: prototyping and hardware emulation	2002	-3.4357557979257303	12.16829214057802	127419
127437	Arch	performance analysis of intel's mmx and sse: a case study	2001	-1.3019927214342844	11.230056175406036	127464
127458	EDA	total power-optimal pipelining and parallel processing under process variations in nanometer technology	2005	-6.824771444476927	13.582537926537386	127485
127462	PL	high level synthesis of multi-precision data flow graphs	2001	-1.7847554978144191	12.737628314151213	127489
127466	EDA	reliable logic mapping on nano-pla architectures	2012	-5.517666721846581	13.019569543805408	127493
127468	EDA	systematic synthesis of parallel architectures for the real-time estimation of higher order statistical moments	2000	-1.7646395650323896	10.884960762597967	127495
127527	HPC	scheduling linear algebra parallel algorithms on mimd architectures	1989	-0.6653899634612148	10.127599188360836	127554
127537	EDA	memory test optimization for parasitic bit line coupling in srams	2011	-5.434618632233417	12.18715925834035	127564
127550	EDA	sub-threshold standard cell library design for ultra-low power biomedical applications	2013	-7.003306837659223	13.924767135723775	127577
127553	NLP	classifying recognizable infinitary trace languages using word automata	2014	0.4901859220437077	7.97966871301513	127580
127565	DB	distributed triangle counting in the graphulo matrix math library	2017	-1.0564377270041792	9.041252116272952	127592
127579	Logic	turing-completeness of polymorphic stream equation systems	2012	-0.15414551379801766	7.486914663120147	127606
127583	EDA	flip-flop seu reduction through minimization of the temporal vulnerability factor (tvf)	2015	-5.87146480695609	12.273797543845316	127610
127591	EDA	runtime management of adaptive mpsocs for graceful degradation	2016	-1.5454928774190144	14.53691438695477	127618
127628	EDA	eco based placement and routing framework for 3d fpgas with micro-fluidic cooling	2016	-5.55150978475059	12.85654436840398	127655
127631	Embedded	keynote: “design space exploration and run-time resource management in the embedded multi-core era”	2012	-0.6745899156429129	12.722261389453518	127658
127644	Arch	three-dimensional optical architecture and data-parallel algorithms for massively parallel computing	1991	-1.3663465581969672	10.695873813098054	127671
127650	EDA	formal verification of candidate solutions for post-synthesis evolutionary optimization in evolvable hardware	2011	-5.211072312599028	9.896913157531744	127677
127681	Arch	an ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices	2013	-1.4315644130967085	14.315389160331845	127708
127725	EDA	compact thermal modeling for package design with practical power maps	2011	-6.631770799204778	11.986904599204502	127752
127752	EDA	scale in chip interconnect requires network technology	2006	-5.528167176478799	13.209754340665679	127779
127810	EDA	code coverage analysis using high-level decision diagrams	2008	-4.28092211087766	10.76177429768266	127837
127833	HPC	improving parallel processing of matrix-based similarity measures on modern gpus	2015	-0.7845292067147791	9.847945201805237	127860
127837	Graphics	review - alphasort: a risc machine sort	1999	-1.9247762589917856	10.204250426180387	127864
127850	EDA	generating rtl synthesizable code from behavioral testbenches for hardware-accelerated verification	2008	-2.5124754541950294	11.721888413663557	127877
127892	Arch	recovery method for a laser array failure on dynamic optically reconfigurable gate arrays	2010	-5.069770397880093	13.676307606492506	127919
127935	EDA	time-division multiplexing for testing socs with dvs and multiple voltage islands	2012	-6.041510876848494	13.116806692660436	127962
127969	HPC	matrix scheduler reloaded	2007	0.17460022809297274	14.659123498023591	127996
128027	Arch	operating system support for difference-based partial hardware reconfiguration	2009	-2.572216065655648	13.278352663481257	128054
128028	Embedded	a performance estimation tool for video applications	2006	-2.760369819558042	11.930394206678503	128055
128050	Arch	reducing tlb power requirements	1997	-0.35491870062224223	14.71979030130359	128077
128057	ML	double pointer shifting window c++ algorithm for the matrix multiplication	2014	-1.3747289011197434	10.203972507033832	128084
128082	EDA	dibpro: automatic diagnostic program generation tool	2006	-3.840655885592714	11.347252933430454	128109
128206	DB	cycle detection in critical path networks	1978	-2.9492247673219287	10.045791528378118	128233
128224	EDA	memory-cordie algorithm for embedded programmable logic device designs	2002	-3.0975499057088203	10.082451344305849	128251
128234	EDA	bit-serial pipeline synthesis and layout for large-scale configurable systems	1997	-3.0572236249581186	12.578501043329165	128261
128258	EDA	test transformation to improve compaction by statistical encoding	2000	-5.999609826882876	11.094752846197435	128285
128260	EDA	an efficient algorithm for the transient analysis of a class of deterministic stochastic petri nets	2004	0.1697993330647878	9.173124136214703	128287
128264	EDA	qos aware hw/sw partitioning on run-time reconfigurable multimedia platforms	2004	-1.714148235764811	13.550506297568738	128291
128281	OS	self-timed resynchronization: a post-optimization for static multiprocessor schedules	1996	-1.3711085142858421	12.18182344116418	128308
128355	Arch	atomic stream computation unit based on micro-thread level parallelism	2015	-0.7241179941735368	13.510794853624681	128382
128449	ECom	forbidding et0l grammars	2003	-6.714522149783026	8.11460767334431	128476
128458	EDA	asynchronous balanced gates tolerant to interconnect variability	2008	-6.003346417754298	13.049101649305664	128485
128479	SE	thermal testing of analogue integrated circuits: a case study	2003	-5.377691964229318	11.736968150541859	128506
128485	HPC	a comparison of parallel processing on cray x-mp and ibm 3090 vf multiprocessors	1989	0.21550168322573213	11.248085161374373	128512
128531	Embedded	safe and efficient deployment of data-parallelizable applications on many-core platforms: theory and practice	2018	0.07116829585042099	11.510645216662658	128558
128536	Arch	a special purpose lsi processor using the dda algorithm for image transformation	1984	-2.222903035089657	11.451973404334257	128563
128596	EDA	dueling clock: adaptive cache replacement policy based on the clock algorithm	2010	0.2597033791324424	14.728312035879526	128623
128609	Embedded	loop transformations for power consumption reduction in wireless sensor networks memory: a review	2013	-1.1660066532815672	14.081897577002215	128636
128656	EDA	power consumption in transistor networks versus in standard cells	2011	-5.32203507627304	12.60072872651908	128683
128667	HPC	field-programmable crossbar array (fpca) for reconfigurable computing	2016	-3.7357450133495913	13.740783261894908	128694
128716	EDA	proactive management of x's in scan chains for compression	2009	-4.841637519645672	11.73372814463843	128743
128720	EDA	system-level performance evaluation of very high complexity media applications : a h264/avc encoder case study	2011	-2.1916480798140405	12.681182919291842	128747
128728	EDA	handling the pin overhead problem of dfts for high-quality and at-speed tests	2002	-5.961711894621907	11.265784082681202	128755
128737	SE	a formal study on generative power of a class of array token petri net structure	2018	-6.612938092838231	7.985979280712564	128764
128780	EDA	instruction randomization self test for processor cores	1999	-4.335708639152934	12.074470602017186	128807
128790	EDA	flip-flop design using novel pulse generation technique	2012	-6.965546931608396	13.54807127858736	128817
128811	Arch	high-speed datacenter interconnects [guest editors' introduction]	2014	-0.6422298680164273	11.180475226587427	128838
128854	Mobile	guest editorial multiuser detection techniques with application to wired and wireless communications systems i	2001	-1.648549960389019	8.587379616314847	128881
128855	EDA	memory security management for reconfigurable embedded systems	2008	-2.1506301750964787	13.866001500888608	128882
128918	EDA	procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration	1998	-5.679972478928523	10.513492611370436	128945
128936	EDA	parity prediction synthesis for nano-electronic gate designs	2010	-5.2887626070169365	11.684732898487693	128963
128980	Logic	decidability results in automata and process theory	1995	-0.734501031299404	7.800866531782887	129007
128995	HPC	novel radiation-hardened-by-design (rhbd) 12t memory cell for aerospace applications in nanoscale cmos technology	2017	-5.552105478350122	13.62543461837908	129022
129091	EDA	a normalized-area measure for vlsi layouts	1988	-6.841973317607202	11.319984010973634	129118
129118	EDA	deterministic partitioning techniques for fault diagnosis in scan-based bist	2000	-5.46039515998104	10.700578732898904	129145
129119	Logic	guards: a generic upgradable architecture for real-time dependable systems	1999	-2.546987629076854	10.65242449888302	129146
129120	HPC	the embedded genetic allocator-a system to automatically optimize the use of memory resources in high performance, scalable computing systems	1998	-0.33378295698449195	12.614043013709962	129147
129158	EDA	addressing multicore communication challenges using noc technology	2006	0.0038629131835053775	13.354099204056554	129185
129194	Arch	elastinoc: a self-testable distributed vc-based network-on-chip architecture	2014	-2.487384941428686	15.064973024037506	129221
129213	EDA	an 8t sram cell with column-based dynamic supply voltage for bit-interleaving	2010	-6.595268454934328	13.935602094302375	129240
129310	EDA	on testable multipliers for fixed-width data path architectures	1995	-5.463557307452211	11.704122876348304	129337
129364	EDA	a glance of technology efforts for design-for-manufacturing in nano-scale cmos processes	2008	-3.931656856485092	12.720418186253733	129391
129379	Arch	reducing branch misprediction penalties via adaptive pipeline scaling	2007	-1.1955597214906295	14.219817486173573	129406
129471	AI	a note on the complexity of the recognition problem for the minimalist grammars with unbounded scrambling and barriers	2007	-6.4470750016589164	8.152459370241553	129498
129486	EDA	systematic methods for designing large digital systems	1988	-3.549122180325594	10.10463027083456	129513
129546	HPC	a k-way greedy graph partitioning with initial fixed vertices for parallel applications	2016	-1.8127267258097963	9.39373597260642	129573
129587	Logic	induction for positive almost sure termination	2007	0.2492767367196213	7.628032524201004	129614
129627	EDA	area-efficient architectures for the viterbi algorithm. i. theory	1993	-3.1759512216818733	10.610129943709412	129654
129638	Arch	for programmers, multicore chips mean multiple challenges	2007	-0.8874356534484201	12.99188227223003	129665
129690	EDA	dedicated synthesis for mzi-based optical circuits based on and-inverter graphs	2017	-6.178677059346576	11.399978214685955	129717
129710	EDA	power-delay characteristics of cmos adders	1994	-6.7804089710994235	12.39166842685796	129737
129713	EDA	efficient microcode arrangement and controller synthesis for application specific integrated circuits	1991	-3.4450762912594266	11.483505969979687	129740
129752	HPC	evaluating multi-core and many-core architectures through accelerating the three-dimensional lax-wendroff correction stencil	2014	-0.1844490915408542	11.24292386141803	129779
129904	EDA	efficient synchronization methods for let-based applications on a multi-processor system on chip	2017	-0.9215021224234364	12.809929037284947	129931
129937	Arch	software directed issue queue power reduction	2005	-0.6173918677693845	14.849430853160255	129964
129985	HPC	multimedia mining on manycore architectures: the case for gpus	2009	-0.17386627133444768	11.203842771859048	130012
129991	HPC	reduction optimization in heterogeneous cluster environments	2000	-4.0964607909517365	8.551757873822005	130018
129997	Logic	reachability in recursive markov decision processes	2006	-0.621642362093554	8.221227901444934	130024
129998	EDA	a low cost approach to calibrate on-chip thermal sensors	2011	-5.375072356485161	13.730169174819704	130025
130012	AI	on relationship between ite and bdd	1992	-6.842786785993862	9.853492566391411	130039
130043	EDA	circuit level modeling of extra combinational delays in sram-based fpgas due to transient ionizing radiation	2014	-5.736434251268864	12.740596982862208	130070
130048	Theory	highly scalable erlang framework for agent-based metaheuristic computing	2016	-2.8675377217258022	9.030473077839543	130075
130061	EDA	an efficient algorithm for irregular redistributions in parallelizing compilers	2003	-1.5422916644755225	10.054900298709633	130088
130063	EDA	on-line adjustable buffering for runtime power reduction	2007	-6.348799063074809	14.043690912048405	130090
130099	EDA	analog circuit equivalent faults in the d.c. domain	2000	-5.034216735747462	10.755394103749799	130126
130136	AI	the fast parallel algorithm for cnf sat without algebra	2017	-3.4265360157691496	7.630943278460684	130163
130175	OS	parallel communicating grammar systems with communication by signals	1997	-6.786151472682496	7.9333823114236655	130202
130198	HPC	process scheduling in heterogeneous multiprocessor systems using task duplication	2010	-4.550051289072392	8.404332926323374	130225
130237	Robotics	decentralized diagnosis of p-time petri nets systems	2017	0.37279349673489737	9.018560529172953	130264
130326	Theory	high speed algorithms for signal estimating and data stream decoupling in software radio system	2001	-0.19098094571069005	12.579412786698056	130353
130357	EDA	an efficient quality-aware memory controller for multimedia platform soc	2005	-1.7590229637529835	14.566010890361365	130384
130440	EDA	fully distributed on-chip instruction memory design for stream architecture based on field-divided vliw compression	2012	-0.7936982955354435	14.122902249522948	130467
130475	EDA	re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus	2004	-6.7847481065920405	13.452417567288004	130502
130522	SE	semi-formal test generation for a block of industrial dsp	2001	-4.139645450255472	10.130155568403199	130549
130595	EDA	a high-throughput and low-power design for bitmap indexing on 65-nm sotb cmos process	2016	-6.7494274898248126	14.388886441395144	130622
130656	DB	a simple optimal algorithm for scheduling variable-sized requests	1998	-5.073765436653254	7.581633577107043	130683
130660	EDA	running identical threads in c-slow retiming based designs for functional failure detection	2015	-3.8861020670844826	12.697879459085677	130687
130673	EDA	synthesis of reversible circuits with minimal lines for large functions	2012	-6.596037610208822	10.297140658255053	130700
130700	EDA	at-speed built-in test for logic circuits with multiple clocks	2002	-5.233345185168272	11.516317108844754	130727
130703	EDA	experiences from a large industrial circuit design application.	1991	-3.8253227858117986	10.614657520139447	130730
130770	Arch	adaptive scheduling strategy optimizer for parallel rolling bearing simulation	2000	-2.4506096860642725	8.891363114153302	130797
130774	EDA	trace-path analysis and performance estimation for multimedia application in embedded system	2004	-1.9349551405673429	13.195048911033599	130801
130783	Arch	global methods in the flow graph approach to retargetable microcode generation	1984	-1.0285938019401295	10.809895378257103	130810
130874	Logic	on maximal permissiveness in partially-observed discrete event systems: verification and synthesis	2016	0.4758059163584178	8.909932246974929	130901
130877	EDA	on-line location of multiple faults in lut based reconfigurable systems	2003	-4.2281227971426665	10.611147306487089	130904
130891	PL	tile rewriting grammars	2003	-6.69275114668795	8.039191043343491	130918
130893	Logic	banach-mazur parity games and almost-sure winning strategies	2018	-1.4248376485400946	7.6245137923986075	130920
130988	EDA	a sensitivity based placer for standard cells	2000	-6.609071630301398	11.95316798177412	131015
131012	Robotics	a list scheduling heuristic for allocating the task graph to multiprocessors	2002	-0.17212518852733688	10.900499862124873	131039
131031	Embedded	overhead-aware temporal partitioning on multicore processors	2014	-0.3696773490630277	14.496647556688915	131058
131052	Arch	the alpha 21264: a 500 mhz out-of-order execution microprocessor	1997	-1.321841883921662	13.781185382124633	131079
131063	EDA	acquiring real-time heating of cells in standard cell designs	2012	-5.290660235030795	12.767861791825874	131090
131073	EDA	3d-lin: a configurable low-latency interconnect for multi-core clusters with 3d stacked l1 memory	2012	-1.6364721715623125	14.18087231056021	131100
131082	EDA	a reconfigurable processor architecture and software development environment for embedded systems	2003	-1.9968579217061009	12.614911708716182	131109
131096	Robotics	computation of all minimal siphons in petri nets	2012	0.03377675564968737	9.060911715130224	131123
131139	EDA	a symbolic simulation-based methodology for generating black-box timing models of custom macrocells	2001	-5.632126151384175	12.084053404926207	131166
131193	HCI	classx mobile: region-of-interest video streaming to mobile devices with multi-touch interaction	2011	-2.4631608744327216	8.49635312431615	131220
131199	OS	wake-up latencies for processor idle states on current x86 processors	2014	-0.3822018688909151	15.05760969799349	131226
131233	Theory	balancing networks: state of the art	1997	-0.5218978740000554	10.02647164934378	131260
131262	EDA	an enhanced tree-structured scan chain for pseudo-exhaustive testing of vlsi circuits	2003	-5.667269949082834	10.742245265142495	131289
131281	HPC	a multiobjective evolutionary approach for constrained joint source code optimization	2006	-1.3226647209568607	13.451166612020195	131308
131347	Robotics	delay testing based on multiple faulty behaviors	2015	-5.566157441674488	10.617301751777386	131374
131391	EDA	approxma: approximate memory access for dynamic precision scaling	2015	-1.1720035437603216	14.249324092955966	131418
131395	EDA	integrating functional and power simulation in embedded systems design	2005	-2.2831083166746566	13.37607448459425	131422
131445	HPC	a method for simd/mimd functionally reconfigurable multimicroprocessor systems design and parallel data exchange algorithms	1985	-1.1863396185572204	12.299564524658436	131472
131455	OS	flexible software decoding of digital video	2000	-1.5469705673377905	12.194984182669101	131482
131498	HPC	an efficient decompostion technique for mapping nested loops with constant dependencies into regular processor arrays	1992	-1.006771107559402	10.144060949313284	131525
131504	EDA	circuit lines for guiding the generation of random test sequences for synchronous sequential circuits	2008	-5.734862500590434	10.55002296411168	131531
131512	Theory	a tale of two green lists	2010	0.4911831534537003	10.088332346165332	131539
131549	Theory	a note on the load balancing problem for coarse grained hypercube dictionary machines	1990	-1.7280862934597034	9.927763747484166	131576
131569	Arch	cost and energy reduction evaluation for arm based web servers	2011	0.3102137874329623	14.791548333220627	131596
131607	Logic	testing as collecting of evidence: an integrated approach to test generation for finite state machines	2007	-5.0843695669903735	9.679129261241998	131634
131636	Visualization	eic's message: general-purpose versus application-specific processors	2004	-2.2021766572010995	10.372310551338018	131663
131650	EDA	a functional level modelling language for digital simulation	1982	-3.058086152377963	10.968640597311607	131677
131673	Arch	exploration of distributed shared memory architectures for noc-based multiprocessors	2007	-0.9989035894488492	13.735916392427953	131700
131700	NLP	can a sequential thinning algorithm be parallelized?	1994	-1.0630431022247548	10.145226095610257	131727
131705	EDA	design for at-speed structural test and performance verification of high-performance asics	2006	-4.659384796175415	11.924254888234852	131732
131738	EDA	delay and area optimization for compact placement by gate resizing and relocation	1994	-7.19667943605471	11.59459133115772	131765
131840	AI	temporal planning for compilation of quantum approximate optimization circuits	2017	-3.8769443515060495	9.778464057269641	131867
131862	DB	empowering fast incremental computation over large scale dynamic graphs	2015	-1.0077759197981262	9.087322581460334	131889
131935	EDA	scalable synthesis and clustering techniques using decision diagrams	2008	-5.960559275092814	10.202932415147217	131962
131941	HPC	accelerating stencil computation on gpgpu by novel mapping method between the global memory and the shared memory	2018	-0.042041143012213116	10.868937041733561	131968
132033	Arch	cntfet 8t sram cell performance with near-threshold power supply scaling	2013	-6.726754682676798	14.019239732682307	132060
132048	EDA	dynamic reconfigurability in embedded system design	2007	-2.454548592240024	12.47035563537913	132075
132055	HPC	delta-simrank computing on mapreduce	2012	-1.0974126833573004	8.946044947795704	132082
132064	Arch	reconfigurable hardware module sequencer - a tradeoff between networked and data flow architectures	2007	-1.1814805700863853	13.224112047375732	132091
132104	HPC	efficient householder qr factorization for superscalar processors	1997	-0.5296253396936255	11.16768056197711	132131
132136	Arch	run-time adaptive cache hierarchy management via reference analysis	1997	0.3941510032728077	14.339737528968882	132163
132179	EDA	application workload model generation methodologies for system-level design exploration	2011	-1.3162058824952487	12.493792870538226	132206
132195	EDA	implementation of an asynchronous bundled-data router for a gals noc in the context of a vsoc	2017	-3.384050239132049	13.313040563207894	132222
132260	Arch	hybrid simulation of a reacting distillation column	1966	-3.0074289736393864	10.421022453367096	132287
132266	EDA	evaluating the impact of substrate on power integrity in industrial microcontrollers	2013	-6.124996452755051	13.571433080009367	132293
132269	Theory	critical path scheduling of task systems with resource and processor constraints (extended abstract)	1980	-4.841669435375509	8.152754528777088	132296
132331	EDA	degradation in fpgas: monitoring, modeling and mitigation (phd forum paper: thesis broad overview)	2013	-4.815185203092302	13.406351109678006	132358
132402	EDA	process variation aware bus-coding scheme for delay minimization in vlsi interconnects	2008	-6.723289892405143	13.041145316835324	132429
132475	Arch	integrated assignment of registers and functional units for heterogeneous vliw-architectures	2005	-2.664583513951204	12.605387021634483	132502
132503	EDA	magnetic remanent memory structures for dynamically reconfigurable fpga	2005	-5.786538721629647	12.996841188873756	132530
132513	EDA	fault-simulation based design error diagnosis for sequential circuits	1998	-5.444206089193556	10.52206312087392	132540
132566	ML	assessing parallel heterogeneous computer architectures for multiobjective feature selection on eeg classification	2016	-0.4219656204506571	11.487118551403285	132593
132571	EDA	worst-case design and margin for embedded sram	2007	-5.455352990478002	12.374938871454244	132598
132579	EDA	an efficient partitioning strategy for pseudo-exhaustive testing	1993	-6.0207991184362335	10.51272796573005	132606
132586	EDA	automatic mapping of parallel applications onto multi-processor platforms: a multimedia application	2004	-1.2843514830016391	12.985662112150537	132613
132613	ML	the power of amnesia: learning probabilistic automata with variable memory length	1996	-6.6137043644799824	8.673057349912867	132640
132679	EDA	built-in self-test scheme for on-chip diagnosis, compliant with the ieee 1149.4 mixed-signal test bus standard	2002	-5.062207541775497	12.136394907876598	132706
132696	Embedded	technology for ip reuse and portability	1999	-3.4578251934152004	12.580079473175967	132723
132703	Logic	the fixpoint-iteration algorithm for parity games	2014	-1.0588948474822233	8.00053320810918	132730
132710	EDA	new approach to design for reusability of arithmetic cores in systems-on-chip	2004	-3.4043437357726787	12.85023190339504	132737
132717	Theory	conjunctive grammars and alternating pushdown automata	2013	-7.049933094015233	8.230083108404783	132744
132787	EDA	an iterative improvement co-synthesis algorithm for optimization of sopc architecture with dynamically reconfigurable fpgas	2003	-1.7215262617059184	13.503307049581485	132814
132819	AI	generating event-sequence test cases by answer set programming with the incidence matrix	2012	-3.909688287392952	7.917808235588652	132846
132820	EDA	variable topology cartesian genetic programming for combinational circuit	2008	-4.778297280601662	9.630502298261009	132847
132828	EDA	is it time to stop evolving digital systems?	2009	-3.793988158723218	12.001987347348445	132855
132845	Arch	tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of openrisc cores	2015	-0.10756582037891348	13.753359865034056	132872
132857	Arch	automatic generation of a simulation compiler by a hw/sw codesign system	2004	-1.7916321598510498	12.000551239249505	132884
132911	Arch	instruction cache energy saving through compiler way-placement	2008	-0.4882631390645528	14.660244464526805	132938
132944	HPC	parallel algorithms for multi-core and many-core processors	2010	0.2441757641562845	11.6136587874596	132971
132956	EDA	new heuristic algorithms for energy aware application mapping and routing on mesh-based nocs	2011	-2.494463673759214	14.699087429983205	132983
132984	NLP	efficiently generating test vectors with state pruning	2005	-5.4900268051865915	10.021019213305514	133011
132989	SE	antirandom testing: a distance-based approach	2008	-5.681357763308428	10.408177164221907	133016
133007	Arch	the need for fast communication in hardware-based speculative chip multiprocessors	1999	0.2525844391695266	13.846328694377005	133034
133014	Embedded	scratchpad sharing strategies for multiprocess embedded systems: a first approach	2005	-0.9071920522248884	14.631836289672986	133041
133028	HPC	sparse lu factorization with partial pivoting overlapping communications and computations on the sp-2 multicomputer	1998	-1.0648457305200918	10.27385421584438	133055
133052	EDA	bridging fault diagnosis in the absence of physical information	1997	-5.5087666817569385	10.50689344710071	133079
133075	EDA	a novel method for fpga test based on partial reconfiguration and sorting algorithm (abstract only)	2015	-2.454425785036084	12.394255289830316	133102
133079	EDA	constrained resource sharing and conflict resolution in hebe	1991	-0.9430624594897072	13.865259931172545	133106
133112	DB	cluster-based delta compression of a collection of files	2002	-2.9480118690694312	8.677384342469622	133139
133131	PL	applying sorting networks to synthesize optimized sorting libraries	2015	-0.416074270066738	10.815128255991391	133158
133143	AI	spatio-temporal complex networks: reachability, centrality, and robustness	2015	-2.153968166519594	7.906902791946554	133170
133148	Mobile	time stamp attack in smart grid: physical mechanism and damage analysis	2012	-2.85064567263372	8.288135840669378	133175
133166	Arch	multitasking workload scheduling on flexible-core chip multiprocessors	2008	0.2495390911446525	13.985630918217346	133193
133194	Embedded	compa backend: a dynamic runtime for the execution of dataflow programs onto multi-core platforms	2015	-1.6173272553084284	12.490513812197072	133221
133326	EDA	on the realisation of delay-insensitive asynchronous circuits with cmos ternary logic	1997	-6.20691259218472	12.673482388425725	133353
133334	EDA	cad system for vlsi	1979	-3.3017494077886185	11.14018765387223	133361
133380	EDA	adaptive encoding scheme for test volume/time reduction in soc scan testing	2005	-5.803050618990299	11.364566156293115	133407
133429	Logic	on three variants of rewriting p systems	2003	-7.06591850621749	7.941216771869848	133456
133461	HPC	impact of reordering on the memory of a multifrontal solver	2003	-0.8760688892582851	10.309603741321476	133488
133467	EDA	deterministic test pattern reproduction by a counter	1996	-5.846816894278282	10.593100497406454	133494
133469	HPC	a machine learning approach for efficient parallel simulation of beam dynamics on gpus	2017	0.312302550182605	11.699800787987325	133496
133484	EDA	an fpga run-time parameterisable log-normal random number generator	2008	-1.6892295932895542	10.813090564184854	133511
133554	EDA	diagnostic testing of embedded memories based on output tracing	2000	-5.497965817115338	10.915003216761413	133581
133575	Arch	design of minimal-level pla self-testing checkers for m-out-of-n codes	1996	-6.097933590331444	10.771124458018924	133602
133586	EDA	on the influence of boolean encodings in sat-based atpg for path delay faults	2008	-5.050457186082428	10.052404287046269	133613
133593	HPC	practical issues of failure diagnosis and analysis in a fast cycle time environment	1996	-4.479030468760494	11.954044748772386	133620
133655	EDA	novel low overhead post-silicon self-correction technique for parallel prefix adders using selective redundancy and adaptive clocking	2011	-5.622427278319896	12.052616176414823	133682
133689	Crypto	a fully customizable hardware implementation for general purpose genetic algorithms	2018	-3.6155165093983217	9.483881680874935	133716
133723	EDA	rapid-prototyping of high-assurance systems	1993	-3.059881307745868	11.269102694083754	133750
133742	Logic	cores: a tool for computing core graphs via sat/smt solvers	2018	-3.736608076162171	7.882571988012234	133769
133810	HPC	boltzmann algorithms to partition and map software for computational grids	2004	-2.692896806135891	8.950689597711113	133837
133848	Embedded	an implementation of message-passing interface over vxworks for real-time embedded multi-core systems	2014	0.3220866978243111	10.284911648344334	133875
133875	HPC	an o(log n) parallel connectivity algorithm on the mesh of buses	1989	-2.8004746915104657	9.631779077955493	133902
133882	EDA	probabilistic wcet estimation in presence of hardware for mitigating the impact of permanent faults	2016	-3.9277171843571135	14.050691334991278	133909
133886	EDA	a full-adder based reconfigurable architecture for fine grain applications: adapto	2008	-2.0284244310579655	13.029605779098706	133913
133892	EDA	a genetically programmable hybrid virtual reconfigurable architecture for image filtering applications	2016	-4.1050387880713854	9.776407728562974	133919
133938	HPC	task allocation in distributed computing systems using adaptive particle swarm optimisation	2012	-3.1783912356140718	8.827577736369363	133965
133964	EDA	arria™ 10 device architecture	2015	-3.285735138317427	13.958958819370055	133991
134013	Arch	energy-efficient register caching with compiler assistance	2009	-0.03370628723216005	14.512737259564279	134040
134074	EDA	a statistical design rule developer	1986	-5.460705421880674	11.966352620251456	134101
134127	Logic	quest: a tool for state-space quantization-free synthesis of symbolic controllers	2017	0.4163649235389316	8.858328512606917	134154
134135	Logic	on microprocessors: a platform for true program portability with examples from microcobal	1979	0.06506993508023526	10.129611829698227	134162
134165	HPC	scaling application properties to exascale	2015	0.469346868311189	12.65206484037312	134192
134182	Logic	low vdd and body bias conditions for testing bridge defects in the presence of process variations	2015	-5.840486539572238	12.644047485499106	134209
134251	EDA	phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling	2010	-6.849928871012444	13.634474334524565	134278
134311	Embedded	observability and decentralized control of fuzzy discrete-event systems	2006	0.28791835842506763	8.897186674398023	134338
134330	EDA	post-silicon verification and debugging with control flow traces and patchable hardware	2012	-3.837043645384216	11.31244340359627	134357
134352	EDA	simplification of exclusive-or sum-of-products expressions through function transformation	2006	-6.734908758500388	10.09695542432068	134379
134358	Arch	a systolic/cellular computer architecture for linear algebraic operations	1985	-1.8497210448871688	10.367394499151496	134385
134360	Logic	on pure, terminal invariant and nonterminal invariant interpretations of e0l forms	1981	-6.826348886256278	7.809168802214031	134387
134372	EDA	a spectral graph sparsification approach to scalable vectorless power grid integrity verification	2017	-6.8231247868149	12.134267180882844	134399
134398	EDA	the sizing rules method for cmos and bipolar analog integrated circuit synthesis	2008	-4.602949557605657	10.704146413101844	134425
134440	EDA	circuit and process co-design with vertical gate-all-around nanowire fet technology to extend cmos scaling for 5nm and beyond technologies	2014	-6.39549570800527	13.595608878870564	134467
134512	EDA	in-system timing extraction and control through scan-based, test-access ports	1994	-4.561114446206882	12.152187955845658	134539
134527	EDA	generation of effective 1-detect tdf patterns for detecting small-delay defects	2013	-5.371651433425187	11.336116649135793	134554
134545	Arch	using supplier locality in power-aware interconnects and caches in chip multiprocessors	2008	0.478301928127052	14.651335300332846	134572
134564	HPC	tiny gpu cluster for big spatial data: a preliminary performance evaluation	2015	-0.0964682375961909	12.522259368766456	134591
134604	EDA	or-inverter graphs for the synthesis of optical circuits	2017	-4.674443336421269	10.999632368235098	134631
134709	HPC	editorial: design and performance of networks for super-, cluster-, and grid-computing: part i	2005	0.02385094926815333	12.256855896253455	134736
134720	EDA	coverage loss by using space compactors in presence of unknown values	2006	-5.261213157350467	10.667692633996298	134747
134728	EDA	achieving power and reliability sign-off for automotive semiconductor designs	2015	-4.108810257162241	12.013293500543055	134755
134765	EDA	a sub-1w to 2w low-power ia processor for mobile internet devices and ultra-mobile pcs in 45nm hi-κ metal gate cmos	2008	-3.130870212914304	13.90130629646398	134792
134814	HPC	efficient testing of hierarchical core-based socs	2014	-4.5370094499766065	12.118354208734262	134841
134833	EDA	built-in self-test, diagnosis, and repair of multimode power switches	2014	-5.453669137926066	12.685260691905064	134860
134888	HPC	a data parallel implementation of the ncar community climate model (ccm2)	1995	0.4335964633418652	10.050911525687075	134915
134891	HPC	abstract: gossip-based distributed matrix computations	2012	-0.3688405939947007	10.389542363117183	134918
134972	Arch	toward holistic soft-error-resilient shared-memory multicores	2013	-0.20033513471146924	13.006917389742167	134999
134980	EDA	inferno: a functional simulation infrastructure for modeling microarchitectural data speculations	2003	-0.466709084557889	12.605618417924964	135007
134995	EDA	low-power dual-edge-triggered synchronous latency-insensitive systems	2018	-3.9078135036036783	13.99654480989532	135022
135014	Arch	digital physical unclonable functions: architecture and applications	2014	-5.575721072994231	15.109255948510313	135041
135021	EDA	low-power pipelined phase accumulator using cmos-cml hybrid f/fs for pre-skewing operation	2013	-3.3067194355595184	10.279218656848473	135048
135054	Security	exploiting puf models for error free response generation	2017	-5.580395970882809	15.0424423597961	135081
135080	Robotics	on-line detection and sensor activation for discrete event systems	2010	0.12704608640250162	9.027201580751194	135107
135091	EDA	combating process variation on fpgas with a precise at-speed delay measurement method	2008	-5.1053647044036605	12.611624872458151	135118
135122	EDA	cycle and phase accurate dsp modeling and integration for hw/sw co-verification	1999	-2.012634215945557	11.901239543950465	135149
135163	Robotics	a genetic algorithm to minimize the total of tardiness multiprocessing tasks on two dedicated processors	2017	-3.6003332254240488	8.637900595495879	135190
135176	EDA	area and power reduction of embedded dsp systems using instruction compression and re-configurable encoding	2001	-1.6713286351104035	14.004105988591812	135203
135177	EDA	efficient algorithms for optimum cycle mean and optimum cost to time ratio problems	1999	-5.0189578620505335	9.086154002253544	135204
135214	AI	pattern-based compaction for problog inference	2013	-2.831286921441313	7.662495391116336	135241
135241	HCI	design and implementation of a digital clock showing digits in bangla font using microcontroller at89c4051	2012	-2.7967336348769853	10.931563047600322	135268
135263	Arch	using branch predictors and variable encoding for on-the-fly program tracing	2014	-1.5071642786855206	13.51255125670926	135290
135273	Logic	average-energy games	2016	-1.2720138134101344	8.012019944381345	135300
135277	Robotics	interpretable fuzzy rules acquisition of coupled system using interactive genetic algorithms	2007	-0.323825139018099	10.802929093677347	135304
135280	Theory	deterministic process logic is elementary	1982	-0.4657884891074568	7.576537592069482	135307
135284	NLP	uniquely parsable accepting grammar systems	2000	-7.1857127019603775	8.360304731714466	135311
135319	Mobile	architecting millisecond test solutions for wireless phone rfic's	2002	-3.68402843765168	12.606998967461328	135346
135375	Arch	automatic construction of runtime monitors for fpga based designs	2011	-3.214486540335976	11.29643634094861	135402
135432	ML	trace-driven steady-state probability estimation in fsms with application to power estimation	1998	-6.304270857431483	11.27432009138177	135459
135502	EDA	a routing-level solution for fault detection, masking, and tolerance in nocs	2015	-3.5208820977346087	14.518737392150465	135529
135545	EDA	relaxation based circuit simulation acceleration over cpu-fpga	2016	-1.1034603735055757	11.497976643039673	135572
135576	EDA	3d heterogeneous system integration: application driver for 3d technology development	2011	-4.615436633509579	13.249104583698506	135603
135582	EDA	test data reduction method based on berlekamp-massey algorithm	2017	-5.7558563280662245	11.486098462784893	135609
135619	Arch	procedure hopping: a low overhead solution to mitigate variability in shared-l1 processor clusters	2012	-5.708659819882323	13.699570972074985	135646
135622	Theory	xtensa with user defined dsp coprocessor microarchitectures	2000	-1.6983669471469471	12.67639184015969	135649
135634	Logic	the church synthesis problem with metric	2011	-0.5587118120130419	7.635249691061827	135661
135652	Embedded	a fault tolerance mechanism for semiconductor equipment monitoring	2017	-4.553044597142894	12.427982887256105	135679
135672	Logic	systolic tree with base automata	1991	-7.220624131133604	8.156002426745289	135699
135686	Theory	energy efficient scheduling of mapreduce jobs	2014	-5.1205292127048185	7.887009095161848	135713
135690	EDA	error-free near-threshold adiabatic cmos logic in presence of process variation	2016	-7.102037530733265	13.84430118697075	135717
135788	EDA	architecture of via programmable logic using exclusive-or array (vpex) for eb direct writing	2007	-7.005195088079192	13.260720708131485	135815
135822	EDA	timing analysis for dcfl/sdcfl vlsi circuits	1993	-6.117516019736702	11.848394033527141	135849
135833	HPC	exploiting data transfer locality in memory mapping	1999	0.01782261549470659	13.698020717505136	135860
135857	Embedded	conditional scheduling for embedded systems using genetic list scheduling	2000	-1.4149665882318088	13.569338003197545	135884
135935	EDA	simulation of random telegraph noise with 2-stage equivalent circuit	2010	-6.341408316657097	12.785411737398832	135962
135942	HPC	performance evaluation of instruction set architecture of mbp-light: a distributed memory controller for a large scale multiprocessor	2003	0.4152871253424269	11.26863794770805	135969
135968	EDA	design methodology for fpga implementation of lattice piecewise-affine functions	2011	-6.676605748576154	9.961154012808793	135995
135988	Embedded	high level design of adaptive real-time embedded systems - a survey	2013	-2.047577691124164	12.541227324027146	136015
136004	EDA	reconfigurable systems and flexible programming for hardware design, verification and software enablement for system-on-a-chip architectures	2011	-2.50929696637471	12.107153835193634	136031
136013	Arch	ternary logic network justification using transfer matrices	2013	-6.845421621829578	9.844081336980528	136040
136038	Theory	a new universal quantum gates and its simulation on gpgpu	2017	-3.6475029489637527	9.588450931170303	136065
136078	Logic	nonlinear systems: approximating reach sets	2004	0.3738338142423977	8.835456410071949	136105
136129	EDA	a 45nm low-standby-power embedded sram with improved immunity against process and temperature variations	2007	-6.53691414559937	13.992957949826694	136156
136132	EDA	design technologies for networks on chips	2007	-3.0856325193832497	12.401193382242072	136159
136177	EDA	low write-energy stt-mrams using finfet-based access transistors	2014	-6.31713682841251	14.114236119632025	136204
136247	Embedded	a graph theoretic characterization of perfect attackability and detection in distributed control systems	2016	-2.8830331592106746	8.279633161482822	136274
136273	Arch	hcw keynote address holistic design of multi-core architectures	2007	-0.4884386225896191	12.842733748187776	136300
136279	Arch	dynamic ipc/clock rate optimization	1998	-0.5356105075742412	14.421624069417994	136306
136291	EDA	design framework for partial run-time fpga reconfiguration	2008	-1.9986956692268365	12.78329246232597	136318
136395	HPC	stencil computations on heterogeneous platforms for the jacobi method: gpus versus cell be	2012	0.1936794069072373	11.258976281073194	136422
136415	HPC	tuning hipgisaxs on multi and many core supercomputers	2013	0.20013090015425236	11.66550933599477	136442
136418	HPC	a predictive model for solving small linear algebra problems in gpu registers	2012	-0.7058333615812575	10.779199474491367	136445
136438	EDA	circuits for pseudo-exhaustive test pattern generation	1986	-5.824452826700793	10.707592539427722	136465
136442	Logic	the component hierarchy of chain-free cooperating distributed regular tree grammars	2001	-6.823316544502782	7.82309524440313	136469
136507	Robotics	vlsi architecture of extended in-place path metric update for viterbi decoders	2001	-2.9662508945702024	13.645385925012665	136534
136523	EDA	testing of ultrasparc t1 microprocessor and its challenges	2006	-3.952106994325408	12.351234668013456	136550
136554	EDA	on speeding-up vector restoration based static compaction of test sequences for sequential circuits	1998	-5.680586411042719	10.509684931760408	136581
136560	Logic	on mcnaughton families of languages that are specified by some variants of monadic string-rewriting systems	2011	-6.544416676964152	7.998158351481843	136587
136597	Arch	user-transparent translation of machine instructions to programmable hardware	2018	-0.4101043884667022	12.88623915404032	136624
136662	Arch	energy savings and speedups from partitioning critical software loops to hardware in embedded systems	2004	-1.6320812977720585	13.451408911701341	136689
136713	EDA	a performance-constrained template-based layout retargeting algorithm for analog integrated circuits	2010	-6.617276573285909	11.016172629561005	136740
136759	Robotics	a scalable evolvable hardware processing array	2013	-3.86831797268676	10.034887342821	136786
136846	HPC	performance analysis of parallel master-slave evolutionary strategies (μ,λ) model python implementation for cpu and gpgpu	2014	-2.670131229602902	9.12768079466281	136873
136865	Logic	a generalisation of parikh's theorem in formal language theory	1974	-7.0712686130894085	8.096726602528168	136892
136875	EDA	parallel simulation of systemc tlm 2.0 compliant mpsoc on smp workstations	2010	-0.4437646665910239	12.731545983367946	136902
136901	EDA	application of reversible logic in synthesis of traffic control systems	2017	-3.629235635839757	11.21057966541309	136928
136906	EDA	high level techniques for power-grid noise immunity	2004	-5.813244814223492	12.669587923746992	136933
136958	EDA	on the detection of ssn-induced logic errors through on-chip monitoring	2008	-5.392936278440303	12.67511078702251	136985
136999	EDA	an extension of probabilistic simulation for reliability analysis of cmos vlsi circuits	1991	-6.5987994315319565	12.234360615560377	137026
137005	EDA	a partial scan method for sequential circuits with feedback	1990	-5.873615658922656	10.696657462013704	137032
137058	PL	compiler transformations for effectively exploiting a zero overhead loop buffer	2005	0.03152445078296603	13.768112235527283	137085
137066	Arch	exploiting early tag access for reducing l1 data cache energy in embedded processors	2014	-0.4020585337182571	14.805940975216789	137093
137157	Embedded	development of model checker of dynamic linear hybrid automata	2013	-2.700333450845907	11.28048126404851	137184
137170	Visualization	timing-driven placement based on path topology analysis	2005	-7.188943105720822	11.49510393141143	137197
137201	EDA	reverse engineering digital circuits using functional analysis	2013	-4.951142806258841	14.810110155633488	137228
137278	Robotics	a state space decomposition algorithm for approximate fsm traversal	1994	-5.879569477236098	9.91751672775557	137305
137331	HPC	a hardware implementation of pca based-on the networks-on-chip paradigm	2012	-2.5413933573788787	12.688867560506434	137358
137347	ML	combined top-down and bottom-up approach to cooperative distributed multi-agent control with connectivity constraints	2015	0.1230043941592293	8.526442809205655	137374
137353	EDA	securing module-less synthesis on cyberphysical digital microfluidic biochips from malicious intrusions	2018	-4.695048180818296	14.79810086811088	137380
137356	HPC	reducing cache hierarchy energy consumption by predicting forwarding and disabling associative sets	2012	-0.16496623877808494	14.785162911837233	137383
137367	EDA	power testing of an fpga based system using modelsim code coverage capability	2007	-3.4813944148760587	12.3451325451459	137394
137376	EDA	a power estimation model for an fpga-based softcore processor	2007	-2.651689281693196	12.997949360768066	137403
137411	EDA	a leakage efficient instruction tlb design for embedded processors	2011	-0.4804932359366472	14.89154892105902	137438
137436	Arch	microcode compaction: looking backward and looking forward	1981	-0.2087343871286889	11.83216608929374	137463
137445	EDA	a unique march test algorithm for the wide spread of realistic memory faults in srams	2006	-4.940539378981002	11.539138191235258	137472
137453	Theory	scheduling uet systems on two uniform processors and length two pipelines	1988	-5.158523123305348	7.773810001311483	137480
137463	EDA	enhanced placement algorithm for fpgas using sparse circuit	2015	-6.319698264439473	10.948159277597515	137490
137491	Arch	low-power carry-select adder using adaptive supply voltage based on input vector patterns	2004	-7.0682230350816075	13.762608882914767	137518
137519	Arch	practical considerations for gpu-accelerated ct	2006	-0.41133671538470107	11.135831519287734	137546
137563	EDA	dependency-aware parallel routing for large-scale fpgas	2017	-1.5477145696822805	13.246931909641148	137590
137657	Arch	on the resilience of rtl nn accelerators: fault characterization and mitigation	2018	-0.4776103747767168	13.479774158727073	137684
137664	EDA	the challenge of testing the arm cortex-a8/sup tm/ microprocessor core	2006	-3.4397211855207184	12.232931576672485	137691
137677	Theory	bounds on the number of processors and time for multiprocessor optimal schedules	1973	-4.781109055099236	8.472766303522048	137704
137704	HPC	systematic approach for path metric access in viterbi decoders	2005	-1.5544754881061662	12.639429624959753	137731
137790	EDA	power minimization of pipeline architecture through 1-cycle error correction and voltage scaling	2014	-6.0390288982152125	13.685954592492587	137817
137820	EDA	permap: a performance-aware mapping for application-specific socs	2008	-2.2520122093545374	14.850038343074587	137847
137896	Robotics	in-tier diagnosis of power domains in 3d tsv ics	2011	-4.53550359805809	13.182302361384327	137923
138074	EDA	low power switched-current circuits with low sensitivity to the rise/fall time of the clock	2010	-4.408490260523918	10.965588156071988	138101
138130	EDA	a 32gb mlc nand flash memory with vth margin-expanding schemes in 26nm cmos	2011	-4.1293050282622215	14.11556744446792	138157
138169	Arch	powerprobe: run-time power modeling through automatic rtl instrumentation	2018	-2.0544870606166854	14.057271417899734	138196
138248	EDA	an integrated approach to reducing power dissipation in memory hierarchies	2002	-0.9336543711199508	14.382277784462588	138275
138314	EDA	nested interrupt analysis of low cost and high performance embedded systems using gspn framework	2010	-1.4023166233693558	12.924255383200164	138341
138319	EDA	exploration of different implementation styles for graphene-based reconfigurable gates	2013	-5.406097100116631	13.049326746050255	138346
138330	Arch	positional adaptation of processors: application to energy reduction	2003	-0.42335470698791294	14.191592835920206	138357
138335	EDA	industrial extensions to university high level synthesis tools: making it work in the real world	1991	-3.4622067848657467	11.828113431222107	138362
138357	Arch	novel architecture of pipeline radix 2 power of 2 sdf fft based on digit-slicing technique	2018	-1.841988957114444	10.038676695979742	138384
138363	EDA	online scheduling for block-partitioned reconfigurable devices	2003	-0.1663827592686654	14.683412763474793	138390
138366	EDA	hls-donoc: high-level simulator for dynamically organizational nocs	2012	-2.07862609802687	14.36649760503899	138393
138401	EDA	data compression for system-on-chip testing using ate	2002	-5.619075479055847	11.450681870266163	138428
138404	Robotics	3d integration demonstration of a wireless product with design partitioning	2011	-4.264464151743058	12.309043519894884	138431
138435	Logic	equivalence-checking with one-counter automata: a generic method for proving lower bounds	2002	0.11891321311116652	7.9370936657170095	138462
138484	Arch	a private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages	2013	-3.9533549042651694	14.450128295443404	138511
138490	HPC	an fpga based reconfigurable coprocessor board utilizing a mathematics of arrays	1995	-0.34529162077125075	11.72875495480577	138517
138493	Arch	pacc: a parallel compare and compress codec for area reduction in nonvolatile processors	2014	-6.551006814961184	13.93414173919968	138520
138508	EDA	scud: a fast single-pass l1 cache simulation approach for embedded processors with round-robin replacement policy	2010	0.4938786803403581	13.754514436027074	138535
138584	EDA	out-of-order parallel discrete event simulation for transaction level models	2014	0.3903171992358242	13.272889500852209	138611
138592	EDA	universal delay test sets for logic networks	1999	-6.090502799249762	10.244338767101253	138619
138655	EDA	scan-encoded test pattern generation for bist	1997	-5.763214422911742	10.870955235018586	138682
138699	EDA	low-power test data application in edt environment through decompressor freeze	2008	-5.200839010496124	12.341735565680844	138726
138948	EDA	accounting for non-linear dependence using function driven component analysis	2009	-6.6400660707422725	12.169784135629635	138975
138959	Embedded	implementing time-predictable load and store operations	2009	0.10814375228258298	13.950654575084126	138986
139018	ML	exploiting the robustness on power-law networks	2011	-2.1329219941527096	7.896611436143882	139045
139045	Visualization	high repair-efficiency bisr scheme for rams by reusing bitmap for bit redundancy	2015	-5.259382621842878	12.372171479806385	139072
139079	AI	a parallel best-first b&b algorithm and its axiomatization	1994	-2.335039335908652	9.207439627453423	139106
139097	HPC	afec: an analytical framework for evaluating cache performance in out-of-order processors	2017	0.4152058953495778	14.011199590701654	139124
139135	EDA	quantitative evaluation of self-checking circuits	1984	-5.2268716890367095	11.551100662293921	139162
139184	EDA	low-power, energy-efficient full adder for deep-submicron design	2011	-6.5959324079067585	13.667445990369268	139211
139209	EDA	a 55nm ultra low leakage deeply depleted channel technology optimized for energy minimization in subthreshold sram and logic	2016	-6.627437769553596	14.103842904622669	139236
139221	EDA	word line pulsing technique for stability fault detection in sram cells	2005	-5.291583770542653	12.72317916649764	139248
139230	EDA	portable simulation/emulation stimulus on an industrial-strength soc	2009	-3.5318391978903185	12.020618867272885	139257
139234	EDA	multi-application mapping onto a switch-based reconfigurable network-on-chip architecture	2017	-2.1061875145370523	14.787765041992245	139261
139357	Logic	mortality of iterated piecewise affine functions over the integers: decidability and complexity (extended abstract)	2013	-0.3282017298288055	8.093854010099268	139384
139373	DB	design of file organization schemes for selected query set on binary-valued attributes and their redundancies	1981	-5.719318412691067	9.08753303294334	139400
139380	Vision	construction of bilbo ff with soft-error-tolerant capability	2011	-6.347799594432503	13.101558738146375	139407
139420	EDA	reducing power consumption of instruction roms by exploiting instruction frequency	2002	-6.558981122741697	13.787511626483289	139447
139501	Arch	practical strategies for power-efficient computing technologies	2010	-3.242531422848157	13.760022110626654	139528
139554	Arch	modelling the runtime of the gaussian computational chemistry application and assessing the impacts of microarchitectural variations	2011	0.3868623924931241	12.892296698926772	139581
139624	DB	an evolutionary genetic algorithm for optimization of distributed database queries	2009	-2.587561412322589	9.12525649770004	139651
139652	HPC	fpga implementations of fast fourier transforms for real-time signal and image processing	2003	-2.0100297062763786	11.134522293729956	139679
139678	EDA	non-linear statistical static timing analysis for non-gaussian variation sources	2007	-6.75116757061615	12.039096176163644	139705
139684	ECom	a probabilistic view of datalog parallelization	1998	-3.3226175103274818	7.917363642566914	139711
139690	EDA	a study on instruction-set selection using multi-application based application specific instruction-set processors	2013	-1.6913041940673403	13.295530813170819	139717
139698	EDA	a method for ic layout verification	1984	-4.8114163714538805	11.102674527313283	139725
139747	EDA	a hyper optimal encoding scheme for self-checking circuits	1996	-6.580082810981022	10.584260085476512	139774
139790	Metrics	scalable shared-buffering atm switch with a versatile searchable queue	1997	-2.1315028028346896	14.89741587698918	139817
139807	HPC	loop acceleration and instruction repeat support for application specific instruction-set processors	2015	-0.013853457344876986	13.608309651906184	139834
139885	Arch	probabilistic design: a survey of probabilistic cmos technology and future directions for terascale ic design	2006	-4.824863812951671	13.531990382363105	139912
139968	EDA	dynamic overlay of scratchpad memory for energy minimization	2004	-0.35956603655082503	14.31794199479968	139995
139985	ECom	naming on a directed graph	2011	-1.7433163738062543	8.365042764532596	140012
140002	NLP	characterisation of (sub)sequential rational functions over a general class monoids	2018	-7.215022672721855	8.21246407680116	140029
140018	EDA	incremental techniques for the identification of statically sensitizable critical paths	1991	-5.249636430532262	10.361867297795817	140045
140038	HPC	performance comparison of the cray x-mp/24 with sdd and the cray-2	1988	-0.040676238447431685	11.341334897508542	140065
140055	Arch	enhancing the l1 data cache design to mitigate hci	2016	-5.773207686195063	14.099761622750632	140082
140074	Logic	employing behavioral preorders to define controllability for nondeterministic discrete-event systems	2015	0.4934093356695276	8.818920594331502	140101
140108	EDA	a new performance-driven global routing algorithm for gate array	1993	-3.5132796026494195	10.386834712497444	140135
140138	SE	test vector generation based on correlation model for ratio-iddq	2003	-5.5966174300315386	11.859254718188026	140165
140193	HPC	scheduling for better energy efficiency on many-core chips	2015	0.502720835064615	13.980739931489458	140220
140197	HPC	using multiple access broadcast network algorithms for crcw pram simulations	1995	-5.5128491478043005	8.884986848833744	140224
140251	Arch	automatic vectorization by runtime binary translation	2011	0.27197272617984525	12.305473546651836	140278
140268	HPC	pipeline implementation of peer group filtering in fpga	2012	-2.268875859768864	10.951169777789191	140295
140300	Mobile	studying the impact of dsrc penetration rate on lane changing advisory application	2016	-2.0557417160718376	7.697327070739405	140327
140337	Arch	efficient synthetic traffic models for large, complex socs	2016	-1.2126577318293856	14.306537433349778	140364
140341	EDA	fault simulation with parallel exact critical path tracing in multiple core environment	2015	-4.812401670252254	10.81589498284513	140368
140367	EDA	false path aware timing yield estimation under variability	2009	-6.370588027267907	12.650965842071152	140394
140372	EDA	identification of incompletely specified multiple-valued kleenean functions	1998	-7.002311624850675	9.155028747058433	140399
140373	HPC	emerging trends on the evolving green500: year three	2011	0.4147120198262395	12.155625787338765	140400
140382	Logic	on restarting automata with rewriting	1997	-6.729417590981593	8.351223783130933	140409
140433	EDA	evolutionary algorithm for state encoding	2006	-5.890794784641942	9.946719215747926	140460
140492	Arch	contention free delayed keeper for high density large signal sensing memory compiler	2018	-6.865033014272134	13.947626470163591	140519
140514	EDA	transforming probabilities with combinational logic	2011	-6.2587600040438165	10.747653192502826	140541
140545	Embedded	stratix™ 10 high performance routable clock networks	2016	-6.5480307186703	11.966099244738427	140572
140572	EDA	new techniques to reduce the execution time of functional test programs	2017	-4.900206708939859	10.547753600175149	140599
140610	DB	finite-state map-reduce computation and relational algebra queries	2018	-0.8934051465243812	8.367162143851214	140637
140615	Arch	dynamic programming on tree decompositions in practice - some lessons learned	2015	-3.2287437993503714	7.479306962501356	140642
140658	EDA	diagnosis of mask-effect multiple timing faults in scan chains	2008	-5.271205233737209	11.139820672638571	140685
140676	Arch	improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors	2008	-1.1545462446335917	14.733887702228406	140703
140837	HPC	fault-tolerant finite-element multigrid algorithms with hierarchically compressed asynchronous checkpointing	2015	-2.2836893040223694	14.284579287145775	140864
140846	Theory	the complexity of tree automata and logics of programs (extended abstract)	1988	-0.31308072996814024	7.9779772395288715	140873
140909	EDA	circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown	2005	-5.525009039190562	12.533048181917538	140936
140944	EDA	backplane interconnect test in a boundary-scan environment	1996	-4.077789749771027	11.95468980137808	140971
141063	EDA	on identifying don't care inputs of test patterns for combinational circuits	2001	-5.6403166285643875	10.563687333724703	141090
141108	EDA	fault bundling: reducing machine evaluation activity in hierarchical concurrent fault simulation	1988	-4.912117498186838	10.303871868238117	141135
141169	HPC	a run-time load balancing strategy for highly parallel systems	1992	-1.2134725616580926	9.967228891500957	141196
141196	Vision	content-addressable read/write memories for image analysis	1982	-1.4180949611652849	10.051217069854033	141223
141264	EDA	a nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models	2008	-5.694170213711567	10.40503829423657	141291
141336	AI	spectrum-based sequential diagnosis	2011	-4.429477666085217	9.402037132801174	141363
141340	Arch	on the path to exascale	2010	0.09737629173822067	12.228134493944518	141367
141341	NLP	efficient dictionary-based text rewriting using subsequential transducers	2007	-6.622926718205067	8.767740368574632	141368
141395	Arch	power analysis of an mrna-ribosome system	2018	-3.981709065853993	13.072587769225626	141422
141410	Logic	enhancing board functional self-test by concurrent sampling	1991	-4.2863266121124015	11.858470640586695	141437
141417	EDA	emulation of an asic power and temperature monitor system for fpga prototyping	2015	-1.4373625261550411	14.603131480678478	141444
141431	EDA	seu-secure parity prediction multiplier on sram-based fpgas	2014	-4.731671250043041	13.589546341720721	141458
141498	EDA	behavioral-level ip integration in high-level synthesis	2015	-2.499608549985309	12.150892741524775	141525
141568	Logic	shorter regular expressions from finite-state automata	2005	-7.055910367872364	8.756895321078478	141595
141573	EDA	bamse: a balanced mapping space exploration algorithm for gals-based manycore platforms	2013	-0.7995593848185731	13.535723043605056	141600
141644	Logic	extending affine arithmetic for formal verification of analog/mixed-signal systems	2017	-3.9507828772259583	10.574177922912195	141671
141661	AI	advances in polytime isomorph elimination for configuration	2005	-4.058597727319629	7.483270337349849	141688
141675	EDA	bayesian model fusion: enabling test cost reduction of analog/rf circuits via wafer-level spatial variation modeling	2014	-6.511280801228208	12.078321948415944	141702
141683	Mobile	evaluating the effectiveness of a mixed-signal tmr scheme based on design diversity	2010	-5.10284398346896	12.0174035998829	141710
141723	AI	a comparison of h 2 and mmm for mutex pair detection applied to pattern databases	2014	-4.272916955544819	7.467759125542914	141750
141729	AI	octagonal domains for continuous constraints	2011	-3.704965655446426	7.553737002832293	141756
141740	Arch	rescue: a microarchitecture for testability and defect tolerance	2005	-4.503983232384037	13.540027298819899	141767
141824	EDA	optimal design of high fan-in multiplexers via mixed-integer nonlinear programming	2004	-6.906653985284847	11.20721352579618	141851
141826	EDA	low cost transient fault protection using loop output prediction	2018	-4.035270031141274	14.004251172568562	141853
141852	EDA	multicore processors as array processors: research opportunities	2006	-0.7392422370539032	11.953398835563233	141879
141879	EDA	simultaneous euv flare variation minimization and cmp control with coupling-aware dummification	2014	-6.794255962912214	12.211954252744366	141906
141883	EDA	incremental sat-based reverse engineering of camouflaged logic circuits	2017	-5.1133689715833	14.941091495527518	141910
141898	OS	gateway system of vts system	2016	0.007264859051331611	9.31250077590665	141925
141915	EDA	gem5-pvt: a framework for finfet system simulation under pvt variations	2015	-4.867576064152833	13.077108023669613	141942
141924	Theory	approximation algorithms for precedence-constrained scheduling problems on parallel machines that run at different speeds	1997	-5.324531014843688	7.576315691312893	141951
141947	EDA	test pattern generator design optimization based on genetic algorithm	2008	-5.797249638080975	10.239651707567672	141974
141957	Networks	design and implementation of lifeline communication system in the internet	2004	-1.4195518465601265	8.581862431107009	141984
142028	EDA	automatic synthesis of efficient intrusion detection systems on fpgas	2006	-1.9805749733529208	13.387842107811975	142055
142031	EDA	state-based encoding of large asynchronous controllers	2018	-4.599903763650457	10.000792995579816	142058
142061	Embedded	value-maximizing deadline scheduling and its application to animation rendering	2005	-5.141110329706844	7.48323212601364	142088
142085	Arch	high performance and scalable radix sorting: a case study of implementing dynamic parallelism for gpu computing	2011	-0.2576971001205001	11.922598771595714	142112
142109	Graphics	using domain information during the learning of a subsequential transducer	1996	-7.1779031217453095	8.245730145581252	142136
142125	EDA	modelling and simulation of a digital ic system using simulpet: application to a speech coding communication ic	2003	-4.069603449315943	10.437763727727118	142152
142167	DB	large factorial designs for product engineering and marketing research applications	2005	-5.372478346467498	10.18204482276443	142194
142188	Arch	high performance fft based poisson solver on a cpu-gpu heterogeneous platform	2013	-0.5815936134632967	10.893791087194069	142215
142387	HPC	data memory optimization in lte downlink	2013	-1.2314632772646796	13.87306272192233	142414
142401	Arch	stochastic modeling to accelerate approximate operators simulation	2018	-5.528565282897576	11.405954193189386	142428
142450	EDA	built-in self-test design for fault detection and fault diagnosis in sram-based fpga	2009	-4.974744080271005	12.200093122527692	142477
142477	HPC	parallel image processing system on a cluster of personal computers (best student paper award: first prize)	2000	0.08142762482068942	10.455533910636957	142504
142534	Arch	an approach to system-wide fault tolerance for fpgas	2009	-2.728840824260004	13.225932799957038	142561
142551	SE	hardware trojan detection and classification based on logic testing utilizing steady state learning	2018	-3.9571711918366534	10.080905113952427	142578
142560	EDA	improved symoblic simulation by dynamic funtional space partitioning [symoblic read symbolic] [funtional read functional]	2004	-6.189643695245852	10.28901487863389	142587
142576	Robotics	detection of deadlocks in flexible manufacturing cells	1991	0.42383490879126173	8.988810421051028	142603
142678	HPC	measures of fault tolerance in distributed simulated annealing	2012	-3.0821161048963845	8.788988643591239	142705
142694	Embedded	distributed prognosis of discrete event systems under bounded-delay communications	2009	0.15298606921036448	9.059148136218749	142721
142724	EDA	automatic configuration generation for fpga interconnect testing	2003	-4.310248467359731	11.978360530071638	142751
142729	EDA	two phase clocked subthreshold adiabatic logic circuit	2015	-4.871363910358818	11.146318661029673	142756
142736	EDA	a novel efficient and accurate analytical method for determining the swing of internal nodes in digital filters	2016	-6.542519826357572	11.632857422866467	142763
142747	Theory	a polynomial time approximation scheme for general multiprocessor job scheduling	1999	-5.01909453696163	7.948397040606007	142774
142753	EDA	integrated sensor: a backdoor for hardware trojan insertions?	2015	-5.000799034492584	14.930667642693445	142780
142759	Networks	reciprocally altruistic agents for the mitigation of cascading failures in power grids	2009	-2.6900201805584447	7.80710752840603	142786
142761	AI	concurrent test generation using ai techniques	1986	-3.898680957917688	10.026756179894805	142788
142891	EDA	information-theoretic sneak-path mitigation in memristor crossbar arrays	2016	-6.522088721934932	13.010411632431287	142918
142894	EDA	how useful are the itc 02 soc test benchmarks?	2002	-3.3287897735929044	10.195844151614994	142921
142915	EDA	exploiting challenges of sub-20 nm cmos for affordable technology scaling	2015	-4.0107026743670815	13.638966435297176	142942
142916	Theory	a lower bound on deterministic online algorithms for scheduling on related machines without preemption	2011	-5.350646176009122	7.551284928906845	142943
142961	Arch	introducing the fpga-based hardware architecture of systemic computation (haos)	2011	-1.4049566713913215	12.433950542064025	142988
142969	EDA	electromagnetic (em) crosstalk failures and symptoms in soc designs	2017	-5.1267979770610665	12.634147347342385	142996
143071	EDA	common power format: a user-driven ecosystem for proven low power design flows	2009	-3.4652974684181235	12.591068184583039	143098
143074	EDA	short circuit power consumption of glitches	1996	-6.46367978735321	13.255224131301828	143101
143100	Theory	complexity results for scheduling tasks with discrete starting times	1982	-4.979257042465101	8.039796770601754	143127
143102	HPC	model-guided empirical tuning of loop fusion	2008	0.5025490822190639	12.96012444233682	143129
143108	Logic	optical communication multibus systems	2006	-2.7697825258515505	15.104712440086733	143135
143142	EDA	analysis and solution to overcome eos failure induced by latchup test in a high-voltage integrated circuits	2013	-5.219472843405601	12.774909557115226	143169
143180	EDA	an execution environment for reconfigurable computing	2005	0.3004204060674882	12.469120391488836	143207
143232	EDA	a configuration memory architecture for fast run-time reconfiguration of fpgas	2005	-3.2090053708168926	13.088724849642347	143259
143240	Embedded	optimizing performance analysis for synchronous dataflow graphs with shared resources	2012	-1.5546150728933543	13.309243963980355	143267
143247	EDA	simultaneous state, vt and tox assignment for total standby power minimization	2004	-6.898552409076532	12.788503500717365	143274
143249	HPC	predicting the performance of parallel programs using pvm	1998	0.44926582985342345	10.242920527877619	143276
143254	Arch	an 8.3ghz dual supply/threshold optimized 32b integer alu-register file loop in 90nm cmos	2005	-6.695528313175202	14.044935717812118	143281
143425	HPC	high quality real-time image-to-mesh conversion for finite element simulations	2014	0.2614131286104543	11.17274937417853	143452
143448	EDA	a methodology for rapid prototyping of analog systems	1999	-4.0910941093545015	11.54554618838685	143475
143452	ML	perfect sampling for multiclass closed queueing networks	2015	-1.6285291044250114	9.001815198782678	143479
143473	EDA	defining neighborhood relations for fast spatial-temporal partitioning of applications on reconfigurable architectures	2008	-1.914795480102596	12.832169429123844	143500
143534	EDA	an evolutionary algorithm for optimization of pseudo kronecker expressions	2010	-6.20017385112916	9.964785020987744	143561
143591	EDA	automation of design for uncommitted logic array	1980	-3.609707837214597	11.221836781150367	143618
143646	HPC	memory hierarchy and data communication in heterogeneous reconfigurable socs	2008	-0.4258649146181071	12.436966903004059	143673
143706	EDA	assessing probabilistic timing constraints on system performance	2000	-3.324877115227243	10.281779089315805	143733
143739	Theory	testing memories for single-cell pattern-sensitive faults	1980	-7.0398620952784725	10.356274944174936	143766
143742	HPC	brief announcement: better speedups for parallel max-flow	2011	-0.7370569872979974	10.42079933552641	143769
143762	EDA	on efficient x-handling using a selective compaction scheme to achieve high test response compaction ratios	2005	-5.686347105353733	11.201025557504284	143789
143789	Arch	a power-efficient and scalable load-store queue design	2005	0.1644593032879231	14.541950697518985	143816
143803	Arch	physical configuration on-line visualization of xilinx virtex-ii fpgas	2007	-2.461114885076328	12.18867870677073	143830
143820	HPC	computation and communication aware run-time mapping for noc-based mpsoc platforms	2011	-0.643999990377518	14.844922475192964	143847
143824	EDA	design considerations and tools for low-voltage digital system design	1996	-6.118133105805653	13.464032373966447	143851
143914	HPC	automating the generation of composed linear algebra kernels	2009	0.2178490465193813	11.653935984202995	143941
143966	Vision	the bidirectional double latch (bddl)	1986	-6.100653916652224	11.448561923773894	143993
143981	EDA	computer systems employing reconfigurable board-to-board free-space optical interconnections: cosine-1 and -2	1990	-3.1919194866564564	13.271630119499175	144008
143983	Logic	a unified approach to the selection of parallel multiplier algorithms and structures in a lsi-vlsi environment	1982	-3.4642180563899867	9.801197648303988	144010
143993	Theory	a communication hierarchy of parallel computations	1998	-7.0332137653433815	8.636724018540013	144020
144035	Robotics	an adaptive decision method using structure feature analysis on dynamic fault propagation model	2013	-2.225995452984187	7.702991208967387	144062
144065	EDA	power conversion efficiency-aware mapping of multithreaded applications on heterogeneous architectures: a comprehensive parameter tuning	2018	-0.503893052438011	14.878888463953633	144092
144096	HPC	bindme: a thread binding library with advanced mapping algorithms	2018	0.1134857197265037	9.883289495908373	144123
144241	EDA	modeling and mitigating nbti in nanoscale circuits	2011	-6.025834120778433	13.44294435163333	144268
144250	Theory	algorithms for the on-line travelling salesman 1	2001	-5.634420595984492	7.494809580694171	144277
144384	HPC	highly parallel architectures for solving linear equations	1981	-1.460647148585304	10.521010143042902	144411
144423	Arch	motorola's mc68hc11: definition and design of a vlsi microprocessor	1984	-3.1281441956762563	11.564580448657026	144450
144445	EDA	a multi-model power estimation engine for accuracy optimization	2007	-2.462586994757189	13.345791170465073	144472
144484	EDA	tas-mram-based low-power high-speed runtime reconfiguration (rtr) fpga	2009	-6.089308750822655	13.92929730113513	144511
144493	EDA	intelligent robustness insertion for optimal transient error tolerance improvement in vlsi circuits	2008	-5.343897934286681	13.34637202859867	144520
144547	HPC	general in-situ matrix transposition algorithm for massively parallel environments	2014	-0.6343773838835604	10.341582711193633	144574
144610	EDA	comparison of heavy-ion induced seu for d- and tmr-flip-flop designs in 65-nm bulk cmos technology	2014	-6.220890988160334	13.754487581766904	144637
144731	EDA	domain-specific processor with 3d integration for medical image processing	2011	-0.7231270764286865	13.02312320656196	144758
144744	EDA	automatic synthesis of practical passive filters using clonal selection principle-based gene expression programming	2007	-5.110304370582658	9.632063422308976	144771
144756	HPC	gibraltar: a reed-solomon coding library for storage applications on programmable graphics processors	2011	-0.9216058816222914	12.262644724645364	144783
144758	EDA	on measurement of impact of the metallization and fpga design to the changes of slice parameters and generation of delay faults	2012	-5.205342342869674	12.625894469125221	144785
144764	Logic	homomorphic characterizations of recursively enumerable languages with very small language classes	2001	-7.010583654777106	8.143870254386812	144791
144771	EDA	gnomo: greater-than-nominal vdd operation for bti mitigation	2012	-5.920475908849284	13.593872310600345	144798
144791	Robotics	versatile and portable dsp platform for learning embedded signal processing	2011	-2.505357431882055	10.759120184306008	144818
144878	EDA	accurate transformation-based timing analysis for rc non-tree circuits	2009	-6.548455157498451	11.260164331551573	144905
144893	Logic	a study in parallel rewriting systems	1980	-6.6959958256635055	8.223373177117033	144920
144903	Logic	typeness for omega-regular automata	2006	-0.015595369667524447	8.078841414379411	144930
144936	PL	task scheduling for look-ahead reconfigurable systems in presence of conditional branches	2005	-0.6433887752657677	11.497617388520286	144963
144947	Vision	an adaptive aggregation/disaggregation algorithm for hierarchical markovian models	1999	-0.3441772393318708	9.162486703189144	144974
144955	EDA	a low overhead high speed histogram based test methodology for analog circuits and ip cores	2005	-5.27625975439253	11.373029916064825	144982
144988	EDA	power-optimal simultaneous buffer insertion/sizing and uniform wire sizing for single long wires	2005	-7.0449860972477545	12.041696223533034	145015
145040	Robotics	output feedback control of discrete processes under time constraint: application to cluster tools	2017	0.1991642215173252	8.991570689422087	145067
145116	EDA	a fully standard-cell based on-chip bti and hci monitor with 6.2x bti sensitivity and 3.6x hci sensitivity at 7 nm fin-fet process	2018	-5.388313938438647	12.943761062000938	145143
145124	Mobile	speculative selection routing in 2d torus network	2004	-2.72820690507482	9.690408834375598	145151
145157	EDA	tight upper bound for accelerating reconfiguration of vlsi arrays	2015	-7.2141316600011525	11.767744066740205	145184
145171	Arch	review of wafer-level three-dimensional integration (3di) using bumpless interconnects for tera-scale generation	2015	-4.689207574698892	13.397210462522752	145198
145191	EDA	a flexible 12-bit self-calibrated quad-core current-steering dac	2008	-6.073282209491057	14.128969462642045	145218
145249	PL	bounded nesting in macro grammars	1979	-6.558300369508068	8.22159999264014	145276
145296	EDA	smart field bus nodes with programmable sensor interfaces	2001	-3.232266746343504	11.684548724940731	145323
145307	PL	on the covering problem for left-recursive grammars	1979	-6.560240326370362	8.134159613612868	145334
145336	Arch	reliability of a softcore processor in a commercial sram-based fpga	2012	-3.8689456211979256	13.868259253450613	145363
145344	PL	performance analysis of parallel constraint-based local search	2012	-2.7586111292349536	9.047094015062523	145371
145378	Embedded	cascading link failure in the power grid: a percolation-based analysis	2011	-2.2758907500999017	7.834596765764163	145405
145430	EDA	low-power data memory communication for application-specific embedded processors	2002	-1.3231899166231893	13.971156330771626	145457
145451	Vision	a reconfiguration system for video decoder	2014	-2.0658628313781504	11.223750600542703	145478
145467	ML	digital signal processing for a mms43 transceiver for the isdn customer access	1986	-3.1829848352356307	10.399647151644613	145494
145497	EDA	a 32kb 90nm 9t-cell sub-threshold sram with improved read and write snm	2013	-6.5691947433134255	14.103198657544072	145524
145501	EDA	digital circuit design for minimum transient energy and a linear programming method	1999	-6.984613096985937	13.06828337646066	145528
145526	EDA	superconducting memories employing josephson devices	1975	-4.7991573765333895	13.669022125680561	145553
145539	Arch	architectural vulnerability factor (or, does a soft error matter?)	2008	-3.8128219134456933	11.075830777660462	145566
145557	Arch	fine-grained redundancy in adders	2007	-5.370723724682176	12.462170168102595	145584
145599	EDA	ip reuse in the system on a chip era	2000	-3.4552986640078287	12.665255857723574	145626
145627	EDA	layout-aware delay variation optimization for cntfet-based circuits	2014	-6.359281012728387	13.193548175123926	145654
145664	Visualization	fifty years of moore's law	2015	-3.6902538395245688	13.072983387644394	145691
145679	EDA	a novel method for see validation of complex socs using low-energy proton beams	2016	-4.0403761699252385	12.689395191396518	145706
145681	EDA	a novel approach for finding candidate locations for online fpga placement	2010	-1.492785053548181	13.356621913333509	145708
145691	Arch	supporting very large dram caches with compound-access scheduling and missmap	2012	-0.2902560589197777	14.327902246373467	145718
145713	EDA	a dataflow-inspired cgra for streaming applications	2013	-1.089852585401547	12.9918617156061	145740
145724	EDA	automatic pipelining from transactional datapath specifications	2010	0.19508114800071685	13.144153296801784	145751
145754	EDA	a dynamic computation method for fast and accurate performance evaluation of multi-core architectures	2014	-0.5451875475194685	13.618306358125599	145781
145779	ML	a new parallel association rule mining algorithm on distributed shared memory system	2012	0.011462420553276712	10.245215388260318	145806
145968	EDA	a resistive ram-based fpga architecture equipped with efficient programming circuitry	2018	-6.519725417105295	14.013737066893606	145995
145998	EDA	methods for evaluating and covering the design space during early design development	2004	-2.2009064754909207	12.723992287109356	146025
146020	EDA	automatic systemc tlm generation for custom communication platforms	2007	-2.1981935784738393	11.949893328945446	146047
146021	HPC	automatic generation of high-performance asics	1991	-2.787523472778039	10.629171447071114	146048
146037	EDA	directional and single-driver wires in fpga interconnect	2004	-6.3846703373682985	12.62992834627535	146064
146074	EDA	easily testable multiple-valued logic circuits derived from reed-muller circuits	2000	-6.285747707355133	10.150519979371328	146101
146095	Embedded	efficient system-level prototyping of power-aware dynamic memory managers for embedded systems	2006	-0.7138212066938687	13.436602869651484	146122
146097	PL	left context precedence grammars	1980	-6.8959746724219455	8.233742777699558	146124
146116	AI	combining competitive scheme with slack neurons to solve real-time job scheduling problem	2007	-3.699732367976371	8.386319449271955	146143
146117	EDA	on-chip stimuli generation for post-silicon validation	2012	-4.145991604899246	11.100027749510089	146144
146155	Arch	parallel pipeline on heterogeneous multi-processing architectures	2015	-0.165844394402617	13.071861194269722	146182
146192	EDA	faser: fast analysis of soft error susceptibility for cell-based designs	2006	-6.0027485340308555	12.4458752392158	146219
146198	Crypto	basic linear algebra computations on the sperry isp	1987	-0.7835658314557757	10.4344426839684	146225
146238	Visualization	a method for synchronizing ieee 1149.1 test access port for chip level testability access	1998	-4.144291710520843	12.03606516057448	146265
146239	EDA	optimizing register binding in fpgas using simulated annealing	2005	-6.6259666394122805	11.88688857209296	146266
146248	EDA	test sequence compaction methods for acyclic sequential circuits using a time expansion model	2002	-5.721074743589977	10.529864007888131	146275
146294	EDA	effective dc fault models and testing approach for open defects in analog circuits	2016	-5.216182489036196	12.046460044269635	146321
146310	EDA	design optimization for robustness to single-event upsets	2006	-6.582579663129165	12.432289191289625	146337
146312	EDA	reducing test time of embedded srams	2003	-5.3514359638066695	11.51934177307945	146339
146319	Theory	old and new algorithms for minimal coverability sets	2012	-6.717125758546118	8.890536082785216	146346
146328	HPC	partitioning and mapping nested loops on multiprocessor systems	1991	-0.9902387073639962	10.292663257533393	146355
146434	Crypto	high density smart cards: new security challenges and applications	2007	-3.1940130267441296	13.471427959430793	146461
146464	Arch	architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors	1998	-0.23609344012347874	14.39705226090758	146491
146502	Arch	ultra-low voltage mixed tfet-mosfet 8t sram cell	2014	-6.69905315241458	13.848616103336743	146529
146504	EDA	astro: synthesizing application-specific reconfigurable hardware traces to exploit memory-level parallelism	2015	-0.607272414074339	13.273281013278684	146531
146517	EDA	cad implications of new interconnect technologies	2007	-4.612086718786632	12.884838695416539	146544
146537	Arch	live demonstration: a versatile, low-cost platform for testing large reram cross-bar arrays	2014	-2.8995611690273817	12.10973486271986	146564
146540	EDA	future reconfigurable computing system	2004	-3.5003424633688462	12.896901675788763	146567
146549	EDA	chronosym: a new approach for fast and accurate soc cosimulation	2005	-1.6982533942132054	12.620108564924095	146576
146624	EDA	a random constrained movie versus a random unconstrained movie applied to the functional verification of an mpeg-4 decoder design	2008	-4.084373082440261	11.304624819325356	146651
146674	EDA	platform-based design: a path to efficient design re-use	2000	-3.55004234704363	12.747818817091632	146701
146682	HPC	performance improvement methodology for clearspeed's csx600	2007	0.03393530573583837	12.97370559436929	146709
146731	EDA	automated, retargetable back-annotation for host compiled performance and power modeling	2013	-0.9413845876669874	12.731470345609006	146758
146760	EDA	normalization at the arithmetic bit level	2005	-2.8793334929367833	10.80618907705926	146787
146819	Vision	designing robust threshold gates against soft errors	2011	-5.896125503566612	13.283277078099218	146846
146829	EDA	the cat-exact data transfer to dds-generated clock domains in a single-chip modular solution	1998	-3.7208909158632895	12.294695399370893	146856
146848	EDA	ncl synthesis with conventional eda tools: technology mapping and optimization	2018	-4.604396292711211	12.025434009763307	146875
146853	EDA	sliding algorithm for reconfigurable arrays of processors	2007	-1.7244513927578626	12.418977260314314	146880
146934	Arch	pep8cpu: a programmable simulator for a central processing unit	2007	-1.3229638926185494	11.59629264418752	146961
146939	Arch	pfpsim: a programmable forwarding plane simulator	2016	-1.633715361488706	12.733614801188905	146966
146950	EDA	high output hamming-distance achievement by a greedy logic masking approach	2016	-5.056213725267024	14.929365318771277	146977
146955	Embedded	systematic and automated multiprocessor system design, programming, and implementation	2008	-1.9563289703148683	12.207385632771235	146982
146970	EDA	voltage island-driven power optimization for application specific network-on-chip design	2012	-6.515070737178184	13.15976108398829	146997
147016	EDA	teaching digital hw-design by implementing a complete mp3 decoder	2003	-3.127480166948671	11.667467124893715	147043
147026	HPC	solving the phase problem of x-ray crystallography on parallel machines	1993	-2.8891468092216184	8.783379270100042	147053
147037	Theory	towards an architecture-independent analysis of parallel algorithms	1990	-1.654570090836904	9.831924695497557	147064
147044	EDA	gap-8: a risc-v soc for ai at the edge of the iot	2018	-3.964408241816367	14.585254262277696	147071
147070	EDA	an approximation algorithm for cofactoring-based synthesis	2011	-7.186675034323704	10.219506625810274	147097
147075	EDA	litho and design: moore close than ever	2011	-3.975887209043023	13.125538532649836	147102
147106	Arch	instruction-level abstraction (ila): a uniform specification for system-on-chip (soc) verification	2018	-2.2388846018385937	11.570788724083688	147133
147166	AI	optimally solving the mcm problem using pseudo-boolean satisfiability	2010	-4.531553870725385	8.129669192860101	147193
147230	HPC	designing efficient many-core parallel algorithms for all-pairs shortest-paths using cuda	2010	-0.8618084671551801	9.651008989721866	147257
147237	EDA	adaptive multi-layer techniques for increased system dependability	2015	-1.6628880834609143	13.719338989670812	147264
147274	Vision	"""keynote speaker: driving innovation in the """"post-silicon"""" world"""	2012	-3.855249117056049	13.223813002523153	147301
147329	Embedded	synthesis of maximally permissive and robust supervisors for prefix-closed language specifications	2002	0.3371114215731125	9.006775147126419	147356
147339	Robotics	efficient matrix multiplications on a concurrent data-loading array processor	1983	-1.3955956743912763	10.831742594396118	147366
147410	EDA	quantification of sense amplifier offset voltage degradation due to zero-and run-time variability	2016	-5.7064221626382166	13.502624155596793	147437
147472	Arch	multiple bit upset tolerant memory using a selective cycle avoidance based sec-ded-daec code	2007	-4.649527403254088	14.018819715743707	147499
147510	EDA	application of bus emulation techniques to the design of a pci/mc68000 bridge	2002	-2.5125084267901143	11.608668533246615	147537
147543	EDA	initial ideas for automatic design and verification of control logic in reversible hdls - work in progress report	2016	-3.1982707043593264	10.86611615270733	147570
147789	Robotics	learning based supervisor synthesis of pomdp for pctl specifications	2015	-0.013851973389834056	8.506348664987014	147816
147793	EDA	bus energy minimization by transition pattern coding (tpc) in deep submicron technologies	2000	-6.434214005559098	13.545934988458171	147820
147898	Arch	"""comments on """"allocating programs containing branches and loops within a multiple processor system"""" by d. towsley"""	1990	-1.5483943795102384	9.885610714106106	147925
147913	Arch	low leakage tcam for ip lookup using two-side self-gating	2013	-6.79883948911266	13.994483051289723	147940
147963	NLP	caramel: a computational model of natural language understanding using a parallel implementation	1990	-0.2322735802755864	9.541717563192725	147990
148018	Arch	data-driven versus topology-driven irregular computations on gpus	2013	-0.8622226235647664	9.714299379265892	148045
148040	EDA	critical-pmos-aware clock tree design methodology for anti-aging zero skew clock gating	2010	-6.776383044038612	12.559298136947367	148067
148042	EDA	an efficient graph representation for arithmetic circuitverification	2001	-6.704608290589207	10.109362163332678	148069
148048	AI	on the power of structural decompositions of graph-based representations of constraint problems	2010	-3.372887800528757	7.677812482069648	148075
148050	Security	em attack is non-invasive? - design methodology and validity verification of em attack sensor	2014	-5.395440485718171	15.060432604723964	148077
148079	EDA	soft-error detection in register files using circular scan	2017	-4.833664153841356	12.924537656031694	148106
148099	DB	high-speed parallel external sorting of data with arbitrary distribution	2004	-0.8009727361106058	10.611655208296494	148126
148161	Arch	microcoded reconfigurable embedded processors: current developments	2002	-1.8569130649315182	12.707172421386405	148188
148198	AI	beyond singleton arc consistency	2006	-3.456635452152676	7.579891348673887	148225
148251	EDA	industrial experience with cycle error computation of cycle-accurate transaction level models	2007	-3.0072594483955357	11.460485395548835	148278
148333	Theory	a parallel tree grafting algorithm for maximum cardinality matching in bipartite graphs	2015	-1.690519163989481	9.337743843282043	148360
148358	Logic	on the descriptional complexity of watson-crick automata	2009	-7.2093963872227045	7.8046077931148865	148385
148368	Arch	ivf: characterizing the vulnerability of microprocessor structures to intermittent faults	2010	-4.971736001385497	13.471272797959251	148395
148414	EDA	three ages of fpgas: a retrospective on the first thirty years of fpga technology	2015	-3.840863263215189	13.056833362690053	148441
148418	EDA	pbexplore: a framework for compiler-in-the-loop exploration of partial bypassing in embedded processors	2005	-0.9109596437811994	13.60565007272792	148445
148427	EDA	a 300 mhz embedded flash memory with pipeline architecture and offset-free sense amplifiers for dual-core automotive microcontrollers	2008	-6.927479206003801	14.215882843106588	148454
148475	HPC	on the design of vlsi architectures for parallel execution of do loops	1990	-1.1564412055282562	11.009131955856787	148502
148500	EDA	aging analysis at gate and macro cell level	2010	-5.733194833855853	13.016507326516376	148527
148548	PL	optimal and near–optimal solutions for hard compilation problems	1997	-2.595737818918175	9.055744272452232	148575
148581	AI	a formal model for plausible dependencies in lexicalized tree adjoining grammar	2012	-6.286803592984357	8.124309173851143	148608
148634	Theory	test data compression based on output dependence	2003	-6.105973418046847	10.674420330835034	148661
148647	Vision	modeling a task-based matrix-matrix multiplication application for resilience decision making	2018	-3.0647319671705286	14.110538345352145	148674
148677	Crypto	usage control in conditional access system with malicious set-top box.	2009	-3.4729392410595064	13.87934336031563	148704
148696	EDA	novel circuit topology synthesis method using circuit feature mining and symbolic comparison	2014	-4.882659184516474	10.262122334897596	148723
148711	Embedded	bluetooth enabled data collector for wireless sensor networks	2015	-2.3127218322497263	8.9077400328566	148738
148749	Theory	testing combinational iterative logic arrays for realistic faults	1995	-5.709570922209765	10.308236611410136	148776
148757	Theory	transformational programming and the paragraph problem	1986	-6.2288211081824745	8.152114240191075	148784
148763	Arch	btb access filtering: a low energy and high performance design	2008	-0.7117302529772084	14.808113716434107	148790
148764	EDA	a 4r/2w register file design for udvs microprocessors in 65-nm cmos	2012	-6.393552203925299	14.076773794256384	148791
148793	EDA	3d integrated circuits layout optimization game	2017	-4.919488134557842	10.763907826270707	148820
148801	AI	hierarchical reasoning about inequalities	1987	-1.1021440110232112	8.296823863070651	148828
148820	EDA	making good points: application-specific pareto-point generation for design space exploration using statistical methods	2009	-3.389779226467366	11.02997164290497	148847
148841	EDA	application-specific processor architectures for embedded control: case studies	1996	-2.643956058226264	12.442663160653202	148868
148843	Arch	performance evaluation and optimization of dual-port sdram architecture for mobile embedded systems	2007	-0.3845299551117507	13.308932726574032	148870
148863	EDA	high level synthesis of memory architectures	1995	-1.8827481747908477	12.425550854491926	148890
148980	EDA	pade: a high-performance placer with automatic datapath extraction and evaluation through high-dimensional data learning	2012	-7.0924938300343285	11.416748116698466	149007
149096	Arch	virtual uarts for reconfigurable multi-processor architectures	2013	-1.8538873173914743	12.683428082858374	149123
149098	Embedded	modeling methodology for integrated simulation of embedded systems	2003	-2.0121647193530108	11.819832185076326	149125
149102	HPC	a tabu search approach to task scheduling on heterogeneous processors under precedence constraints	1995	-3.390334457540406	8.898573765229655	149129
149114	ECom	intelligent spatial-based resource allocation algorithms in noc	2013	-1.9742695715588947	14.948776570417133	149141
149120	EDA	effectiveness of dual-rail cssal against power analysis attack under cmos process variation	2014	-6.639094343051453	14.471666975406654	149147
149133	EDA	testable cross-power domain interface (cpdi) circuit design in monolithic 3d technology	2014	-5.985851535300203	13.546135818021048	149160
149155	EDA	formal probabilistic timing verification in rtl	2013	-3.476741125916724	11.428983253955026	149182
149190	Logic	parallel skeletons for variable-length lists in sketo skeleton library	2009	-0.8424376302623774	10.12940820341676	149217
149209	Arch	interval simulation: raising the level of abstraction in architectural simulation	2010	-0.08836612381306391	13.290574962275205	149236
149222	EDA	a scalable distributed asynchronous control network for high level synthesis of digital circuits	2011	-3.1660748747078187	13.394143079562072	149249
149233	ECom	bounded-connect noncanonical discriminating-reverse parsers	2004	-6.542954349135423	8.292046935739949	149260
149274	EDA	comparative analysis of opencl vs. hdl with image-processing kernels on stratix-v fpga	2015	-0.7816194679302453	12.184927027110305	149301
149308	EDA	connaissance et synthèse en vue de la conception et la réutilisation de circuits analogiques intégrés. (knowledge-aware synthesis for analog integrated circuit design and reuse)	2008	-4.147488940448344	11.202917860022398	149335
149334	EDA	low-cost diagnosis of defects in mcm substrate interconnections	1996	-4.607227525963291	11.872371816831171	149361
149373	HPC	power-aware speed-up for multithreaded numerical linear algebraic solvers on chip multicore processors	2009	-0.20675044253036998	11.285456645297414	149400
149374	EDA	simple fpga routing graph compression	2018	-2.5098780132698866	14.656887654193518	149401
149411	EDA	statistical performance modeling in functional instruction set simulators	2012	-0.2883701132858545	12.982202511060406	149438
149441	EDA	approximate timing analysis of combinational circuits under the xbdo model	1997	-5.643865192842886	10.61393589674364	149468
149516	Security	information theory and the security of binary data perturbation	2004	-4.5452877689366105	8.902338504436953	149543
149559	Robotics	a flexible database system and its application in vlsi process development	1984	-3.79191799212277	11.276794620660713	149586
149721	EDA	a framework for reliability-aware embedded system design on multiprocessor platforms	2014	-1.8486207289829129	12.798914797832634	149748
149740	EDA	acceleration of functional validation using gpgpu	2011	-2.3763703043794484	12.083837906636436	149767
149741	EDA	guest editors' introduction: promises and challenges of novel interconnect technologies	2010	-4.271733293021069	13.5907921213974	149768
149744	SE	on the application of sat solvers to the test suite minimization problem	2012	-3.634904876120693	7.453788625724442	149771
149761	EDA	vitamin: voltage inversion technique to ascertain malicious insertions in ics	2009	-5.250592357810651	14.399489724871644	149788
149801	Embedded	investigating a four-issue deterministic vliw architecture for real-time systems	2015	0.06194042742222695	13.358196368172756	149828
149833	EDA	history-based dynamic minimization during bdd construction	1999	-5.249786326437424	9.42349322029911	149860
149838	HPC	runtime performance projection model for dynamic power management	2007	-0.522893956898428	14.89249427788831	149865
149865	EDA	the validity of retiming sequential circuits	1995	-5.482078042885423	10.797678181458604	149892
149892	EDA	faster-than-at-speed execution of functional programs: an experimental analysis	2016	-5.195744530558227	12.688295543107806	149919
149924	EDA	on the design parameters of runtime reconfigurable systems	2008	-2.1838561912221808	12.51745986321875	149951
149948	EDA	behavioral synthesis of testable systems with vhdl	1990	-3.345404563312688	11.124935958640972	149975
149974	Arch	design of error-resilient logic gates with reinforcement using implications	2016	-6.065039071925876	13.137700802584414	150001
150002	EDA	hard sets method and semilinear reservoir method with applications	1996	-7.129918765774634	7.611314673592081	150029
150030	EDA	loop fusion for memory space optimization	2001	-1.5194602513917206	13.270819219828072	150057
150061	Arch	shifting the barrier: extending the boundaries of the barrierpoint methodology	2018	0.09803276332228418	13.157710336548364	150088
150094	EDA	reducing the abstraction and optimality gaps in the allocation and scheduling for variable voltage/frequency mpsoc platforms	2009	-1.0389476701236022	14.709344410748	150121
150105	EDA	low power synthesis of finite state machines with mixed d and t flip-flops	2003	-6.029117116956291	11.273193642863756	150132
150114	Arch	energy-aware cache assessment of hevc decoding	2016	-1.1721310826973128	14.248191290922264	150141
150193	HPC	optimization of linked list prefix computations on multithreaded gpus using cuda	2010	-0.5260654285041113	11.049801684025327	150220
150194	EDA	a parallel implicit method for the steady-state solution of ctmcs	2006	0.35077425220695224	9.795560232410894	150221
150207	HPC	loop transformation methodologies for array-oriented memory management	2006	-1.2694469544928415	12.983362985535027	150234
150221	AI	the langford's problem: a challenge for parallel resolution of csp	2001	-2.5094975490959706	8.956300155349682	150248
150245	HPC	efficient large scale integration power/ground network optimization based on grid genetic algorithm	2005	-6.15601119973742	9.844505522864571	150272
150249	Mobile	rapid development of signal processors and the rassp program	1994	-2.798338145815515	12.17917011288573	150276
150254	EDA	low-power dram-compatible replacement gate high-k/metal gate stacks	2012	-6.469706370807866	13.994738218661904	150281
150264	EDA	worst-case considerations in designing logical circuits	1965	-5.988128338881228	11.486676312842636	150291
150273	Embedded	positive fail-safe realization of synchronous sequential machines	1979	-5.751887810189768	10.09333727800869	150300
150384	HPC	parallel radiosity: evaluation of parallel form factor calculations and a static load balancing algorithm	1999	0.18197161766604847	11.467430689954519	150411
150386	Arch	an evaluation architecture for a network coprocessor	2002	-1.3545205873998838	13.024764916747294	150413
150388	HPC	detecting cycles in graphs using parallel capabilities of gpu	2011	-2.2283794962847487	9.539520355311762	150415
150441	EDA	high end and low end applications for defective chips: enhanced availability and acceptability	2000	-4.212935190475074	12.222405752594822	150468
150447	Arch	compression/scan co-design for reducing test data volume, scan-in power dissipation and test application time	2005	-5.637397209322759	11.937728970005615	150474
150450	EDA	softcorner: relaxation of corner values for deterministic static timing analysis of vlsi systems	2018	-6.585173201004182	12.334599319073734	150477
150464	EDA	parallelizable bayesian optimization for analog and mixed-signal rare failure detection with high coverage	2018	-5.263459014223202	11.872014446772553	150491
150469	EDA	a tag based vector reduction circuit	2015	-2.1734420263003367	11.419616662245842	150496
150483	DB	dynamic cycle detection	1983	-4.353671387539466	8.440086907511134	150510
150497	EDA	matching in the presence of don't cares and redundant sequential elements for sequential equivalence checking	2003	-5.1476641775399115	10.049477184783232	150524
150521	EDA	idd waveforms analysis for testing of domino and low voltage static cmos circuits	1998	-5.47147537442442	12.026655014068279	150548
150669	EDA	functional test generation of digital lsi/vlsi systems using machine symbolic execution technique	1984	-4.187672298173978	10.727912946376971	150696
150706	EDA	fd-soi integration solutions for analog, rf and millimeter-wave applications	2018	-4.665087036906659	13.324271277107758	150733
150707	Arch	design, cad and technology challenges for future processors: 3d perspectives	2011	-3.980097247350873	13.830350178981293	150734
150766	EDA	xpoint cache: scaling existing bus-based coherence protocols for 2d and 3d many-core systems	2012	-0.32963334305948955	14.021232536542009	150793
150874	Embedded	formal models for embedded system design	2000	-2.6946039765069054	11.475648999827223	150901
150938	Robotics	hardware-in-the-loop simulation of a dc-machine with intel fpga boards	2018	-2.528484349869049	10.752007611297882	150965
150939	HPC	scalable multi-cores with improved per-core performance using off-the-critical path reconfigurable hardware	2008	-0.8470131972117827	13.892141317201913	150966
150985	HPC	gpu parallelization of the sequential matrix diagonalization algorithm and its application to high-dimensional data	2017	-1.3824935476878375	10.193661407601736	151012
151020	Theory	approximately solving maximum clique using neural network and related heuristics	1993	-3.0516314848700765	8.904947821380611	151047
151114	EDA	customizing instruction set extensible reconfigurable processors using gpus	2012	-1.1863944724670104	12.138136983351652	151141
151177	EDA	switching activity propagation of vhdl-rtl combinational designs through an automated tool	2005	-5.020117684738168	10.806275192321845	151204
151223	Embedded	improving ga-based noc mapping algorithms using a formal model	2014	-2.0635764460142307	14.932440217549546	151250
151307	Vision	microprocessors - 10 years back, 10 years ahead	2001	-3.40919208127899	13.161595228447327	151334
151319	Arch	exploring the performance of partially reconfigurable point-to-point interconnects	2017	-2.2358626441401723	13.507808279582797	151346
151339	EDA	direct transition memory and its application in computer design	1974	-5.550479404168127	10.141893546548433	151366
151343	EDA	fact: a framework for applying throughput and power optimizing transformations to control-flow-intensive behavioral descriptions	1999	-0.2790637373183082	12.465263689862079	151370
151382	EDA	adaptive iterative improvement gp-based methodology for hw/sw co-synthesis of embedded systems	2017	-2.0991742363972934	12.985034032475575	151409
151395	EDA	wsi oriented design for highly reliable systems based on the residue number system	1996	-5.244346485977188	11.851347396510768	151422
151422	Mobile	reduction of communication cost for edge-heavy sensor using divided cnn	2018	-1.9228706153954829	8.703856023254161	151449
151432	HCI	reducing test time via an optimal selection of lfsr feedback taps	2001	-4.964004874173076	11.23553635986998	151459
151529	Arch	hardware emulation for functional verification of k5	1996	-2.90479292304771	12.180626991764395	151556
151551	EDA	aging mitigation in memory arrays using self-controlled bit-flipping technique	2015	-5.4526601366067835	14.0149155839044	151578
151596	HPC	general parallel matrix multiplication on the otis network	2007	-1.7245013913896343	9.999799901198807	151623
151651	Theory	network-oblivious algorithms	2007	-0.825463831534342	10.138684318601591	151678
151657	AI	application of associative memories in designing assemblers	1981	-2.092537302808604	11.063853223450703	151684
151660	Theory	fault-tolerant distributed algorithms on vlsi chips, 07.09. - 10.09.2008	2008	-2.678432827900349	10.048790053789855	151687
151697	HCI	architectural support for inter-stream communication in a msimd system	1995	-0.12688614425836106	13.689520984025087	151724
151706	Logic	on the complexity of a problem on monadic string rewriting systems	2001	-6.774446614110334	8.281055392683994	151733
151744	AI	a parallel tabu search algorithm with solution space partition for cohesive clustering problems	2015	-3.2636983348151443	8.57515481993406	151771
151761	DB	a parallel interval computation model for global optimization with automatic load balancing	2012	-2.664109629101695	9.11845293016142	151788
151797	HPC	imteract tool for monitoring and profiling hpc systems and applications	2015	0.4796475479413875	12.998107367681142	151824
151882	EDA	power management	2009	-3.0153083814882558	14.614454990126665	151909
151937	HPC	progress, status, and prospects of superconducting qubits for quantum computing	2016	-3.380160760914913	9.831686632697053	151964
151978	Arch	zero-cycle loads: microarchitecture support for reducing load latency	1995	-0.15787744361391995	13.512190628313274	152005
152003	HPC	optimization of error detecting codes for the detection of crosstalk originated errors	2001	-5.506140011398599	11.24875853399588	152030
152041	HPC	modeling cpu energy consumption of hpc applications on the ibm power7	2014	-0.1188856166415855	14.111453852507472	152068
152062	EDA	delay-insensitive pipelined communicatioon on parallel buses	1995	-3.938759034598087	14.507392314568074	152089
152074	Networks	throughput optimality and overload behavior of dynamical flow networks under monotone distributed routing	2015	-2.8165168089195336	7.5885185234607535	152101
152080	EDA	flip-flop chaining architecture for power-efficient scan during test application	2005	-6.110217590569631	12.238131926090295	152107
152158	EDA	spades: a simulator for path delay faults in sequential circuits	1992	-5.633298594257942	11.038799943795937	152185
152209	EDA	delayed-abc soi for crosstalk noise repair	2008	-6.792268597903296	13.075415456218911	152236
152222	AI	representing normal programs with clauses	2004	-6.794334889349877	8.053677235034726	152249
152258	EDA	characterization and mitigation of process variation in digital circuits and systems	2009	-5.692739009135102	13.613555959030185	152285
152331	EDA	a workstation-based mixed mode circuit simulator	1986	-4.0717304362868605	11.577598712899265	152358
152388	EDA	a 1.2v-to-0.4v 3.2ghz-to-14.3mhz power-efficient 3-port register file in 65-nm cmos	2017	-6.8483303577106	14.152855022936675	152415
152417	HPC	auto-tuning for gpgpu applications using performance and energy model	2014	-0.13038089211985576	12.130907856289847	152444
152421	Robotics	ibm power6 sram arrays	2007	-6.398294001629972	14.255644292214804	152448
152448	EDA	embedded software development in a system-level design flow	2007	-2.169530243168842	12.110223035883354	152475
152472	EDA	evolvable systems on reconfigurable architecture via self-aware adaptive applications	2011	-1.2470953361924142	13.119119011505466	152499
152486	PL	"""the """"hamming problem"""" in prolog"""	1988	-4.128465701251058	8.724628593466024	152513
152525	EDA	rec-sta: reconfigurable and efficient chip design with smo-based training accelerator	2014	-4.789792545660939	12.257887342915106	152552
152538	Embedded	comik: a predictable and cycle-accurately composable real-time microkernel	2014	-0.0004319021195777772	14.068530613616405	152565
152601	AI	an analysis of slow convergence in interval propagation	2007	-3.5609184687598283	7.666126995737035	152628
152630	Arch	hybrid cache architecture replacing sram cache with future memory technology	2012	-1.772710499891662	14.668832305741212	152657
152640	Vision	a fast force-directed simulated annealing for 3d ic partitioning	2016	-7.147679633072988	11.1981078689238	152667
152647	HPC	computer engineering and technology	2015	-0.19797860021137312	14.542750370778954	152674
152666	EDA	shielding and securing integrated circuits with sensors	2014	-5.064893627393479	14.937149509349725	152693
152727	Arch	p-ray: a software suite for multi-core architecture characterization	2008	-0.4514851962073147	12.041495175590654	152754
152729	EDA	using transport triggered architectures for embedded processor design	1998	-1.945685223984963	11.840652195707188	152756
152799	Arch	enhanced molecular dynamics performance with a programmable graphics processor	2011	0.17921438184303304	11.772966809883936	152826
152816	Theory	on the parsing of deterministic languages	1974	-6.6763623754249135	8.328608434225847	152843
152839	EDA	a single input change test pattern generator for sequential circuits	2008	-5.8145681664468585	10.977072751406062	152866
152865	Theory	optimal scheduling algorithms for parallel gaussian elimination	1989	-1.6816142364629512	9.949822840797532	152892
152872	EDA	a probabilistic analysis of pipelined global interconnect under process variations	2006	-6.236936096986264	12.506060955134473	152899
152889	HPC	on analyzing large graphs using gpus	2013	-1.0607726634082164	9.411128578801586	152916
152982	Embedded	design tools for application specific embedded processors	2002	-2.234738892790916	12.235150860035652	153009
152983	Theory	a near-linear time constant factor algorithm for unsplittable flow problem on line with bag constraints	2010	-5.349622840886051	7.630920984604959	153010
153027	DB	an integrated approach to accelerate data and predicate computations in hyperblocks	2000	0.15070484196816314	12.688566073083795	153054
153046	Arch	fpu generator for design space exploration	2013	-2.7327896939187704	13.023283444476194	153073
153049	HPC	towards modeling energy consumption of xeon phi	2015	0.033566052237342686	12.817450006317795	153076
153082	EDA	processor accelerator customization through data flow graph exploration	2011	-1.8306595470409972	12.703982965229152	153109
153085	EDA	a case analysis of system partitioning and its relationship to high-level synthesis tasks	1998	-2.297556573408563	12.633852772786772	153112
153136	Vision	distributed generation of weighted random patterns	1999	-5.654770679428028	11.274668799213616	153163
153199	EDA	synthesis of timed circuits based on decomposition	2007	-5.196120494893918	10.097910590736241	153226
153220	EDA	diagonal test and diagnostic schemes for flash memorie	2002	-5.175597025127481	12.683132470916613	153247
153248	EDA	new fault detection algorithm for multi-level cell flash memroies	2011	-5.590160404989404	13.27353731169676	153275
153297	Arch	0.18 μm cmos proess high-sensitivity optially reonfgurable gatearray vlsi	2012	-5.293317031709977	13.787158932615284	153324
153430	EDA	simulation and planning method for on-chip power distribution — an industry perspective	2009	-5.019585224597451	12.825575055294173	153457
153477	EDA	heuristics for flexible cmp synthesis	2010	-1.529876363131517	13.39751464482623	153504
153478	EDA	effect of resistance of tsv's on performance of boost converter for low power 3d ssd with nand flash memories	2009	-6.892826307345956	14.182417425856366	153505
153537	EDA	topic 15: gpu and accelerator computing - (introduction).	2013	0.4135740155377861	11.77888707636316	153564
153558	Robotics	scheduling of resource tasks	1999	-4.841271567482271	7.674427243001226	153585
153564	EDA	an efficient implementation method of fractal image compression on dynamically reconfigurable architecture	1999	-2.2969948921588643	11.632539181824837	153591
153567	AI	efficient hybrid breadth-first search on gpus	2013	-1.0304935919196194	9.426971427607409	153594
153594	EDA	a method of generating functions of several variables using analog diode logic	1963	-7.02456859316017	10.24819586294414	153621
153645	EDA	verification of interacting sequential circuits	1990	-5.292953802601456	10.32574618232293	153672
153647	EDA	a methodology for verifying memory access protocols in behavioral synthesis	2000	-2.5660640032634916	12.154169077040102	153674
153654	EDA	on multiplexed signal tracing for post-silicon validation	2013	-5.105069508414743	11.4665077990378	153681
153662	Embedded	analysis of defect tolerance in molecular electronics using information-theoretic measures	2007	-5.184146232066903	13.041829380604698	153689
153689	ML	reconstructing data perturbed by random projections when the mixing matrix is known	2009	-4.280642208028581	8.565999416863509	153716
153718	Arch	toward real-time ray tracing: a survey on hardware acceleration and microarchitecture techniques	2017	0.1027678127735618	12.262093380465755	153745
153739	EDA	a comprehensive reliability assessment of fault-resilient network-on-chip using analytical model	2017	-3.495229357104314	13.786217524357633	153766
153752	Arch	diva: a dynamic approach to microprocessor verification	2000	-4.683215315047166	13.330587077685909	153779
153781	EDA	affordable and effective screening of delay defects in asics using the inline resistance fault model	2004	-5.412409561168664	11.483687786390881	153808
153784	EDA	attackboard: a novel dependency-aware traffic generator for exploring noc design space	2012	-1.4812049444764617	13.419806906151395	153811
153857	EDA	simxmd: integrated debugging of c code and hardware components	2012	-1.8544190336526192	12.008218205682642	153884
153886	EDA	a current driven routing and verification methodology for analog applications	2000	-6.214868980518268	11.761762465785072	153913
153906	EDA	a test generation method for sequential circuits based on maximum utilization of internal states	1991	-5.555087021604774	10.631997305932703	153933
153907	EDA	debugging and verifying soc designs through effective cross-layer hardware-software co-simulation	2016	-2.8128022545788465	11.83685069593019	153934
153912	EDA	a methodology for generation of performance models for the sizing of analog high-level topologies	2011	-6.163288461615412	10.636328950689805	153939
153942	EDA	power analysis of system-level on-chip communication architectures	2004	-2.7320205068033747	14.196616788041007	153969
153947	Robotics	achieving board-level bist using the boundary-scan master	1991	-3.706545666754749	11.64565331357329	153974
153958	EDA	precise timing verification of logic circuits under combined delay model	1992	-4.813731673166314	10.99344691313739	153985
153983	Visualization	test mode entry and exit methods for ieee p1581 compliant devices	2009	-3.749093649989297	11.312172135750872	154010
153990	Logic	maximum realizability for linear temporal logic specifications	2018	0.41578794470537855	8.673921925221174	154017
154021	EDA	improvements in fabrication process for nb-based single flux quantum circuits in japan	2008	-3.836808794444256	12.910507682709438	154048
154037	HPC	modelling a fast parallel thinning algorithm for shared memory simd computers	1991	-0.8818523442458258	10.477369722786614	154064
154061	EDA	chiyun compact: a novel test compaction technique for responses with unknown values	2005	-5.828718098216039	10.985323472533429	154088
154065	Logic	on bifix systems and generalizations	2008	-6.757204382177823	8.093753455920755	154092
154129	AI	covering vs. divide-and-conquer for top-down induction of logic programs	1995	-3.3979632298970133	7.625273253613428	154156
154150	HPC	the startech massively-parallel chess program	1995	-2.1870709322200916	9.345185264279024	154177
154171	AI	a hybrid approach to parallelization of monte carlo tree search in general game playing	2016	-2.7018799186623976	8.519672145042517	154198
154246	EDA	a logic cell architecture exploiting the shannon expansion for the reduction of configuration memory	2014	-6.9177377071757284	13.317462163336613	154273
154278	Logic	comparing transistor-level implementations of 4-input logic functions.	2002	-4.76124856958294	11.124915901634074	154305
154296	Arch	compiler-driven cached code compression schemes for embedded ilp processors	1999	-1.2442447746258378	13.806845612206994	154323
154310	EDA	the leading edge of production wafer probe test technology	2004	-4.519585183213119	11.50222892873222	154337
154386	EDA	creation of partial fpga configurations at run-time	2010	-2.572547141949417	12.794999853551419	154413
154393	EDA	methodology and ecosystem for the design of a complex network asic	2012	-3.4318111859909135	12.58782189863858	154420
154426	ECom	a ptas for scheduling unrelated machines of few different types	2018	-5.24567580328825	7.71751480048428	154453
154462	AI	sat solver management strategies in ic3: an experimental approach	2017	-3.4182310343971216	7.487240807037962	154489
154476	EDA	compiler optimization for reducing leakage power in multithread bsp programs	2014	-0.5755171476350759	14.601201511298655	154503
154482	EDA	low-power 2d motion estimation architecture with complementary embedded memory banks	2000	-1.2281907758893809	14.195323376129796	154509
154569	EDA	recursion and hierarchy in digital design and prototyping: a case study	2011	-2.948417073396299	11.492605265983956	154596
154585	NLP	bounded context parsing and easy learnabiity	1984	-6.4970622129800795	8.080344083827203	154612
154726	Arch	rram refresh circuit: a proposed solution to resolve the soft-error failures for hfo2/hf 1t1r rram memory cell	2016	-5.725689731952093	13.938913978526967	154753
154727	EDA	dft-based soc/vlsi ip protection and digital rights management platform	2009	-4.6954659632416655	14.593475542409955	154754
154743	Logic	inferring regular languages and ω-languages	2018	-0.2144472629079857	7.678821932689736	154770
154751	EDA	an all-in-one debugger of 8-bit microcontroller with high transfer speed	2016	-2.7763235037649494	11.72551273622959	154778
154758	EDA	slew merging region propagation for bounded slew and skew clock tree synthesis	2019	-7.116413961673295	12.089078922214036	154785
154784	EDA	hierachical modeling and simulation of processor architectures	1993	-2.9101198481240487	11.938024668334167	154811
154788	EDA	rar-noc: a reconfigurable and adaptive routable network-on-chip for fpga-based multiprocessor systems	2014	-1.9547480817524447	14.979230017591407	154815
154808	Arch	sequential machines realizable with delay elements only	1970	-6.869134816814612	9.423587718291627	154835
154817	EDA	an integrated methodology for the verification of directory-based cache protocols	1994	-1.035890705770674	12.705743669267235	154844
154868	Arch	hw/sw co-designed processors: challenges, design choices and a simulation infrastructure for evaluation	2017	-0.5210015840344263	12.883569986245478	154895
154873	EDA	logic and computer design in nanospace	2008	-6.017029289992968	11.174388793654456	154900
154884	EDA	(self-)reconfigurable finite state machines: theory and implementation	2002	-2.4294620852700652	12.583133320723464	154911
154925	HPC	directions in future of sram with qdr-wideio for high performance networking applications and beyond	2014	-2.9745049695982013	14.265101563663885	154952
154943	Arch	emerging nanocircuit paradigm: graphene-based electronics for nanoscale computing	2007	-4.314417418232177	13.33651555445738	154970
154961	EDA	stochastic methods for transistor size optimization of cmos vlsi circuits	1996	-6.552834795671829	11.01654612362861	154988
155031	AI	multitask evolution with cartesian genetic programming	2017	-4.029925318419502	9.946776063365649	155058
155036	EDA	partitioning of embedded applications onto heterogeneous multiprocessor architectures	2003	-1.9216426987251625	12.539059229720818	155063
155059	DB	a simple wrapped core linking module for soc test access	2002	-3.313980180147279	11.908846446479178	155086
155069	PL	a spill code minimization technique—application in the metrowerks starcore c compiler	2004	0.4808873902572738	11.325440750901832	155096
155119	EDA	configuring of algorithms in mapping into hardware	2002	-2.0063248439064267	12.323646015888956	155146
155135	HPC	infinite systems of equations over inverse limits and infinite synchronous concurrent algorithms	1992	-0.13444458693721972	8.296543899857184	155162
155166	Robotics	enforcing detectability in controlled discrete event systems	2013	0.1080668137989376	9.009922287077053	155193
155173	Embedded	software-based repair for memories in tiny embedded systems	2015	-4.253159661304209	13.375880744574587	155200
155313	EDA	breaking the energy barrier in fault-tolerant caches for multicore systems	2013	-3.9155244875319055	14.272966263898	155340
155376	Visualization	dynamics of analog decoders for different message representation domains	2009	-7.009445839754737	9.807255381952947	155403
155402	Arch	opencl meets open source streaming analytics	2016	0.3966161257273986	11.943512102585116	155429
155412	EDA	an efficient npn boolean matching algorithm based on structural signature and shannon expansion	2018	-6.7361114212137005	9.866772225320812	155439
155429	EDA	generation of broadside transition-fault test sets that detect four-way bridging faults	2006	-5.540666807058577	10.749280245264538	155456
155435	Visualization	squeezing supercomputers onto a chip	2005	-2.6998656299790853	12.930812160450671	155462
155454	EDA	solving constraints in fpga detailed routing using smt	2015	-6.494039403933972	10.609730378422608	155481
155556	Logic	sgen1: a generator of small but difficult satisfiability benchmarks	2010	-3.8069121460162436	7.536361998411776	155583
155630	Arch	a novel mpsoc interface and control architecture for multistandard rf transceivers	2014	-2.942472250074088	13.390339262635608	155657
155640	HPC	a gpu implementation of inclusion-based points-to analysis	2012	-0.6340976217380029	9.925410434126011	155667
155646	HPC	multiprocessor fixed-priority scheduling with restricted interprocessor migrations	2003	-4.718595690841327	8.310091990379606	155673
155658	Theory	provably good multicore cache performance for divide-and-conquer algorithms	2008	-1.5741651892469108	10.064705259597467	155685
155696	EDA	a comparative analysis of tunneling fet circuit switching characteristics and sram stability and performance	2012	-6.593025627597581	13.973807379773016	155723
155704	Arch	analysis of parallel algorithms for a shared virtual memory computer	1993	0.2835083071504393	10.007209949709033	155731
155757	EDA	quantifying the gap between fpga and custom cmos to aid microarchitectural design	2014	-3.9115941539011168	13.569562061627376	155784
155762	Arch	coming up n3xt, after 2d scaling of si cmos	2018	-3.3651429820160037	13.9822073575809	155789
155772	EDA	efficient and effective placement for very large circuits	1993	-6.967366606150226	11.336029042095705	155799
155773	EDA	a diagrammatic approach to multi-level logic synthesis	1964	-6.146090911786669	9.833034589583773	155800
155819	EDA	performance directed technology mapping for look-up table based fpgas	1993	-6.824725076734669	11.82035975761393	155846
155821	EDA	constructing online testable circuits using reversible logic	2010	-6.366455998859344	12.976423337234488	155848
155832	HPC	programming the linpack benchmark for roadrunner	2009	-0.03402943363850039	11.626023033419795	155859
155948	EDA	system-level power estimation using an on-chip bus performance monitoring unit	2008	-2.2672732531793782	13.837620313885727	155975
155970	EDA	wakeup synthesis and its buffered tree construction for power gating circuit designs	2010	-6.9207535936765066	13.25798034425551	155997
155979	SE	challenges in next generation mixed-signal ic production testing	2005	-4.173763650612663	12.433853082520447	156006
155983	EDA	comparison between two fpga implementations of the particle swarm optimization algorithm for high-performance embedded applications	2010	-3.3405292396935256	9.299542416196648	156010
156112	Logic	multi-head watson-crick automata	2015	-7.007738660200037	7.726619941191325	156139
156151	EDA	design of waveform generator based on gpib interface	2011	-2.9445046995467328	11.366041589467269	156178
156165	EDA	a low-cost strategy for testing analog filters	1994	-5.305906249701411	11.344322704316898	156192
156210	Arch	a multi-shared register file structure for vliw processors	2010	-0.8268027937931882	14.213755531171568	156237
156219	Arch	single-dimension software pipelining for multi-dimensional loops	2004	-0.35188442680808096	10.634003603971712	156246
156229	EDA	a graph traversal based framework for sequential logic implication with an application to c-cycle redundancy identification	2001	-5.421736607088593	10.38705908315154	156256
156262	EDA	exploiting instruction-level resource parallelism for transparent, integrated control-flow monitoring	1991	-0.030286784158904626	13.772551110018373	156289
156280	Web+IR	an architecture for parallel search of large, full-text databases	1990	-0.6244314241803653	10.523099285903227	156307
156293	SE	yield projection from defect monitors: the influence of gross defects [bicmos process]	1995	-4.491018749633624	11.231407511660805	156320
156307	Robotics	spatial point process modeling of vehicles in large and small cities	2017	-3.9986221428956346	8.77769280182901	156334
156321	Arch	compilation strategies for reducing code size on a vliw processor with variable length instructions	2008	-0.5987807668840408	12.959753465299544	156348
156351	EDA	two effective methods to detect anomalies in embedded systems	2012	-4.416982635770813	13.236310451597461	156378
156381	EDA	low swing drivers based on charge redistribution	2010	-6.806193087927027	13.727132535527033	156408
156414	HPC	a methodical approach for stream-oriented configurable signal processing	1999	-2.406200377436208	11.699963548114829	156441
156423	HPC	pseudo dual path processing to reduce the branch misprediction penalty in embedded processors	2013	0.06498180490931033	14.427339149463725	156450
156431	EDA	gate-level simulation of digital circuits using multi-valued boolean algebras	1995	-5.2033736877444285	10.947106815422616	156458
156448	EDA	a look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis	2007	-6.562065830977086	12.006323108866205	156475
156498	HPC	data parallel implementation of surface-to-surface intersection	1996	-0.6237336371826566	10.325941558488166	156525
156567	EDA	evolutionary approach to quantum symbolic logic synthesis	2008	-5.864855177487526	9.851886502023072	156594
156611	EDA	dances with multimedia: embedded video codec design	2006	-3.1538062159288622	13.38079563047341	156638
156616	HPC	scheduling methods for accelerating applications on architectures with heterogeneous cores	2014	0.4117138698386423	12.422278822703714	156643
156667	EDA	power/performance optimization in fpga-based asymmetric multi-core systems	2012	-0.918389230541463	13.710702991692786	156694
156671	Robotics	the future of interconnection technology	2000	-4.232250869524789	13.315234380744927	156698
156675	Arch	a technique to reduce power and test application time in bist	2004	-6.510860591129654	12.831489215071109	156702
156693	Arch	optimizations for compiled simulation using instruction type information	2004	-1.7017096919518233	12.591100747766307	156720
156695	HPC	optimal reordering and mapping of a class of nested-loops for parallel execution	1996	-0.9113843909165352	10.110111347613774	156722
156717	EDA	performance directed synthesis for table look up programmable gate arrays	1991	-6.5861728258326435	11.336314412595065	156744
156763	Theory	simulations among concurrent-write prams	1988	-1.9123169378377307	9.930639216422016	156790
156790	EDA	robust power gating reactivation by dynamic wakeup sequence throttling	2011	-6.6074994540113545	13.880589608640422	156817
156960	Arch	testabilty features of the mc 68060 microprocessor	1994	-3.345733225009402	11.688933318825814	156987
156965	EDA	hardware/software partitioning of embedded system-on-chip applications	2015	-1.6560491739740637	13.517633006197489	156992
156976	HCI	dynamic analog/rf alternate test strategies based on on-chip learning	2018	-5.264598357566201	11.874896492221177	157003
157039	Arch	fault tolerance of sram-based fpga via configuration frames	2011	-4.1798459545298705	13.646222346584695	157066
157048	Arch	fast processing of large graph applications using asynchronous architecture	2017	0.41582260312384417	12.457497410562125	157075
157055	EDA	on the multiple fault diagnosis of multistage interconnection networks: the lower bound and the cmos fault model	1997	-2.2480764327981104	15.087060373078305	157082
157057	HPC	efficient symmetric band matrix-matrix multiplication on gpus	2014	-0.5220552670181775	11.033179832702515	157084
157083	EDA	switch-level soft error emulation for set-induced pulses of variable strengths	2010	-5.904189009428536	12.249385343543414	157110
157096	EDA	bist testability enhancement of system level circuits : experience with an industrial design	1996	-4.767170269368748	11.10574906444865	157123
157104	EDA	improved effective capacitance computations for use in logic and layout optimization	1999	-6.814356308325003	12.439821090844779	157131
157107	HCI	automated application-specific tuning of parameterized sensor-based embedded system building blocks	2006	-2.270617682075164	13.286679312475366	157134
157122	Robotics	a composite trust model and its application to collaborative distributed information fusion	2009	-3.260237508158653	8.508356280281284	157149
157161	EDA	a coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning	2017	0.3120187813898711	14.622902247250428	157188
157205	HPC	fpga optimizations for a pipelined floating-point exponential unit	2011	-1.0882205576145918	11.650412638296249	157232
157288	Arch	comparative study of switching techniques for network-on-chip architecture	2011	-2.744086465060271	14.699433457735172	157315
157311	NLP	the inherent ambiguity partial algorithm problem for context free languages	1969	-6.4951029358729375	8.203723221729147	157338
157371	EDA	a global router optimizing timing and area for high-speed bipolar lsi's	1994	-7.0933447128210725	12.02457002759724	157398
157436	EDA	adaptive testing - cost reduction through test pattern sampling	2013	-3.9308348452396618	10.206408985341435	157463
157498	EDA	on timing closure: buffer insertion for hold-violation removal	2014	-6.81602860881122	11.741639592904027	157525
157500	Arch	spp1148 booth: network processors	2008	-1.9773951631734272	13.697616404761828	157527
157513	EDA	exploring the diversity of multimedia systems	2001	-1.9423157083767844	12.921857292012985	157540
157522	EDA	retiming for wire pipelining in system-on-chip	2003	-6.488512305642586	11.953637900975178	157549
157550	EDA	recursive statistical blockade: an enhanced technique for rare event simulation with application to sram circuit design	2008	-6.077590485872644	12.714724068204884	157577
157571	EDA	handling special constructs in symbolic simulation	2002	-3.946825801188873	10.352204341352735	157598
157574	EDA	using an opencl framework to evaluate interconnect implementations on fpgas	2014	-0.6904317138838212	12.514636655718641	157601
157582	EDA	quantum circuit physical design flow for the multiplexed trap architecture	2016	-6.523269772380514	12.412362988811335	157609
157655	HPC	optimal speech codec implementation on arm9e (v5e architecture) risc processor for next-generation mobile multimedia	2004	-2.3796291084420886	12.877561093285088	157682
157678	EDA	estimating circuit activity in combinational cmos digital circuits	2000	-5.605471677161057	13.213185718542281	157705
157683	EDA	scan test architectures for digital board testers	1990	-6.209869682640468	11.005831594230022	157710
157696	HPC	a pipelined schedule to minimize completion time for loop tiling with computation and communication overlapping	2003	0.22900713355853503	11.618217910006946	157723
157715	Embedded	abstractions of finite-state machines optimal with respect to single undetectable output faults	1987	0.466799870152525	9.098050245037783	157742
157719	Arch	character of graph analysis workloads and recommended solutions on future parallel systems	2013	-0.06701433777839666	12.43274768114131	157746
157742	HPC	optimal parallel execution of complete binary trees and grids into most popular interconnection networks	1994	-1.7288222224230811	10.102192699270564	157769
157754	HPC	strategies for solving sat in grids by randomized search	2008	-3.2711569160334997	8.476276441731098	157781
157786	AI	a scalable community detection algorithm for large graphs using stochastic block models	2017	-1.176597579026508	9.044311788634474	157813
157820	ML	recursive neural networks and graphs: dealing with cycles	2005	-6.352242085955634	7.892206116830502	157847
157832	EDA	clock distribution architectures: a comparative study	2006	-6.519496302458439	12.179488836638152	157859
157861	EDA	synthesis of low-power cmos circuits using hybrid topologies	1999	-7.220839943542654	13.309886517713249	157888
157924	EDA	high-level synthesis scheduling and allocation using genetic algorithms	1995	-1.968188282390675	12.601270255636845	157951
157930	NLP	parallel heuristics for scalable community detection	2015	-1.2270545337898882	9.182862846165818	157957
157945	Visualization	pipelined data parallel algorithms-i: concept and modeling	1990	-0.7995620837454627	10.469144542690461	157972
157970	EDA	programmable dsps: a brief overview	1990	-2.332342206159958	10.99450559382229	157997
157996	EDA	logic design using efl structures	1976	-6.440055906781727	12.444635155973845	158023
158111	EDA	nanoscale power and heat management in electronics	2012	-5.1710622833725814	13.808651121823926	158138
158121	EDA	symmetric transparent bist for rams	1999	-5.276807818168595	11.707293507464893	158148
158137	Arch	enhancing the memory performance of embedded systems with the flexible sequential and random access memory	2004	-0.4978325703799646	14.600985084437474	158164
158163	Arch	verification and validation of atmel's new 32 bit avr microprocessor.	2006	-2.8597220680243067	11.302513298758292	158190
158174	Arch	a-winoc: adaptive wireless network-on-chip architecture for chip multiprocessors	2015	-2.4952915021443145	15.07927080627213	158201
158263	Theory	doomsday equilibria for omega-regular games	2014	-0.8797954960157832	7.767459036204445	158290
158361	Arch	phast: hardware-accelerated shortest path trees	2011	-1.4322685897766259	9.31683143963124	158388
158377	EDA	behavioral array mapping into multiport memories targeting low power	1997	-1.5419820441608318	14.173005896061275	158404
158432	EDA	clock-less dft-less test strategy for null convention logic	2018	-5.495653528673736	11.587289108546223	158459
158442	EDA	identifying single-event transient location based on compressed sensing	2018	-4.983430338578457	14.240764126552355	158469
158462	EDA	thermal-aware tsv repair for electromigration in 3d ics	2016	-5.810059416058162	12.878684059306252	158489
158483	EDA	precise test generation for resistive bridging faults of cmos combinational circuits	2000	-5.487648048964869	11.367701632061355	158510
158505	PL	an improved generic arc consistency algorithm and its specializations	1996	-3.302661277680713	7.497890789354037	158532
158568	DB	hardware/software cosynthesis: multiple constraint satisfaction and component retrieval	1996	-2.669642451249965	11.313400830649213	158595
158577	Arch	a survey of techniques for architecting and managing asymmetric multicore processors	2016	0.4229194382657988	12.512244257375105	158604
158586	EDA	direct mapping of low-latency asynchronous controllers from stgs	2007	-3.7575874128280575	11.525475142982376	158613
158603	HPC	a (2 + ε)-approximation for scheduling parallel jobs in platforms	2013	-5.162927282370634	7.586476444824702	158630
158671	EDA	a 450mv timing-margin-free waveform sorter based on body swapping error correction	2016	-6.659084057005804	13.831286412020976	158698
158714	HPC	on-chip order-exploiting routing table minimization for a multicast supercomputer network	2016	-2.2735362265904433	14.985746738469095	158741
158739	OS	multiresource malleable task scheduling to minimize response time	1999	-4.854630479731918	7.8581041131840275	158766
158831	EDA	mosaic: an automated synthesis flow for boolean logic based on memristor crossbar	2019	-6.646518124961022	13.406550227831698	158858
158857	EDA	the challenges for high performance embedded systems	2006	-2.7885728501953544	13.591225357211464	158884
158879	Arch	phase ordering of register allocation and instruction scheduling	1991	0.027524685993379816	12.537338630868051	158906
158908	Arch	automatic generation and optimisation of reconfigurable financial monte-carlo simulations	2007	-1.2421474997657438	11.311855928479245	158935
158932	Theory	bridge-connectivity and biconnectivity algorithms for parallel computer models	1983	-1.1130387218154614	9.558827229597004	158959
158949	EDA	hard real-time reconfiguration port scheduling	2007	0.2461918706827501	14.535404139668405	158976
158989	EDA	a dynamic instruction scratchpad memory for embedded processors managed by hardware	2011	-0.22322098970752974	13.887074192554273	159016
159108	Arch	a generic multi-unit architecture for codesign methodologies	1997	-2.146305922813869	11.808083517129994	159135
159150	HPC	high-performance computing with sparsity and structure: challenges and directions for single-core and multicore hardware	2010	0.38408479197862	10.936437804843084	159177
159168	EDA	cmos lsi dsp and its application to voice band signals	1983	-3.0290285645693413	12.16490839565706	159195
159172	EDA	combinational test generation using satisfiability	1996	-5.577471738469226	10.012056598200838	159199
159183	Arch	from soda to scotch: the evolution of a wireless baseband processor	2008	-2.0477013188030124	13.140977193537573	159210
159185	Logic	decompositional construction of lyapunov functions for hybrid systems	2009	0.2736679288400849	8.844750278942868	159212
159188	HPC	new approaches for the reconfiguration of two-dimensional vlsi arrays using time-redundancy	1988	-2.8999583008720435	12.351343773397545	159215
159190	Arch	realization of computers using programmable logic units	1987	-1.6845630921517207	11.214149133148267	159217
159194	Logic	automata and logics over signals	2012	0.04565170020648718	7.614234425989557	159221
159205	Theory	an algebraic approach to data languages and timed languages	2003	-0.12119512271969672	7.667058732373401	159232
159226	EDA	functional verification of the power4 microprocessor and power4 multiprocessor system	2002	-3.0452032900250323	10.720796773950706	159253
159228	EDA	float-to-fixed and fixed-to-float hardware converters for rapid hardware/software partitioning of floating point software applications to static and dynamic fixed point coprocessors	2009	-1.1997219494126268	12.197155287671313	159255
159251	Arch	vector processing in ada	2004	-1.3920868003780722	11.677941219378727	159278
159278	ML	computer architecture	1957	-0.07305769573632552	9.776803182016552	159305
159292	Networks	design of tsv-sharing topologies for cost-effective 3d networks-on-chip	2015	-2.6478186656565943	15.087946904950368	159319
159341	Arch	power-conscious design of the cell processor's synergistic processor element	2005	-3.0829624519478758	13.01482141827365	159368
159431	EDA	leveraging the error resilience of neural networks for designing highly energy efficient accelerators	2015	-5.7255228303959775	14.076260492647192	159458
159477	EDA	dynamic reconfigurable shaders with load balancing for embedded graphics processing	2009	-2.063664742852883	13.89366127065269	159504
159516	Arch	tsv-to-tsv inductive coupling-aware coding scheme for 3d network-on-chip	2014	-3.505959263642658	14.783557034362024	159543
159577	HPC	a switch-memory chip for packet switching at gigabits per second	1994	-2.270371101197251	14.858105756147994	159604
159584	Theory	swac computations for some m×n scheduling problems	1957	-5.136749574142557	7.529017313709392	159611
159616	Arch	register file size reduction through instruction pre-execution incorporating value prediction	2010	0.20860443853562505	14.177243691946357	159643
159682	EDA	combined use of rising and falling edge triggered clocks for peak current reduction in ip-based soc designs	2010	-6.8301609157465375	13.69934079396842	159709
159781	EDA	formulation and validation of an energy dissipation model for the clock generation circuitry and distribution networks	2001	-5.035688104942482	13.322950635387961	159808
159800	EDA	spfd-based one-to-many rewiring	2004	-6.150747375911221	11.284696028380447	159827
159828	EDA	testing redundant asynchronous circuits by variable phase splitting	1994	-5.638261115553203	10.262686613399367	159855
159847	SE	run-time requirement enforcement for loop programs on processor arrays	2018	-1.5213440223620311	13.13995018434175	159874
159909	HPC	massively parallel algorithm and implementation of ri-mp2 energy calculation for peta-scale many-core supercomputers	2016	0.05297015162457424	11.374846146827455	159936
159936	DB	effect of data compression hardware on the performance of a relational database machine	1990	-0.2298402244335135	13.323610641955344	159963
159953	EDA	fault injection techniques and their accelerated simulation in systemc	2007	-2.5518866550590023	11.971915629632486	159980
159962	HPC	thoroughly exploring gpu buffering options for stencil code by using an efficiency measure and a performance model	2018	0.3076901646595476	12.207524771244247	159989
160052	EDA	improved volume diagnosis throughput using dynamic design partitioning	2012	-4.876057013192173	11.883924967230866	160079
160065	EDA	high-performance 0.6v vmin 55nm 1.0mb 6t sram with adaptive bl bleeder	2012	-6.774704571043778	14.126743520548407	160092
160071	HPC	symbolic loop parallelization for balancing i/o and memory accesses on processor arrays	2015	0.27873467000272223	12.237759972367039	160098
160101	EDA	a temporal partitioning approach based on reconfiguration granularity estimation for dynamically reconfigurable systems	2003	-1.5254588957584263	14.247451075575723	160128
160140	HPC	scheduling multithreaded applications onto heterogeneous composite cores architecture	2017	-0.10333780390688696	14.473872007269144	160167
160191	EDA	designing a system on a chip	1970	-3.921752660659096	12.403120573953368	160218
160273	PL	analysis of the effects of soft errors on compression algorithms through fault injection inside program variables	2016	-3.414402180845148	12.956034966842706	160300
160361	HPC	power and performance trade-offs for space time adaptive processing	2015	-0.09502380594293908	11.913599465971636	160388
160401	HPC	algorithms for scheduling task-based applications onto heterogeneous many-core architectures	2014	-1.3892973779810054	14.068831202288859	160428
160512	EDA	classification and test generation for path-delay faults using single struck-at fault tests	1997	-5.599127931803468	10.729783609071234	160539
160520	Theory	on pebble automata for data languages with decidable emptiness problem	2010	-0.004888414280519637	7.941162721084986	160547
160522	Logic	synthesis for probabilistic environments	2006	-0.2847067399380793	8.217071332377941	160549
160546	HPC	an efficient, dynamically adaptive method to tolerate transient faults in multi-core systems	2011	-3.0508179063523864	14.23884466850137	160573
160554	Theory	on the construction of (d, k) graphs	1965	-1.7240766274406487	10.012838432216439	160581
160596	Vision	influence of visibility on availability of free space optical link	2006	-1.5839590376355628	8.633467825731085	160623
160607	SE	hidden markov modeling and fuzzy controllers in fpgas	1995	-1.9880621956747468	11.363915094103206	160634
160699	EDA	signal probability control for relieving nbti in sram cells	2010	-5.919428463710022	13.77050966719352	160726
160758	Arch	microprocessor support software: part 1 assemblers and simulators	1977	-1.8740192985461048	10.428382857824293	160785
160996	Arch	op amp tuning for high accuracy deep sub-micron cmos analog circuits [voltage regulator example]	2005	-6.314155493907047	12.463730109672507	161023
161006	EDA	a new fpga detailed routing approach via search-based booleansatisfiability	2002	-6.1001540726905965	10.317862174752221	161033
161012	Vision	analyzing the applicability of a theoretical model in the evaluation of functional size measurement procedures	2007	-3.2786058917102854	11.192203688504375	161039
161043	AI	redundancy elimination with a lexicographic solved form	1996	-2.6218407013565703	7.630890819608178	161070
161068	Arch	robustness of power analysis attack resilient adiabatic logic: wcs-qual under pvt variations	2017	-6.818478003393313	14.559542457402168	161095
161094	EDA	a custom processor for a tdma solver in a cfd application	2008	-1.3875436432403427	12.172807429052165	161121
161117	HPC	steganography - coding and intercepting the information from encoded pictures in the absence of any initial information	2014	-0.7852356714996164	9.54499627141484	161144
161158	EDA	graph matching constraints for synthesis with complex components	2007	-2.1041687254066583	12.279290013614675	161185
161164	Arch	active bank switching for temperature control of the register file in a microprocessor	2007	-6.336522557352284	13.979060633685414	161191
161336	Arch	a 1.2 v 8 gb 8-channel 128 gb/s high-bandwidth memory (hbm) stacked dram with effective i/o test circuits	2015	-4.92073171805505	14.00116158740008	161363
161346	EDA	variability and statistical analysis flow for dynamic linear systems with large number of inputs	2016	-6.447813584753004	11.816475262557047	161373
161438	EDA	energy-efficient runtime adaptive scrubbing in fault-tolerant network-on-chips (nocs) architectures	2013	-3.6580276952977484	14.637749214091404	161465
161456	HPC	leveraging the performance of lbm-hpc for large sizes on gpus using ghost cells	2016	0.1376913496498878	11.398419023582134	161483
161489	EDA	eliminating false loops caused by sharing in control path	1996	-5.868419477687893	10.964610685531778	161516
161501	EDA	performance evaluation of a flow control algorithm for network-on-chip	2012	-1.8892546698611388	14.873350278235426	161528
161529	Arch	on-line error detection techniques for dependable embedded processors with high complexity	2001	-4.518112481748972	13.37778548645569	161556
161537	HPC	application runtime variability and power optimization for exascale computers	2015	-0.3410701672711589	14.749804079789147	161564
161555	Embedded	heterogeneous multiprocessor mapping for real-time streaming systems	2011	-1.4460115618523812	14.026134824818616	161582
161569	Visualization	the future of integrated circuits: a survey of nanoelectronics	2010	-4.741871557478689	13.147870977138892	161596
161575	AI	incomplete algorithms	2009	-3.8949513955024515	7.574170478973928	161602
161577	EDA	high-level synthesis in a rapid-prototype environment for mechatronic systems	1992	-2.4060934489167813	11.887468253849097	161604
161584	Theory	the master-slave paradigm with heterogeneous processors	2001	-4.635862089886729	8.291816681185358	161611
161585	EDA	deep healing: ease the bti and em wearout crisis by activating recovery	2017	-5.58379280026543	13.771601608123861	161612
161650	EDA	enhanced design flow and optimizations for multiproject wafers	2007	-7.08957881212308	11.604160547623255	161677
161666	EDA	extension of moore-shannon model for relay circuits	1959	-6.522412244743107	10.842336317067733	161693
161678	Theory	checking thorough refinement on modal transition systems is exptime-complete	2009	0.4019412422368436	8.197698259545733	161705
161679	AI	sat-based approaches to treewidth computation: an evaluation	2014	-3.9442962414741034	7.700400052326647	161706
161728	HPC	an fpga-based parallel processor for black-scholes option pricing using finite differences schemes	2012	-0.9857865253772474	11.167609281498002	161755
161760	Robotics	a new rewrite method for convergence of self-stabilizing systems	1999	-0.30014167592429203	8.214795610808325	161787
161844	EDA	steep slope devices: enabling new architectural paradigms	2014	-4.662528280250384	13.88998005251431	161871
161858	Embedded	buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication	2008	-0.5181321083767647	15.014375232686547	161885
161889	HPC	performance evaluation of parallel genetic algorithms for optimization problems of different complexity	2003	-3.1832418059739944	8.711610169702718	161916
161922	EDA	hardware/software partitioning for platform-based design method	2005	-4.066853315987162	9.746644594616864	161949
161977	EDA	an optically differential reconfigurable gate array using a 0.18 /spl mu/m cmos process	2004	-5.364546491902066	13.790495463838436	162004
162062	EDA	on the robustness of memristor based logic gates	2017	-6.166978651128143	13.651764161319564	162089
162064	Robotics	programmable radar signal processing using the rap	1974	-2.0397821057500685	11.1348653892862	162091
162080	Metrics	improved results for scheduling batched parallel jobs by using a generalized analysis framework	2010	-5.181384596403576	7.678555776752657	162107
162272	EDA	network on chip architectures for high performance digital signal processing using a configurable core	2011	-2.3981898724025625	12.759184753367537	162299
162280	Theory	a direct approach to the parallel evaluation of rational expressions with a small number of processors	1977	-1.301035251752777	10.036766699933716	162307
162295	Theory	a practical framework to utilize quantum search	2007	-3.398992994743032	9.893859009512768	162322
162314	EDA	on the (re-)use of ip-components in re-configurable platforms	2004	-2.076952659358279	11.944546176754072	162341
162342	EDA	ibm 3081 system overview and technology	1982	-3.600501770109437	12.413128236282716	162369
162357	Embedded	a methodology for application-specific noc architecture generation in a dynamic task structure environment	2009	-1.887172144540629	14.801913247809694	162384
162374	EDA	power-efficient ram mapping algorithms for fpga embedded memory blocks	2007	-2.4578121140814	13.416920822897739	162401
162395	Robotics	ibm intelligent bricks project - petabytes and beyond	2006	0.500840979632014	10.322108619014056	162422
162405	HPC	a signal processing implementation for an ibm-pc-based workstation	1985	-0.8800339721472571	10.592932277188696	162432
162420	HPC	a dual-mode scheduling approach for task graphs with data parallelism	2017	-0.5579528742686458	14.640387556709118	162447
162460	Embedded	an fpga-based framework for run-time injection and analysis of soft errors in microprocessors	2011	-4.040416695737722	13.241732793928948	162487
162508	HPC	advanced optimizations for vq compression on parallel systems	2007	-0.9724105219304882	10.423105565711252	162535
162533	HPC	automatic partitioning and mapping of stream-based applications onto the intel ixp network processor	2007	-0.8029017043148847	12.777660733829048	162560
162581	EDA	accelerating the smith-waterman algorithm using bitwise parallel bulk computation technique on gpu	2017	-0.8169033804592338	10.706208922616876	162608
162661	Web+IR	technology mapping	2016	-6.6843328346688144	9.924886619507133	162688
162689	ML	scheduling fork graphs under logp with an unbounded number of processors	1998	-2.037756944907235	9.837941540734088	162716
162693	EDA	synthesis-for-testability using transformations	1995	-5.638180632851696	10.236231424734736	162720
162732	PL	computing without processors	2011	0.25962022011343194	10.00461383878992	162759
162773	ML	on a novel approach of fault detection in an easily testable sequential machine with extra inputs and extra outputs	1983	-6.087350800841349	10.075897922563037	162800
162807	Embedded	exploiting cache conflicts to reduce radiation sensitivity of operating systems on embedded systems	2015	-1.4036161174395043	15.051428815993068	162834
162824	Arch	the basic block reassembling instruction stream buffer with lwbtb for x86 isa	2010	0.39796702593436895	14.287275316883981	162851
162842	Arch	self-checking and self-diagnosing 32-bit microprocessor multiplier	2006	-4.661722339284458	13.572831829315405	162869
162900	HPC	parallelization of 2d mpdata eulag algorithm on hybrid architectures with gpu accelerators	2014	0.3317983590956441	11.306659917785973	162927
162905	EDA	wordlength as an architectural parameter for reconfigurable computing devices	2002	-2.5578876661780128	13.197432539376173	162932
162910	HPC	pm/parallel: a framework for distributed physical simulation using the bulk synchronous parallel computing model	1997	0.11084996060719972	9.946701563166242	162937
162916	Logic	on testing output faults in the mccluskey fault model	2012	-3.98681255102084	10.104245170338483	162943
162926	EDA	modelling circuit performance variations due to statistical variability: monte carlo static timing analysis	2011	-5.895474157932413	12.885139136321532	162953
162960	EDA	switching activity generation with automated bist synthesis forperformance testing of interconnects	2001	-5.574766309962582	11.141436735378306	162987
163020	Robotics	fpga-based particle recognition in the hades experiment	2011	-2.2270763435293435	10.425672775131677	163047
163084	EDA	area efficient synthesis of asynchronous interface circuits	1994	-3.477521118755382	11.013951398059108	163111
163099	Robotics	an efficient liveness enforcing supervisor for fmss based on petri nets and the theory of regions	2009	0.33176680474185233	9.055538551502524	163126
163121	EDA	a new approach to logic synthesis of multi-output boolean functions on pal-based cplds	2001	-6.485881013458724	10.468383393402497	163148
163132	EDA	monitoring of mtl specifications with ibm's spiking-neuron model	2016	-3.1676978843745625	10.727907388527123	163159
163139	HPC	a dynamic programming model to solve optimisation problems using gpus	2017	-2.435586983051175	9.046854143749641	163166
163176	Arch	effect of wordline/bitline scaling on the performance, energy consumption, and reliability of cross-point memory array	2013	-5.826312738090056	13.93911031851619	163203
163195	EDA	engineering complex systems for health, security and the environment	2012	-3.673520986514533	13.241799317409756	163222
163220	HPC	improving the robustness of the smart grid using a multi-objective key player identification approach	2016	-2.4878969791601095	7.57196766504561	163247
163255	Embedded	deterministic acceptors of regular fuzzy languages	1974	-7.174069448333646	8.009268827014862	163282
163270	EDA	invited paper: accelerating neuromorphic vision on fpgas	2011	-1.3568847342185495	12.646571317523625	163297
163282	EDA	hardware neural network accelerators	2013	-0.3564948187987496	12.779357017385822	163309
163286	NLP	canonical forms of context - free grammars and position restricted grammar forms	1977	-6.929391739275178	8.032805224550131	163313
163292	EDA	hw/sw co-detection of transient and permanent faults with fast recovery in statically scheduled data paths	2010	-3.927209488477853	13.501517780567438	163319
163315	HPC	contributions to code optimization and high performance library generation	2008	-0.7207787416710819	12.234535213758098	163342
163326	HPC	high performance parallel fft on distributed memory parallel computers	1997	-1.03605122510491	10.429353378221023	163353
163327	Arch	simultime: context-sensitive timing simulation on intermediate code representation for rapid platform explorations	2019	-1.700309311189157	12.566408711242127	163354
163337	Arch	motim - a scalable architecture for ethernet switches	2007	-2.046147186561361	14.844611201114645	163364
163363	EDA	reducing power dissipation after technology mapping by structural transformations	1996	-6.4672138532386585	12.398015187736599	163390
163383	EDA	designing computer circuits with a computer	1957	-6.785836882516192	10.437754385671512	163410
163416	Theory	an improved discrete immune optimization algorithm based on pso for qos-driven web service composition	2012	-2.9925781896012413	7.4874823802363215	163443
163480	Robotics	power consumption model of a mobile gpu based on rendering complexity	2013	-1.794743534438756	12.902057330264533	163507
163500	EDA	toward effective utilization of timing exceptions in design optimization	2010	-4.339269873847424	12.1872792591769	163527
163505	PL	code generation and storage allocation for machines with span-dependent instructions	1979	-0.0535069166809274	11.33687040338476	163532
163537	Theory	tree automata, mu-calculus and determinacy (extended abstract)	1991	-0.6507640521167244	7.715704839226601	163564
163551	EDA	reusability is firrtl ground: hardware construction languages, compiler frameworks, and transformations	2017	-2.2975009359976157	11.374767523680351	163578
163574	EDA	discrete wavelet transform based circuit layout fingerprinting using chaotic system	2012	-5.161127781613018	14.932626610229109	163601
163577	Embedded	a modular memory bist for optimized memory repair	2008	-4.562997498024335	11.943056519573636	163604
163600	EDA	an hdl approach to board-level bist	1993	-4.711369773595474	11.759450805985816	163627
163601	Vision	approximate transient analysis of large stochastic models with winpepsy-qns	2009	0.2598453198019228	9.385774287731778	163628
163610	Arch	on-chip photonic interconnects for scalable multi-core architectures	2009	-2.7868591564345766	14.790161023696857	163637
163632	EDA	fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system	2000	-2.3188410617131523	10.845836889609478	163659
163661	EDA	research of metastability timing characteristics for threshold voltage and process-voltage-temperature variations	2016	-5.559073859042172	13.075446957447571	163688
163698	Arch	current-mode multiple-valued dynamic memory	2009	-7.223271901095625	13.305626257202448	163725
163712	Logic	proving positive almost sure termination under strategies	2006	0.24362087948062425	8.185819222734276	163739
163738	EDA	cad software for designing of totally self checking sequential circuits	2006	-5.606124083216701	10.624063812442364	163765
163749	EDA	verifying clock schedules	1992	-6.458420246607005	11.270442402616675	163776
163823	Robotics	board level fault diagnosis using cellular automata array	1995	-6.054449630822546	10.994157731457241	163850
163829	DB	design a switch wrapper for sna on-chip-network	2006	-2.847897156749267	13.986546097141547	163856
163831	Logic	exhaustive verification of weak reconstruction for self complementary graphs	2010	-6.5185939019416335	9.927733494066203	163858
163833	HPC	families of algorithms for reducing a matrix to condensed form	2012	-0.9327602741821884	10.385238315354163	163860
163846	EDA	statistical analysis of clock skew variation in h-tree structure	2005	-6.2139550472192635	12.930732293015625	163873
163921	Theory	random number generators and simulation (istvan deak)	1992	-3.8957802452554446	9.47390515728672	163948
163928	Embedded	some hardware aspects of the besm-6 design	2006	-3.4991669512271377	12.317322460977794	163955
163989	EDA	towards the system-on-chip realization of a sensorless vector controller with microsecond-order computation time	2006	-3.292168877990129	11.615393171496518	164016
164029	EDA	simulation-based design error diagnosis and correction in combinational digital circuits	1999	-5.153612457514528	10.805187409677796	164056
164200	HPC	recursive least-squares using a hybrid householder algorithm on massively parallel simd systems	1999	-1.308985618793567	10.169218414806565	164227
164229	EDA	keynote 1 - the once and future fpga: the confluence of configurable processing and reconfigurable technology	2012	-0.7277059215822866	12.05002248565433	164256
164246	EDA	solving boolean satisfiability with dynamic hardware configurations	1998	-2.8959111022991633	10.469225665128032	164273
164250	Arch	efficient ras support for die-stacked dram	2014	-3.9442642759798936	14.390307440073784	164277
164254	EDA	sopc-based parallel genetic algorithm	2006	-3.2224038990839685	9.250416948847462	164281
164374	Arch	a reconfigurable modular architecture to exploit word-level parallelism	2009	-1.9849887990832715	13.716840344149054	164401
164403	EDA	dynamically reconfigurable split cache architecture	2008	-1.452455057572028	13.484077274986664	164430
164469	HPC	utilization of a web browser for complex heterogeneous parallel computing using multi-core cpu/gpu systems	2017	-2.982603984738105	12.912565195966199	164496
164481	HPC	power system extreme event detection: the vulnerability frontier	2008	-2.325984962583705	7.625449814499043	164508
164482	EDA	performance-driven event-based synchronization for multi-fpga simulation accelerator with event time-multiplexing bus	2005	-2.0967370065747017	13.347080096198713	164509
164484	EDA	relieving capacity limits on fpga-based sat-solvers	2010	-0.6947142229666919	13.412026073218374	164511
164522	EDA	concurrent online bist for sequential circuits exploiting input reduction and output space compaction	2014	-5.118416546582935	11.330937466555133	164549
164527	EDA	communication and interface synthesis on a rapid prototyping hardware/software codesign system	1998	-2.1842474675131114	12.534554320000606	164554
164529	EDA	digital memcomputing machines	2016	-4.409200247689823	10.525991084826614	164556
164546	Embedded	a parallel optimization algorithm for minimum execution-time multiprocessor scheduling problem	1992	-3.2391563707205564	8.877712920580006	164573
164592	EDA	a state-of-the-art current mirror-based reliable wide fan-in finfet domino or gate design	2018	-6.052055651513451	13.507004523117368	164619
164624	Vision	mobile sensor intrusion detection under any shape of curve	2013	-4.922549237088504	8.780632129691256	164651
164652	EDA	investigations on short-circuit power dissipation in repeater loaded vlsi interconnects	2007	-6.249657661509737	12.165700129442609	164679
164714	HPC	evaluating systems on chip through hpc bioinformatic and astrophysic applications	2016	0.03625867801943075	12.420503794101132	164741
164759	EDA	migration of a dual granularity globally interconnected pld architecture to a 0.5 µm tlm process	1995	-3.4741500345085607	12.78140362558384	164786
164766	Arch	embedded parallel systems based on dynamic look-ahead reconfiguration in redundant communication resources	2006	-0.5392506486521742	13.13034989123538	164793
164767	DB	the alignment-distribution graph	1993	-0.4224219739014691	10.522751967205645	164794
164831	EDA	cooptimization of emerging devices and architectures for energy-efficient computing	2017	-4.171177068438537	13.334319079412825	164858
164847	HCI	how are failure modes, defect types and test methods changing for 32nm/28nm technologies and beyond?	2012	-4.466392018713769	12.333880538971815	164874
164895	Arch	trade-offs between the sensitivity and the speed of the fpga-based sequence aligner	2014	-1.9936691660680648	12.72877656734624	164922
164924	PL	lessons learned with pcf: scaling secure computation	2013	-0.3388442169221058	12.08632925191841	164951
164934	Theory	standard minimum transition time secondary assignments for asynchronous circuits	1966	-7.095866602030193	9.776455294468732	164961
164936	NLP	towards a meta-normal form algorithm for context-free grammars	1997	-6.6818764625765965	8.176921629708849	164963
165012	Logic	when are timed automata weakly timed bisimilar to time petri nets?	2005	0.2960167933880667	8.302696217184618	165039
165028	EDA	power reduction by simultaneous voltage scaling and gate sizing	2000	-6.518956789437188	13.182597867767074	165055
165143	EDA	designing asynchronous circuits using null convention logic (ncl)	2009	-6.019242565417454	12.378189197830155	165170
165172	EDA	overcoming the serial logic simulation bottleneck in parallel fault simulation	1997	-2.1921740543925394	11.107707957092423	165199
165189	Metrics	on the exploitation of admittance measurements for wired network topology derivation	2017	-2.4586746822887737	7.796758784240192	165216
165191	Theory	minimizing stall time in single and parallel disk systems	1998	-5.297513234257795	7.856470216647284	165218
165273	Theory	weak and mixed strategy precedence parsing	1972	-6.640131160408293	8.29747990609877	165300
165323	EDA	a novel toolset for the development of fpga-like reconfigurable logic	2005	-3.494842118952288	12.061643457339391	165350
165334	Arch	an energy-efficient on-chip memory structure for variability-aware near-threshold operation	2015	-6.318568192059339	14.073955916117582	165361
165340	EDA	simultaneous scheduling, binding and floorplanning for interconnect power optimization	1999	-6.513109984540307	12.775271940539069	165367
165346	EDA	an approach to design flow management in cad frameworks	1991	-2.7321578074373085	11.695684593600873	165373
165430	EDA	towards a configurable many-core accelerator for fpga-based embedded systems	2013	-1.1898983654413875	13.01083028080042	165457
165449	Arch	variation-immune resistive non-volatile memory using self-organized sub-bank circuit designs	2017	-5.575248170377486	13.815907819754848	165476
165458	EDA	dft for extremely low cost test of mixed signal socs with integrated rf and power management	2011	-4.515114248252355	12.434543923527734	165485
165492	Visualization	ordered boolean list (obl): reducing the footprint for evaluating boolean expressions	2011	-6.605622688110647	9.923003499848187	165519
165497	EDA	a monolithic-3d sram design with enhanced robustness and in-memory computation support	2018	-5.990247154267531	14.10339421161432	165524
165499	HPC	minimal-storage high-performance cholesky factorization via blocking and recursion	2000	-0.9126541535647792	10.47295979529363	165526
165507	EDA	multiple-valued logic operations with universal literals	1994	-7.0181132195264615	10.0885124035302	165534
165528	EDA	a novel test methodology for core-based system lsis and a testing time minimization problem	1998	-5.962288482795754	10.990698537391324	165555
165544	EDA	low power encoding techniques for dynamically reconfigurable hardware	2003	-6.368052075009532	13.432793694067655	165571
165567	Logic	some classes of term rewriting systems inferable from positive data	2008	-6.772608903469759	8.13256864254547	165594
165571	EDA	architectures and algorithms for image and video processing using fpga-based platform	2014	-1.7666561606867557	12.4310101340779	165598
165651	EDA	ultra-low voltage standard cell libraries: design strategies and a case study	2016	-6.298002762037977	13.36134392443393	165678
165662	Arch	the role of test in circuits built with unreliable components	2008	-4.4656384855815965	13.266945912303493	165689
165667	Robotics	formal design of robot integrated task and motion planning	2016	-0.019083262378734173	8.621758554236312	165694
165672	EDA	design and implementation of a parallel automatic test pattern generation algorithm with low test vector count	2000	-5.4355566452103	10.894151422478592	165699
165714	SE	towards a standardized procedure for automatic test equipment timing accuracy evaluation	1999	-3.984203749506122	11.384424543807304	165741
165742	Robotics	on systematic methods to remove redundant monitors from liveness-enforcing net supervisors	2009	0.3795249832665373	9.053238574487384	165769
165776	DB	a heuristic for logical data buffer allocation in multicore platforms	2014	-1.3035264520652956	14.077959176126956	165803
165780	EDA	fault latencies of concurrent checking fsms	2002	-5.101368353387528	10.596511852923673	165807
165858	EDA	automatic target recognition with dynamic reconfiguration	2000	-1.4378943921888918	12.518875183966932	165885
165868	EDA	testing beyond the socs in a lego style	2010	-3.799795292337992	12.392566367983385	165895
165898	Crypto	noise tolerant low power dynamic tspcl d flip-flops	2002	-6.7832257817295805	13.933088166679626	165925
165914	Arch	seu mitigation and validation of the leon3 soft processor using triple modular redundancy for space processing	2016	-4.192925667297699	13.394527778745873	165941
165938	EDA	bus stuttering : an encoding technique to reduce inductive noise in off-chip data transmission	2006	-7.031465892094361	13.398634221813404	165965
165943	HPC	coarse grain task parallelization of earthquake simulator gms using oscar compiler on various cc-numa servers	2015	0.09293756396987066	11.366731619493013	165970
165986	HCI	optimization of multiple-valued and-exor expressions using multiple-place decision diagrams	1992	-6.89572847519008	9.933466843618598	166013
166136	Logic	from two-way to one-way finite state transducers	2013	-6.8711540078351545	8.348409091696874	166163
166141	Arch	image processing library for reconfigurable computers (abstract only)	2005	-1.0890779684734435	11.853246483883135	166168
166164	EDA	weaver: a knowledge-based routing expert	1985	-4.9124994159335	10.692596819669657	166191
166187	EDA	embracing approximate computing for energy-efficient motion estimation in high efficiency video coding	2017	-2.194001015164873	13.68893989639251	166214
166249	Arch	performance prediction of a reconfigurable high voltage substation simulator: a case study using swn	1997	-2.1574290336641404	11.255278654841987	166276
166288	EDA	fixed- and variable-length ring oscillators for variability characterization in 45nm cmos	2009	-6.911385870052582	13.866796579455633	166315
166324	Mobile	on the interconnection structure of cellular networks	1974	-2.8927600442898833	9.658907334037266	166351
166331	Arch	transmem: a memory architecture to support dynamic remapping and parallelism in low power high performance cgras	2016	-0.8648013699622022	14.427125260668205	166358
166335	EDA	echo power management unit with reconfigurable switched-capacitor converter in 65 nm cmos	2012	-6.15587278642108	14.006006866722036	166362
166355	Embedded	hybrid error-detection approach with no detection latency for high-performance microprocessors	2006	-4.2017682030219765	13.556581787447708	166382
166431	EDA	rt-level fast fault simulator	2004	-4.780835886135514	11.006625959249485	166458
166487	Logic	deterministic stack transducers	2017	-6.876189932020098	8.506612719466823	166514
166533	Logic	on the distributed evaluation of recursive queries over graphs	2009	-0.3821315464646763	8.095991301518499	166560
166654	DB	on the design of multiple key hashing files for concurrent orthogonal range retrieval between two disks	1991	-5.515232813237212	9.053001723934484	166681
166665	Logic	on relationship between term rewriting systems and regular tree languages	1991	-7.151034251755942	7.757172929352532	166692
166670	EDA	an efficient test pattern generation scheme for an on chip bist	2001	-4.917096428026008	12.179082215428606	166697
166684	Robotics	feature filtering for instance-specific algorithm configuration	2011	-3.527543513855337	7.530943252432139	166711
166762	Arch	cmos photonics for high-speed interconnects	2006	-3.9305098785631745	13.384087873820775	166789
166941	EDA	on the trade-off between power and flexibility of fpga clock networks	2008	-5.823020266540463	12.807762147521515	166968
166983	Arch	motorola's 88000 family architecture	1990	-0.01986029571942185	13.555730354831159	167010
166988	Arch	mad7: a memory architecture simulator targeted at design space exploration	2013	-0.6700744559897078	13.055258924939306	167015
166990	Arch	optimizing soft error reliability through scheduling on heterogeneous multicore processors	2018	-0.5191825289454287	14.892581206020706	167017
167024	ML	application of graph-spectral methods in the vulnerability assessment of water supply networks	2013	-2.2324203248646137	7.75497010775118	167051
167108	EDA	smartbalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous mpsocs	2015	0.22423924185107916	14.290428120513782	167135
167150	EDA	business constraints drive test decisions - not vice versa	2005	-3.9801488337239963	12.377356463163393	167177
167169	EDA	leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip	2010	-3.3841401642999602	14.489869145632687	167196
167277	EDA	classification of resilience techniques against functional errors at higher abstraction layers of digital systems	2017	-3.78031497323009	12.080807028660773	167304
167304	EDA	delay fault testing and silicon debug using scan chains	2004	-4.534889828711874	11.776245172466444	167331
167312	Arch	a skewed repeater bus architecture for on-chip energy reduction in microprocessors	2005	-6.726272866182982	13.809690825827275	167339
167400	DB	flexps: flexible parallelism control in parameter server architecture	2018	-0.07201373853956257	11.012712709897892	167427
167498	Theory	an incremental algorithm for constructing minimal deterministic finite cover automata	2005	-7.034219278578018	8.898443429368303	167525
167519	Arch	reconciling specialization and flexibility through compound circuits	2009	-1.8490616593638296	13.32502811271962	167546
167557	Arch	s/390 microprocessor design	2000	-2.527743697606084	13.416656212046993	167584
167567	AI	symbolic techniques in satisfiability solving	2005	-3.2413581570149557	7.565207211824019	167594
167579	EDA	equivalence checking for synchronous elastic circuits	2013	-5.3000752291156115	10.932924676210833	167606
167633	Arch	applied inference: case studies in microarchitectural design	2010	-0.7559796549414342	13.414814300440149	167660
167667	Logic	from monadic logic to psl	2008	-0.573472144417564	7.883457612143079	167694
167723	EDA	an opencl-based framework for rapid virtual prototyping of heterogeneous architectures	2016	-0.7634962750321923	12.574288835168547	167750
167766	EDA	a model-first design and verification flow for analog-digital convergence systems: a high-speed receiver example in digital tvs	2012	-3.814043519336739	11.616911942506912	167793
167767	OS	nand flash memory: the driving technology in digital storage - overview and challenges	2013	-3.9301948897429466	13.66222338517252	167794
167805	HPC	industrial evaluation of dram tests	1999	-5.081231051649438	12.52832705857885	167832
167899	SE	beyond 10 gbps? challenges of characterizing future i/o interfaces with automated test equipment	2008	-3.9720115660781	12.725037807375418	167926
168014	EDA	designer controlled behavioral synthesis	1989	-2.5926981474850592	11.167436044911797	168041
168024	Arch	combined software and hardware techniques for the design of reliable ip processors	2006	-4.0332756518028035	12.925472676343649	168051
168067	Robotics	decentralized failure diagnosis of stochastic discrete event systems	2013	0.4504048041925229	8.997718892290381	168094
168068	EDA	a new approach to synthesis of pla-based fsm's	1994	-6.217504164728347	10.33376285312622	168095
168109	EDA	area-efficient analog peripheral circuit techniques for solid state drive with nand flash memories	2013	-4.34876265742413	12.77711098264931	168136
168159	Logic	multifunctional digital microcircuits for standard logic functions implementation developed on the basis of 5521 series gate array	2015	-4.646901867655985	11.072313564159558	168186
168251	Robotics	on-line diagnosis of unrestricted faults	1975	0.3726742708713022	9.111636724558897	168278
168263	EDA	test algorithms for ecc-based memory repair in ultimate cmos and post-cmos	2016	-5.04171963664219	13.40315231383376	168290
168321	EDA	a process variation tolerant self-compensating finfet based sense amplifier design	2009	-6.012222926894393	13.455096691089464	168348
168330	EDA	grouped input power sensitive transition an input sequence compaction technique for power estimation	2001	-6.202574957677872	11.68241522636504	168357
168356	HPC	modeling the locality in graph traversals	2012	-1.1954584230772165	9.211094300897317	168383
168400	Embedded	variation of sram alpha-induced soft error rate with technology node	2008	-5.559097512367054	12.982777868946972	168427
168489	EDA	stochastic analysis of bubble razor	2014	-6.1040930695455655	12.847781498877644	168516
168503	EDA	diagnostic test generation for transition delay faults using stuck-at fault detection tools	2014	-5.432828004513153	10.8252422630346	168530
168540	EDA	efficient simulation-based debugging of reversible logic	2010	-4.931820025966744	10.459199310366985	168567
168554	Theory	the loading time scheduling problem	2000	-5.094525163465275	7.627785036646691	168581
168582	Arch	high performance fault tolerance through predictive instruction re-execution	2017	-4.0957043238296125	13.798246746611106	168609
168598	HPC	vector supercomputers	1974	-1.212801270087813	11.721743382375871	168625
168646	EDA	ripplefpga: a routability-driven placement for large-scale heterogeneous fpgas	2016	-6.8477474225290935	11.57945133546161	168673
168663	EDA	ted thermo electrical designer: a new physical design verification tool	2005	-5.5795383073612905	12.729307972809348	168690
168680	EDA	design and analysis of dual-rail circuits for security applications	2005	-6.177683404996206	14.595682662458026	168707
168692	Arch	accelerating mpsoc simulation using parallel systemc and processor sleep models	2017	-0.0930028135925806	13.592335561635721	168719
168851	Arch	noc-based fpga: architecture and routing	2007	-2.223427685346292	14.86504813280281	168878
168852	EDA	state machine abstraction from circuit layouts using bdd's: applications in verification and synthesis	1992	-3.6043721807496	10.70918095347782	168879
168854	SE	quality versus cost analysis for 3d stacked ics	2014	-4.711886136882389	12.182235022096185	168881
168920	Vision	delay optimization of carry-skip adders and block carry-lookahead adders	1991	-6.7639044508149375	11.38555720333276	168947
168940	EDA	performance and power evaluation of a 3d cmos/nanomaterial reconfigurable architecture	2007	-4.926950796026571	13.779681467728885	168967
168977	Arch	flexible auto-refresh: enabling scalable and energy-efficient dram refresh reductions	2015	0.4377399248402992	15.069768369204734	169004
169063	EDA	self-synchronized vector transfer for high speed parallel systems	1998	-3.841722628576881	13.646407702800053	169090
169093	EDA	behavioural specification for advanced design and verification of asics (adeva).	2002	-3.143033327986719	10.421967629153727	169120
169236	Embedded	synthesis of real-time implementations from component-based software models	2005	-1.7347477993786549	12.54164183272372	169263
169290	EDA	fault-based automatic test generator for linear analog circuits	1993	-5.1222935665630605	10.872331226249935	169317
169291	EDA	simulink-based mpsoc design: new approach to bridge the gap between algorithm and architecture design	2007	-2.357241881990858	11.957454864575734	169318
169311	EDA	implementing 1149.1 on cmos microprocessors	1992	-3.790583359021904	11.04826634396888	169338
169356	PL	a note on the descriptional complexity of semi-conditional grammars	2009	-6.645036541636696	8.165506407837563	169383
169361	Robotics	systemc ams behavioral modeling of a cmos video sensor	2011	-3.345899351501465	11.830637589402905	169388
169368	EDA	self-assembled multiferroic magnetic qca structures for low power systems	2012	-5.534167646486306	13.304877370975287	169395
169374	HPC	comparative performance analysis of intel (r) xeon phi (tm), gpu, and cpu: a case study from microscopy image analysis	2014	0.4116508655155454	12.051835451011026	169401
169377	EDA	an improved soft-error rate measurement technique	2009	-5.4255443100039455	11.859636916310684	169404
169395	Arch	entanglement evolution in a five qubit error correction code	2011	-4.038809707096013	9.836557286783377	169422
169408	Theory	on threshold bdds and the optimal variable ordering problem	2008	-6.9604080633623076	9.585653741560584	169435
169468	Embedded	methodology and tools developed for validation of cots-based fault-tolerant spacecraft supercomputers	2007	-3.856433866140668	12.91430102529191	169495
169555	EDA	reconfiguration algorithms for degradable vlsi arrays with switch faults	2012	-7.182659060744529	11.759856971593114	169582
169596	EDA	comprehensive comparison of null convention logic threshold gate implementations	2018	-5.4843005228482	12.197787340952505	169623
169602	EDA	dynamic stability in minimum operating voltage vmin for single-port and dual-port srams	2011	-6.189992050385716	13.488951282573913	169629
169663	Vision	3d stacking: where the rubber meets the road	2012	-5.230523348713156	13.250928563604806	169690
169666	HPC	a scalable high performant cholesky factorization for multicore with gpu accelerators	2010	-0.3537537452842248	11.401519698782725	169693
169670	Arch	mgsim - simulation tools for multi-core processor architectures	2013	-1.0277678238287489	12.712345873264887	169697
169686	EDA	global routing of very large scale integrated circuits based on flow methods and timing considerations	1991	-4.2810192985565205	10.777637268921023	169713
169734	HPC	definition and evaluation of spatio-temporal scheduling strategies for 3d multi-core heterogeneous architectures	2015	-1.014182108965581	13.63537512133384	169761
169784	EDA	synthesis of combinational logic using three-input majority gates	1962	-7.001332233551137	10.009704077942931	169811
169828	EDA	a testing scheme for mixed-control based reversible circuits	2016	-5.614955167731596	10.884978899595575	169855
169846	EDA	energy efficient united l2 cache design with instruction/data filter scheme	2005	-0.42433262195171306	14.722218676632206	169873
169848	Arch	a new processor architecture with a new program driving method	2006	-0.08897576984768484	13.032986986832665	169875
169849	EDA	a case study of design space exploration for embedded multimedia applications on socs	2006	-1.6430612800766569	12.744038772694818	169876
169852	EDA	modeling cache effects at the transaction level	2009	-0.9724126117847044	13.231285474514179	169879
169877	HPC	exploiting idle resources in a high-radix switch for supplemental storage.	2018	-2.617038429822402	10.535049294617421	169904
169883	Arch	accessing hardware performance counters in order to measure the influence of cache on the performance of integer sorting	2003	-0.10700280978216832	11.093949008604953	169910
169974	DB	major architectural features of the spectra-i superscalar microprocessor.	1991	-0.9637273780568806	10.747105077099528	170001
169976	EDA	random tree generator for an fpga-based genetic programming system	2016	-3.2314560329792403	10.334944007663713	170003
169977	Arch	workload-cognizant concurrent error detection in the scheduler of a modern microprocessor	2011	-3.8555284752439305	13.88365590967242	170004
169981	HPC	can gpus sort strings efficiently?	2013	-0.6943829353924671	11.015169899181354	170008
169992	HPC	high-speed routing in a distributed memory parallel computer system: a simulation study.	1991	0.02977451112868213	10.266717535951676	170019
170067	EDA	improving accuracy and performance through automatic model generation for gate-level circuit pdes with reverse computation	2015	-2.809626726646356	11.492550326681002	170094
170161	Arch	microprogrammed logic network design	1978	-2.7526686047351765	11.57412493436223	170188
170165	EDA	a novel smt-based technique for lfsr reseeding	2012	-5.245768376953959	10.215378248426202	170192
170197	EDA	mitigating soft errors in sram address decoders using built-in current sensors	2008	-5.1504080530415886	13.469252853612607	170224
170208	Theory	on the complexity of some two-person perfect-information games	1978	-1.5633996621714197	7.736777121456534	170235
170243	Robotics	data reduction algorithm for remote monitoring system base on ubiquitous sensor network	2009	-1.6124165121942295	8.317933727837435	170270
170251	Embedded	hardware design of a new genetic based disk scheduling method	2010	-0.4739204093407879	12.733408212435426	170278
170294	EDA	on systematic illegal state identification for pseudo-functional testing	2009	-5.121267127147613	11.092505504382313	170321
170298	Arch	data stream processing in networks-on-chip	2017	-1.2745860175633337	14.10884493619733	170325
170340	PL	value-sensitive automatic code specialization for embedded software	2002	-0.06599521970769473	12.763820046947114	170367
170393	Embedded	a control theory approach to improve the real-time capability of multi-threaded microprocessors	2008	-0.2561093448591679	13.785910967205671	170420
170444	EDA	robust techniques for watermarking sequential circuit designs	1999	-4.8672783511020965	14.575563575583555	170471
170460	EDA	gate array architectures	1988	-3.749879509577221	11.782694375821507	170487
170489	Embedded	playing hare and tortoise: the figaros kernel for fine-grained system-level energy optimizations	2015	-0.07297963523993703	14.862082033811088	170516
170492	EDA	global variable partition with virtually shared scratch pad memory to minimize schedule length	2009	-0.2422857979073377	14.157533771688001	170519
170550	EDA	statistical crosstalk noise analysis using first order parameterized approach for aggressor grouping	2008	-5.847743342275801	12.08644961502734	170577
170592	EDA	accelerators and emulators: can they become the platform of choice for hardware verification?	2012	-2.8740548963435955	12.043267026531714	170619
170656	Arch	workload mode identification for chip heterogeneous multiprocessors	2011	-0.04321966390811978	14.111019561872926	170683
170658	EDA	layout placement for sliced architecture	1992	-7.125377031551347	11.429707607686918	170685
170665	HPC	a computational approach to tsp performance prediction using data mining	2007	-2.7935701831169917	8.811545049820685	170692
170669	EDA	analog macromodeling for combined resistive vias, resistive bridges, and capacitive crosstalk delay faults	2006	-5.836583159786239	12.187591931326358	170696
170687	PL	efficiency, precision, simplicity, and generality in interprocedural data flow analysis: resurrecting the classical call strings method	2008	-6.755008789827845	8.91296648437123	170714
170699	DB	a high resolution virtual ad converter	2003	-2.9767288120009714	10.8004318720507	170726
170775	EDA	native mode functional test generation for processors with applications to self test and design validation	1998	-3.9064166320053433	11.618576237840536	170802
170792	EDA	dna tiling for digital evolvable hardware	2013	-4.26153097277889	9.703986461193436	170819
170823	EDA	an input vector monitoring concurrent bist architecture based on a precomputed test set	2008	-5.255513231712289	11.344655180173092	170850
170833	EDA	four-tier monolithic 3d ics: tier partitioning methodology and power benefit study	2016	-5.471261590744651	13.667151086054213	170860
170867	EDA	an efficient parameter extraction method using statistical optimization in s-cmos deep-submicron/nanometer model	2002	-6.259287621835441	11.181365272901036	170894
170888	EDA	all optical implementation of mach-zehnder interferometer based reversible sequential counters	2015	-7.021285911876818	12.736333066510785	170915
170899	EDA	energy advantages of microprocessor platforms with on-chip configurable logic	2002	-1.9811192522733496	13.98633205305254	170926
170940	Logic	a methodology for the professional training of the management and evaluation of hpc systems	2018	0.4676199069243205	10.00360167984925	170967
171011	EDA	making java work for microcontroller applications	2001	-2.230312398161019	11.82062752835598	171038
171060	Embedded	practical design of a computation and energy efficient hardware task scheduler in embedded reconfigurable computing systems	2006	-0.6713901512038406	13.456257931423433	171087
171121	Theory	semi-online scheduling with bounded job sizes on two uniform machines	2016	-5.3216878956917695	7.554633638688509	171148
171179	EDA	optimizing test time for core-based 3-d integrated circuits by a technique of bi-partitioning	2014	-5.74710494312759	12.381885394650412	171206
171195	Arch	the impact of process interconnection on the global bus architecture	1981	-2.6733129806950093	9.802476321188363	171222
171204	DB	breadth first search on massive graphs	2006	-1.5601891973690003	9.278917420506312	171231
171210	Logic	reachability analysis of dynamical systems having piecewise-constant derivatives	1995	0.3649119201533232	8.753320249611638	171237
171218	DB	statement-level communication-free partitioning techniques for parallelizing compilers	1996	-1.1568093748216044	9.93293519983907	171245
171228	Arch	elastic pipeline: addressing gpu on-chip shared memory bank conflicts	2011	0.3794655178777873	14.520890229482665	171255
171232	HPC	performance assessment of real-time estimation of continuous-time stochastic volatility of financial data on gpus	2015	-0.5293010198550543	10.758176739040325	171259
171234	OS	dpm: a novel distributed large-scale social graph processing framework for link prediction algorithms	2018	-1.068700502603719	9.10978265950349	171261
171256	EDA	delay prediction from resistance-capacitance models of general mos circuits	1993	-7.019857244841031	11.846583923252226	171283
171352	EDA	model-based rapid prototyping of multirate digital signal processing algorithms	2011	-2.589373628279205	11.742276996385215	171379
171353	EDA	partial-matching technique in a mixed-mode bist environment	2010	-4.631279396613056	11.295359592499311	171380
171383	EDA	a placement algorithm for fpga designs with multiple i/o standards	2000	-6.825065454462073	11.46214650975515	171410
171402	EDA	future challenges for mems failure analysis	2003	-3.9816754300023995	12.51040142139501	171429
171419	EDA	design challenges in 45nm and below: dfm, low-power and design for reliability	2007	-5.056524114379161	13.461108497637234	171446
171424	EDA	an energy-aware multiplier based on a configurable-reuse of points design methodology	2009	-6.543906003271315	13.949221131876149	171451
171459	ML	peer-assisted individual assessment in a multi-agent system	2017	-4.211996636295335	8.800749945257627	171486
171503	Vision	research in reliable vlsi architectures at the university of illinois	1986	-2.598968933098627	9.669793760413075	171530
171504	Robotics	temporal logic motion planning using pomdps with parity objectives: case study paper	2015	-0.16181595138555968	8.513648081925147	171531
171547	EDA	random pattern testing for address-line faults in an embedded multiport memory	1985	-3.4735889783404956	9.991724574357486	171574
171555	EDA	voltage-aware chip-level design for reliability-driven pin-constrained ewod chips	2012	-6.704497801606383	12.529209331679404	171582
171667	EDA	on the reliability evaluation of sram-based fpga designs	2005	-4.390741074948707	13.10860879288358	171694
171692	Arch	hierarchical execution to speed up pipeline interlock in mainframe computers	1996	0.13973626892334803	13.414107557985398	171719
171693	EDA	stimuli generator for testing processes in vhdl	2014	-3.398898107869256	11.107995223466224	171720
171805	Arch	level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix	2010	-5.8085354582641076	12.524809575262225	171832
171902	EDA	critical evaluation of soi design guidelines	2004	-6.523639554657994	13.793839195184734	171929
171912	EDA	deflecting crosstalk by routing reconsideration through refined signal correlation estimation	2009	-6.0945389440089786	11.965629600231106	171939
171932	Arch	a hybrid parallel algorithm for the auction algorithm in multicore systems	2016	-2.2953631962802024	9.173648943730548	171959
171951	EDA	on the estimation of logic complexity for design automation applications	1990	-6.207154875176947	10.234828585342754	171978
171954	HCI	the role of external memory in a complex task: effects of device and memory restrictions on program generation	1999	-2.046074869423126	10.929568135643217	171981
171993	HPC	scalable load balancing strategies for parallel a* algorithms	1994	-1.646956810323644	9.848986256614213	172020
172003	HPC	a unified optimization approach for sparse tensor operations on gpus	2017	-0.6144356978481911	10.71762022213649	172030
172005	HPC	parallel branch and bound algorithms on internet connected workstations	2005	-2.9819786268595565	8.788819496399189	172032
172008	EDA	modeling and reduction of gate leakage during behavioral synthesis of nanocmos circuits	2006	-6.0687829853675685	13.307923085837562	172035
172017	Arch	a scalable communication processor design supporting systolic communication	1991	-0.8178393673278397	12.274862631487437	172044
172053	EDA	a novel hfo2-ges2-ag based conductive bridge ram for reconfigurable logic applications	2013	-6.2013277158171665	13.942967360871767	172080
172198	EDA	programmable digital waveform generator	1989	-2.1772298759083992	11.462284227892768	172225
172255	EDA	on solving partition driven standard cell placement problem using firefly-based metaheuristic approach	2017	-5.544629041833553	9.696447531017167	172282
172287	EDA	a parallel pattern mixed-level fault simulator	1990	-4.9971444715027955	11.22555455998191	172314
172311	Arch	access time evaluation of fast static mos memories	1984	-5.133863094269299	11.886361187093044	172338
172340	EDA	a simultaneous placement and global routing algorithm for fpgas with power optimization	1999	-7.121207264936848	11.76071018446432	172367
172342	Embedded	optimal mission planner with timed temporal logic constraints	2015	-0.2100962805125412	8.503739321831112	172369
172368	Crypto	inversion of several field elements: a new parallel algorithm	2003	-1.2057424272328623	9.494203124366015	172395
172371	EDA	faster placer for island-style fpgas	2007	-7.0361730687367166	11.573848582952927	172398
172400	EDA	multiple stuck-open fault detection in cmos logic circuits	1988	-5.594665198573437	10.837900411153708	172427
172428	Embedded	reliability/yield trade-off in mitigating “no trouble found” field returns	2015	-4.671265972566978	11.998630375600872	172455
172458	EDA	an automated flow for design validation of switched mode power supply	2018	-5.428412250143238	12.096773790852186	172485
172511	Visualization	graphical $i_{\rm ddq}$ signatures reduce defect level and yield loss	2007	-5.439580816916827	11.809063212073882	172538
172551	EDA	moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets	1997	-6.686042258995178	12.170927554664642	172578
172565	HPC	applying aco to large scale tsp instances	2017	-3.1451209936545226	8.795939620589008	172592
172572	Arch	wire-driven microarchitectural design space exploration	2005	-2.6074816449424483	12.930476811523027	172599
172585	EDA	test strategy for the powerpc 750 microprocessor	1998	-3.6177748182265352	12.169304177501392	172612
172630	Arch	instruction reliability analysis for embedded processors	2010	-4.097731039420974	13.348472786154424	172657
172664	EDA	a new wafer level latent defect screening methodology for highly reliable dram using a response surface method	2008	-4.853857478826984	11.954084354156553	172691
172666	EDA	a new lfsr reseeding scheme via internal response feedback	2013	-5.6686887597494255	11.316207448602482	172693
172728	Logic	weak subgame perfect equilibria and their application to quantitative reachability	2015	-1.1077280825102949	7.980242144610604	172755
172744	EDA	current vs. logic testing of gate oxide short, floating gate and bridging failures in cmos	1991	-5.5952765591482745	11.61821619478085	172771
172800	Robotics	a compositional approach to stochastic optimal control with co-safe temporal logic specifications	2014	0.29524054896738	8.846256697376134	172827
172826	Mobile	lqg control under denial-of-service attacks: an experimental study	2015	-2.8184648167635253	8.359338430771183	172853
172845	HPC	hardware-oriented numerics and concepts for pde software	2006	-0.0081948194277862	11.424458253570672	172872
172881	Arch	hardware implementation of a bounded algorithm for application of rules in a transition p-system	2006	-6.812002339123162	9.356638716813723	172908
172918	EDA	astra: an advanced space-time reconfigurable architecture	2006	-2.422441675729264	12.839802247942762	172945
172945	Arch	reconfigurable optical and wireless (r-own) network-on-chip for high performance computing	2016	-2.7400627706062357	15.052458756123194	172972
172983	EDA	multi adaptive hardware trojan detection method based on power characteristics template	2016	-5.051666362078778	15.103781886726965	173010
173006	Embedded	safety-assured collaborative load management in smart grids	2014	-2.4319485891171118	7.500201042857528	173033
173056	EDA	a voltage-mode testing method to detect iddq defects in digital circuits	2009	-5.5835360006142505	12.192461416520825	173083
173058	SE	codec testing using synchronized analog and digital signals	1984	-4.2953555532668	11.6464402313214	173085
173099	EDA	timing estimation and optimization in embedded system design	2000	-2.30932790797121	10.476904446796594	173126
173129	EDA	multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits	2000	-6.324107649048947	9.916334766610337	173156
173147	EDA	logical-physical co-design for deep submicron circuits: challenges and solutions (embedded tutorial)	1998	-4.05751100192394	12.935536258861644	173174
173152	Logic	a generalized, three variable, discrete value functional test casegenerator.	2010	-3.9139128888872987	10.017117905909053	173179
173176	NLP	deterministic left to right parsing of tree adjoining languages	1990	-6.292016305411723	8.415086005541928	173203
173187	Arch	tree register allocation	2009	-0.3113391653144737	10.992235265682835	173214
173190	Theory	on competence in cd grammar systems	2004	-6.715908093700889	7.958996844501353	173217
173192	EDA	scheduling of behavioral vhdl by retiming techniques	1994	-2.5938328200148644	11.781005535128186	173219
173225	EDA	using method interception for hardware/software co-development	2009	-1.4761692641948616	12.425060717064913	173252
173288	Robotics	state feedback control of labeled petri nets with uncertainty in the initial marking	2014	0.3811783807926941	9.00731950589656	173315
173317	Arch	the garp architecture and c compiler	2000	-1.4248952810794748	12.631424903387673	173344
173337	Theory	iterative resource allocation for memory intensive parallel search algorithms (extended abstract)	2012	-1.8336585854310787	9.367094584774216	173364
173345	Embedded	a scalable mutiprocessor for real-time signal processing applications	2000	-0.39456472596818987	12.400415196812252	173372
173348	EDA	impact of dummy filling techniques on interconnect capacitance and planarization in nano-scale process technology	2008	-6.6374262421278845	12.658041746115137	173375
173349	EDA	testing time - time to test?: using formal methods for the timing analysis of digital circuits	2014	-3.845935525178968	10.888427493805313	173376
173387	Arch	speculative hardware/software co-designed floating-point multiply-add fusion	2014	-0.6862310576386236	12.639561016846207	173414
173418	HPC	theory and engineering of scheduling parallel jobs	2018	0.2711503138402604	14.628351202518592	173445
173442	EDA	in-place lut polarity inversion to mitigate soft errors for fpgas	2016	-4.915493142492443	13.397032605044839	173469
173457	Theory	register allocation on stream processor with local register file	2006	0.3452768306634689	13.810272620356214	173484
173480	HPC	simulating power scheduling at scale	2017	0.31704173178330003	14.626616300824304	173507
173487	EDA	programmable and reconfigurable hardware architectures for the rapid prototyping of cellular automata	1994	-1.8350359391870517	11.993427553565958	173514
173497	EDA	gpu kernels for high-speed 4-bit astrophysical data processing	2015	-1.13254646684625	11.365316863681176	173524
173498	EDA	parc: a new pyramidal fpga architecture based on a risc processor	1999	-2.753310033442293	13.141497666654447	173525
173561	Crypto	stochastic model of a metastability-based true random number generator	2013	-5.798505348567993	14.929482226847169	173588
173572	Theory	a fast and stable list sorting algorithm	1980	-4.008065749301512	8.776987387400535	173599
173603	EDA	high-level design of portable and scalable fpga accelerators	2014	-1.6603226827698654	12.324749272432813	173630
173656	DB	scalable parallel minimum spanning forest computation	2012	-1.2078480848930913	9.284519615394585	173683
173674	Logic	systems of parallel communicating restarting automata	2012	-6.987424379648241	8.514606804054411	173701
173680	OS	a real-time executive for a distributed processing system	1984	-1.4864765753512634	11.82735649058612	173707
173735	PL	meta optimization: improving compiler heuristics with machine learning	2003	0.3038908937944408	11.817076658684387	173762
173749	EDA	customized reconfigurable interconnection networks for multiple application socs	2008	-2.726027152627656	13.848252974506213	173776
173798	Arch	adaptive low-power architecture for high-performance and reliable embedded computing	2014	-3.1122940502176557	13.814760138332172	173825
173809	EDA	scheduling architecturally-supported regions with precedence-based priorities	2012	-0.5651769743369583	13.467411731613009	173836
173815	EDA	circuit partitioning: a network-flow-based balanced min-cut approach	2016	-4.438367818753458	9.998263589996725	173842
173819	EDA	scan pattern retargeting and merging with reduced access time	2013	-4.590249431097409	11.356307135464986	173846
173834	EDA	sat-based fault coverage evaluation in the presence of unknown values	2011	-5.27648869002459	11.456643560363915	173861
173838	EDA	timing analysis and optimization: from devices to systems (tutorial)	1997	-4.201231974744305	12.507662174818355	173865
173885	Arch	exploiting instruction-level parallelism in superscalar architecture	1995	-0.3559707652283613	10.565641277934839	173912
173971	EDA	3-d nfpga: a reconfigurable architecture for 3-d cmos/nanomaterial hybrid digital circuits	2007	-4.962299909642501	13.741106684906134	173998
173990	EDA	autorex: an automated post-silicon clock tuning tool	2009	-5.152680069648542	12.091857513952089	174017
173996	EDA	computation of seeds for lfsr-based diagnostic test generation	2015	-5.5568086640834435	10.486929712072763	174023
174021	EDA	energy bounds for fault-tolerant nanoscale designs	2005	-5.117568443726244	13.419728846764666	174048
174048	Arch	low-power encodings for global communication in cmos vlsi	1997	-7.030252524095857	13.51932032601183	174075
174070	HCI	the logic of bidirectional binary counters	1957	-6.153511551903549	10.548613531730666	174097
174073	Arch	diy hybrid analog/digital modular synthesis	2012	-3.1339707560035137	11.113909044017149	174100
174080	Theory	semi-online scheduling with known maximum job size on two uniform machines	2010	-5.21657646278254	7.60655483816323	174107
174103	PL	efficient global register allocation for minimizing energy consumption	2002	0.01857055292052934	12.864950634256893	174130
174173	Robotics	cellular genetic algorithms and local search for 3-sat problem on graphic hardware	2006	-2.781564052311139	9.001554390129813	174200
174218	Robotics	supervision of adaptive fuzzy controllers for manufacturing systems	2006	-0.4018258574212504	8.514688294302871	174245
174258	ML	towards intrinsic evolvable hardware for predictive lossless image compression	2006	-4.229527419911453	9.510159010779873	174285
174264	EDA	studying the influence of chip temperatures on timing integrity	2011	-5.036423185303568	12.962035547227405	174291
174302	EDA	a fast hierarchical arbitration in optical network-on-chip based on multi-level priority qos	2016	-2.0342145274885137	14.82928783636787	174329
174307	EDA	worst-case stealthy innovation-based linear attack on remote state estimation	2018	-3.020525008793927	8.358785451142102	174334
174357	Logic	an efficient parallel algorithm for solving cryptarithmetic problems: pga	2009	-3.6671683207044383	8.8790112751614	174384
174378	HPC	hmc-sim-2.0: a co-design infrastructure for exploring custom memory cube operations	2017	-0.04169469103714953	12.754349965485046	174405
174397	HPC	high performance power flow algorithm for symmetrical distribution networks with unbalanced loading	2012	0.3192492703562211	11.523678742968832	174424
174470	Theory	performance evaluation of parallel computational geometry algorithms on maspar	1999	-1.3251373907102841	9.52310055054493	174497
174513	EDA	the concern for soft errors is not overblown	2005	-4.961943518812606	13.103536014952613	174540
174519	EDA	revs: a tool for space-optimized reversible circuit synthesis	2017	-2.386163664528373	10.309129338407482	174546
174533	EDA	new analog test metrics based on probabilistic and deterministic combination approaches	2007	-5.6974029341468215	11.654481737528537	174560
174540	Arch	a flexible chip multiprocessor simulator dedicated for thread level speculation	2016	0.13536313811822984	13.224563037928364	174567
174570	Logic	a characterisation of context-sensitive languages by consensus games	2015	-1.210734425104437	7.865376248842963	174597
174596	EDA	embedded systems verification with fpga-enhanced in-circuit emulator	2000	-2.7151119302031566	11.909822314407165	174623
174599	Embedded	an iterative method of task temporal parameter adjustment in hard real-time systems	1996	0.4642381241572324	10.5754408610048	174626
174623	EDA	boosting: min-cut placement with improved signal delay	2004	-7.024264640342871	11.687660243059444	174650
174627	Theory	nonmigratory multiprocessor scheduling for response time and energy	2008	-4.941323884698766	8.077262761919354	174654
174633	Arch	automatazoo: a modern automata processing benchmark suite	2018	-1.1189347690313536	12.328041436316715	174660
174761	AI	combining two local search approaches to hypergraph partitioning	2003	-4.1203267108043775	7.749358286214597	174788
174768	SE	synthesizable memory models for virtual prototyping	2014	-2.3624587138497133	12.067583517931151	174795
174805	EDA	eac: a compiler framework for high-level energy estimation and optimization	2002	-1.5612858525837376	13.742131462204785	174832
174877	HPC	on optimization and parallelization of the little algorithm for solving the travelling salesman problem	2017	-2.2470610746566053	9.271044090524713	174904
174932	DB	interrupt processing in concurrent processors	1995	0.04834049884239742	12.328677498112766	174959
175021	EDA	differential fault simulation - a fast method using minimal memory	1989	-4.302773240246348	10.856159081813397	175048
175078	EDA	rapid and high-level constraint-driven prototyping using lab view fpga	2014	-1.7289992724107264	12.187409177634144	175105
175111	EDA	performance-steered design of software architectures for embedded multicore systems	2002	-1.6569965274402698	12.471904043001866	175138
175124	Arch	opencl™ fft optimizations for intel® processor graphics	2016	-0.3657889954878384	11.676623026196088	175151
175157	EDA	a novel method to mitigate tsv electromigration for 3d ics	2013	-5.86423867924883	12.973796759710007	175184
175175	AI	energy savings in networks-on-chip with smart temporal shielding	2017	-2.3638307711760618	14.992584686840384	175202
175181	HPC	asynchronous genetic search for scientific modeling on large-scale heterogeneous environments	2008	-2.6629305791531754	8.873827271830319	175208
175183	EDA	arbitrary streaming permutations with minimum memory and latency	2016	-1.380610151073702	12.66197968674619	175210
175215	EDA	optimization-based calibration of a static timing analyzer to path delay measurements	1999	-6.264595529456985	11.226684936502206	175242
175258	EDA	an energy-efficient demand-driven register file for mobile gpus	2014	-0.3047902213218431	14.675358906243975	175285
175283	Arch	a case for variability-aware policies for nisq-era quantum computers	2018	-0.6681180060363009	14.11215486710123	175310
175299	EDA	efficient design of parity preserving logic in quantum-dot cellular automata targeting enhanced scalability in testing	2014	-5.466530156635107	12.335454588712963	175326
175338	Embedded	hw/sw codesign incorporating edge delays using dynamic programming	2003	-1.2970418080900712	13.762781699345972	175365
175386	EDA	sequence-based in-circuit breakpoints for post-silicon debug (abstract only)	2015	-4.286851465015888	11.477980583071739	175413
175401	EDA	ethernet solutions for communication of twin-arc high speed submerged arc welding equipments	2012	-2.3510533206679254	9.59177154586748	175428
175408	EDA	keynote talk iii: industry pulse: trends in function verification	2013	-3.5815135488012637	12.731417310401707	175435
175462	Arch	cascading failures in scale-free coupled map lattices	2005	-2.1687521442669104	7.878239562087875	175489
175482	Logic	uniqueness of normal forms for shallow term rewrite systems	2017	-0.7311850147888884	7.474301831191377	175509
175498	SE	microprocessor software-based self-testing	2010	-3.0889093578841336	11.541884464786456	175525
175515	Arch	tolerating cache-miss latency with multipass pipelines	2006	0.23849781319381236	13.941063525506491	175542
175533	EDA	architecture and synthesis for on-chip multicycle communication	2004	-3.2367129246894435	13.03407555373451	175560
175553	EDA	an ecl logic synthesis system	1991	-3.903941589467024	10.254266047056776	175580
175561	EDA	fast reliability analysis method for sequential logic circuits	2011	-5.71232606044921	11.247705233751917	175588
175576	Arch	casl hypervisor and its virtualization platform	2013	0.4275995212806444	12.7144676492784	175603
175587	AI	parallel bidirectional a* search on a symmetry multiprocessor	1993	-2.5019032933683536	9.059542366011987	175614
175600	EDA	hardware aging-based software metering	2009	-5.0038623181457424	13.362570889482232	175627
175601	EDA	robust and in-situ self-testing technique for monitoring device aging effects in pipeline circuits	2014	-5.697766888924606	13.68522138913589	175628
175683	EDA	properties of output sequences and their use in guiding property-based test generation for synchronous sequential circuits	2002	-5.2420955217869105	10.495002836390231	175710
175689	HCI	a vlsi interactive layout editor (vile)	1985	-3.2582431031647725	11.012703358571377	175716
175705	Arch	effect of thread level parallelism on the performance of optimum architecture for embedded applications	2012	-0.5165936707953307	13.978672238209901	175732
175722	EDA	embedded memories fault-tolerant pre- and post-silicon optimization	2011	-5.3422394668653945	13.30667311676135	175749
175737	Theory	on definite and nilpotent dr tree languages	2004	-7.085827112056866	8.0211300368385	175764
175739	EDA	energy aware software: issues, approaches and challenges	2016	-1.3097614583566326	14.245409059960528	175766
175790	EDA	optimization of sequential verification by history-based dynamic minimization of bdds	2000	-5.195491028865812	9.823671998384167	175817
175799	EDA	on measuring the effectiveness of various design validation approaches for powerpc microprocessor embedded arrays	1998	-4.2346433555907685	11.352672683074214	175826
175849	HPC	staran: an associative approach to multiprocessor architecture	1975	-0.6783156089331657	10.963078214833445	175876
175855	PL	lime: a java-compatible and synthesizable language for heterogeneous architectures	2010	-0.2991933752264378	12.677908826246314	175882
175892	EDA	design methods for misaligned and mispositioned carbon-nanotube immune circuits	2008	-6.121312867301136	13.535498725871127	175919
175895	Logic	weak bisimulations for fuzzy automata	2014	-0.4615908027359774	7.753183399749802	175922
175900	ML	end-to-end large scale machine learning with keystoneml	2016	0.4821045892381978	11.538505731863532	175927
175978	EDA	side-channel based watermarks for integrated circuits	2010	-5.053370772106062	14.959761098250475	176005
175991	EDA	novel fully silicided ballasting and mft design techniques for esd protection in advanced deep sub-micron cmos technologies	2001	-6.684651373304293	14.039779476151807	176018
176136	Arch	rxre: throughput optimization for high-level synthesis using resource-aware regularity extraction (abstract only)	2017	-1.3320480050748231	12.885752492668749	176163
176150	EDA	data concentration and archival to sd card via hardware description language	2011	-2.9237755783151718	12.643251153143387	176177
176211	HPC	optimization techniques for mapping algorithms and applications onto cuda gpu platforms and cpu-gpu heterogeneous platforms	2014	-0.09084965640633773	11.456348523030085	176238
176225	Logic	hyperplane separation technique for multidimensional mean-payoff games	2013	-0.434326637159082	8.347539797597612	176252
176272	DB	software optimizations of multiple sets intersection via simd instructions	2017	-0.8174817693257936	9.807752989168028	176299
176279	Theory	analysis of random processes via and-or tree evaluation	1998	-4.562455453951609	7.493564140586272	176306
176286	EDA	on the risk of fault coupling over the chip substrate	2009	-5.048823175473865	12.816691165266366	176313
176331	Embedded	memory-access-aware data structure transformations for embedded software with dynamic data accesses	2004	-1.787900949373424	12.777898957685316	176358
176337	Arch	memguard: a low cost and energy efficient design to support and enhance memory system reliability	2014	-4.500480714015653	14.324165737479186	176364
176353	EDA	bb-gc: basic-block level garbage collection	2005	-0.2819196963076662	14.018210718779015	176380
176391	EDA	modifying user-defined logic for test access to embedded cores	1997	-4.823890902524873	11.911527188001411	176418
176407	EDA	a methodology for the efficient architectural exploration of energy-delay trade-offs for embedded systems	2003	-2.3419342339736966	13.01994003789458	176434
176487	EDA	an fpga-based transient error simulator for evaluating resilient system designs (abstract only)	2013	-4.456337500719204	12.947691062644068	176514
176495	Embedded	adaptive perceptual degradation based on video usage	2006	-2.0412930407826826	8.207449945693138	176522
176571	EDA	security implications of crosstalk in switching cmos gates	2010	-5.8567723303589245	13.944513957895166	176598
176662	HPC	bit parallel test pattern generation for path delay faults	1995	-5.429465250626477	10.787701478656944	176689
176673	EDA	using buffer-to-bram mapping approaches to trade-off throughput vs. memory use	2014	-1.2312795932632308	13.462285604686766	176700
176676	PL	improving the effectiveness of searching for isomorphic chains in superword level parallelism	2017	0.14277265247257834	11.695446580466434	176703
176685	Robotics	on just-in-time control of timed event graphs with input constraints: a semimodule approach	2016	-0.02244741054901523	8.964166370853642	176712
176692	HPC	power balancing in an emulated exascale environment	2016	0.3824907038584976	14.721215409952409	176719
176720	EDA	loopy — an open-source tcp/ip rapid prototyping and validation framework	2013	-1.3100307879314712	11.951253027159732	176747
176739	SE	exhaustive test of several dependable memory architectures designed by graal tool	2003	-2.8951346389500134	12.039030712992878	176766
176759	EDA	bit-width optimizations for high-level synthesis of digital signal processing systems	2006	-2.299837156064932	12.518946265224056	176786
176836	EDA	thermal-aware task mapping for communication energy minimization on 3d noc	2017	-1.7618661778724285	15.102007545971734	176863
176862	EDA	structured design verification: function and timing	1983	-3.460378384600064	11.253245350711179	176889
176903	EDA	an application level synthesis methodology for embedded systems	2002	-2.818421421341188	12.645213308217027	176930
176908	Security	optimal data integrity attack on actuators in cyber-physical systems	2016	-2.9132481739266582	8.316707029371505	176935
176985	Arch	the impact of shared-cache clustering in small-scale shared-memory multiprocessors	1996	0.3084037505598552	14.00619675453198	177012
177006	Logic	weighted automata for proving termination of string rewriting	2007	-7.094698902900525	8.127816907385414	177033
177027	EDA	speeding up sat-based atpg using dynamic clause activation	2009	-5.094923954535435	9.891900008571398	177054
177042	Robotics	generalized task system for parallel computation	1996	-0.6027797098069194	9.65184671577034	177069
177045	DB	semiconductor research corporation: taking moore's law into the next century	1999	-3.6337886616062685	13.215308779035624	177072
177061	Arch	dynamic and application-driven i-cache partitioning for low-power embedded multitasking	2009	-1.0508263589270168	14.765322605600662	177088
177122	HPC	a partition-merge based cache-conscious parallel sorting algorithm for cmp with shared cache	2009	0.4249864588558163	13.32522615667931	177149
177130	Embedded	an fpga-accelerated partial image matching engine for massive media data searching systems	2016	-0.2964986768905083	11.82787049961652	177157
177144	ECom	a hierarchy of ence families of graph languages	1997	-6.852008408370044	8.119638546614777	177171
177147	HPC	memory access problems in block cyclic reduction on vector computers	1991	-1.0391368735824624	10.372260430694453	177174
177148	EDA	on complete functional broadside tests for transition faults	2008	-5.512524689103147	10.623171429229707	177175
177213	EDA	instruction-set selection for multi-application based asip design: an instruction-level study	2012	-1.5759146127109338	13.356153713323073	177240
177312	Arch	soft error vulnerability aware process variation mitigation	2009	-5.460731115010376	13.789359928742915	177339
177336	ML	keynote address wednesday: hardware inference accelerators for machine learning	2016	-3.408171999355234	12.855176568938965	177363
177390	EDA	asynchronous circuit design on field programmable gate array devices	2012	-3.620576239385456	10.789139734911439	177417
177447	Logic	efficient functional decomposition algorithm based on indexed partition calculus	2014	-6.285145326701749	9.770120961109514	177474
177452	EDA	high density asynchronous lut based on non-volatile mram technology	2010	-6.074545224910334	13.871983501834912	177479
177458	PL	eliminating unit productions from lr parsers	1977	-6.31665390740238	8.540116024652017	177485
177463	EDA	defect tolerance for nanoscale crossbar-based devices	2008	-5.207289414642356	12.625217980178196	177490
177494	EDA	new low glitch and low power det flip-flops using multiple c-elements	2016	-6.83964238844821	13.883874730031463	177521
177504	HPC	ftl design exploration in reconfigurable high-performance ssd for server applications	2009	-0.6123219373106026	14.026082312817366	177531
177517	EDA	an application of branch and bound method to automatic printed circuit board routing	1979	-6.72436703622838	11.103711784811725	177544
177528	EDA	an approach to designing complex reversible logic gates	2002	-3.886936929566233	9.910205092770148	177555
177562	DB	managing cache performance tunability, tuning and dynamic control	1993	-0.09026481744042457	10.425171355000604	177589
177632	Vision	hard qbf encodings made easy: dream or reality?	2009	-3.5231760469731155	7.649657930696031	177659
177668	EDA	monitoring temperature in fpga based socs	2005	-4.653935799818082	13.669668944309207	177695
177684	Theory	single-valued a-transducers	1977	-6.892112031278446	8.179448436690159	177711
177710	EDA	modeling of fpga local/global interconnect resources and derivation of minimal test configurations	2002	-6.8083103974526615	11.056324981000783	177737
177822	HPC	effects of chromosome migration on a parallel and distributed genetic algorithm	1997	-3.1826585879401432	8.836319216908358	177849
177839	EDA	test pattern generation of relaxed  $n$-detect test sets	2012	-5.5198264683464595	10.967375912567508	177866
177862	Logic	algorithmic analysis of polygonal hybrid systems, part i: reachability	2007	0.4928865309079492	8.631663397281601	177889
177870	Vision	a vlsi architecture for approximate tree matching	1998	-2.2869857713396726	11.122771281554966	177897
177871	Theory	on simple gödel numberings and translations	1975	-7.1970158534178985	7.816147248658939	177898
177876	Vision	distributed computing for vision: architecture and a benchmark test	1985	-0.9553276353552024	10.906961353824508	177903
177927	Arch	adaptive clock scheduling for pipelined structures	2009	-5.3377998624217255	13.157164626786635	177954
177968	Arch	modeling tcam power for next generation network devices	2006	-2.419600524596523	14.265106039958045	177995
177998	EDA	an efficient multiple scan chain testing scheme	1996	-5.753310513950943	10.961489327519148	178025
178003	EDA	an efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs	2011	-7.071564416264971	12.356197124726407	178030
178037	EDA	optimal power switch design methodology for ultra dynamic voltage scaling with a limited number of power rails	2014	-6.443002880178563	13.763250445637894	178064
178046	EDA	high-level design of multiple-valued arithmetic circuits based on arithmetic description language	2008	-3.9347234488629823	10.973066377994444	178073
178134	Mobile	co-cap: energy-efficient cooperative cpu-gpu frequency capping for mobile games	2016	-0.25256733194548725	14.898652326922894	178161
178149	EDA	design and analysis of binary tree static random access memory for low power embedded systems	2014	-5.900811509663728	13.616696637741056	178176
178174	HPC	a proposal of level 3 interface for band and skyline matrix factorization subroutine	1993	-0.4357769261607167	10.77788643693613	178201
178188	Arch	parallel logic simulation: myth or reality?	2012	0.5023835545861726	11.819382245461064	178215
178240	AI	data exchange and software integration: interdisciplinary design challenges	1998	-4.040359954881656	12.08897615587792	178267
178241	EDA	guest editors' introduction: progress in test compression	2008	-5.401865292859447	11.90087096438048	178268
178253	DB	gpapriori: gpu-accelerated frequent itemset mining	2011	-0.20234782057431425	10.642203469981213	178280
178259	Security	secure outsourcing of cryptographic circuits manufacturing	2018	-4.9977363193078705	14.964074930410336	178286
178290	EDA	temporal decoupling with error-bounded predictive quantum control	2015	-3.4331140503857367	12.127678201142006	178317
178295	EDA	self-timed design with dynamic domino circuits	2003	-4.3688291810573325	11.204261031389956	178322
178304	EDA	spectral analysis for statistical response compaction during built-in self-testing	2004	-5.481271366619317	11.336328087466214	178331
178392	HPC	an implementation of a parallel ray tracing algorithm on hybrid parallel architecture	1998	0.4215183987969456	12.084984620417572	178419
178417	Robotics	scalablecore system: a scalable many-core simulator by employing over 100 fpgas	2012	-1.4817918735289806	12.650090863001568	178444
178460	HPC	mapping parallel workload onto network processors using simulated annealing	2008	-0.9798432233008448	13.702566724914766	178487
178464	Embedded	a soft-error tolerant tcam using partial don't-care keys	2015	-5.598150288665943	12.176684217862773	178491
178465	HPC	fast recommendation on bibliographic networks	2012	-1.0062351901953577	9.090609899435806	178492
178514	EDA	evaluation of dynamic voltage and frequency scaling as a differential power analysis countermeasure	2007	-5.721410926365553	14.67080858619073	178541
178526	EDA	an accurate timing model for fault simulation in mos circuits	1989	-5.763341160888599	11.753050482625348	178553
178541	Security	on topology attack of a smart grid: undetectable attacks and countermeasures	2013	-2.7189787055588805	8.143104142931088	178568
178579	EDA	session 20 overview: flash-memory solutions: memory subcommittee	2018	-3.9286485344944206	13.682549318217411	178606
178582	EDA	energy-efficient compressed address transmission	2005	-6.741478375697638	13.684124094359813	178609
178586	EDA	cross-layer resilience	2016	-3.294983242393507	13.612837498637335	178613
178602	HPC	resistive gp-simd processing-in-memory	2016	-1.766175001522628	13.983705149993494	178629
178624	EDA	levelized compiled code multi-delay logic simulation	2015	-4.5451937197170444	10.486668431482183	178651
178639	Metrics	a new lsi performance prediction model for interconnection analysis of future lsis	1998	-3.9687878736797435	11.709301354581358	178666
178648	HPC	solving the langford problem in parallel	2004	-1.3230593962490858	9.925691697219689	178675
178649	EDA	theory and algorithms for state minimization of nondeterministic fsms	1997	-1.3038978834827812	8.650162319728974	178676
178666	Arch	towards uniform temperature distribution in soi circuits using carbon nanotube based thermal interconnect	2008	-5.9563112257356075	13.812014447121825	178693
178761	EDA	parallel programming model for the epiphany many-core coprocessor using threaded mpi	2016	0.0006758561996398916	11.773374426760814	178788
178765	HPC	an adaptive victim cache scheme	2014	0.4883637591408012	14.026873991164546	178792
178800	EDA	dynamic reliability management: reconfiguring reliability-levels of hardware designs at runtime	2013	-3.3446048480404413	13.573913290055385	178827
178846	EDA	broadband algorithms with the microunity mediaprocessor	1996	-1.722518098120248	12.159342340918634	178873
178851	EDA	cost-effective computational modeling of fault tolerant optimization of finfet-based sram cells	2017	-3.6108635609174686	13.885101584801328	178878
178858	SE	addressable test ports an approach to testing embedded cores	1999	-3.9455515463417683	12.181963621849684	178885
178869	EDA	domain-wall memory buffer for low-energy nocs	2015	-1.1205988218439669	14.849676583304547	178896
178887	SE	rapid prototyping technology accelerates software development for complex network systems	1998	-3.616919565633336	12.104999654279323	178914
178893	EDA	a new project to address run-time reconfigurable hardware systems.	2010	-2.3264187008939072	12.23092656106782	178920
178923	Arch	multicore dimm: an energy efficient memory module with independently controlled drams	2009	-0.33015162541065324	14.552424814860391	178950
178936	EDA	nanoarchitectonics for heterogeneous integrated nanosystems	2008	-4.659740214953658	13.486281783624015	178963
178948	Mobile	synthesis of error-tolerant counters using minimum distance three state assignments	1965	-5.8200935646588094	10.401034855862452	178975
178964	EDA	fault tolerance of multiple logic faults in sram-based fpga systems	2011	-4.642677997922559	13.186368235699165	178991
179020	Theory	ancilla-driven quantum computation with twisted graph states	2012	-6.979846986199652	9.607840548672824	179047
179041	Arch	detection and diagnosis of hardware trojan using power analysis	2015	-5.055925033946443	14.773663085910323	179068
179043	EDA	a switch block architecture for multi-context fpgas based on a ferroelectric-capacitor functional pass-gate using multiple/binary valued hybrid signals	2010	-6.65547387660095	13.800464709396994	179070
179118	EDA	a single-rail re-implementation of a dcc error detector using a generic standard-cell library	1995	-7.2299557274525235	13.643905258537938	179145
179154	EDA	the rim framework for image processing	2006	-1.2772870931701483	10.183227542624412	179181
179155	EDA	a digitalized management mechanism for low-cost low-power multiple-voltage 3d designs	2011	-6.532706051752447	14.133969875737646	179182
179180	Theory	deterministic automata on unranked trees	2005	-6.64699918666564	8.372510893888029	179207
179201	Vision	on easily testable and reconfigurable two-dimensional systolic arrays	1987	-3.2275002165763413	10.038636821504141	179228
179217	HPC	analytical bounds for optimal tile size selection	2012	-0.6536895333636569	12.975592162818387	179244
179225	EDA	fast analog design optimization using regression-based modeling and genetic algorithm: a nano-cmos vco case study	2013	-6.228497880206957	10.68645495745928	179252
179236	EDA	fast statistical static timing analysis using smart monte carlo techniques	2011	-6.494284520566376	12.076823702592185	179263
179256	EDA	optimal utilization of adjustable delay clock buffers for timing correction in designs with multiple power modes	2016	-7.202287319017692	12.190163084731813	179283
179336	EDA	a novel hierarchical test generation method for processors	1997	-4.159554559808319	11.54449683634491	179363
179353	EDA	multiple fault diagnosis in combinational circuits using sensitizing input-pairs	1995	-5.551311874821045	10.559826741748823	179380
179429	Arch	power and performance characterization and modeling of gpu-accelerated systems	2014	-0.2711287067593642	13.394806859788876	179456
179465	EDA	feature selection and policy optimization for distributed instruction placement using reinforcement learning	2008	0.4060904128394981	12.115548541688652	179492
179491	Security	hardware trojans: lessons learned after one decade of research	2016	-4.686739156395665	14.808301893609277	179518
179556	Theory	coalgebraic quantum computation	2012	0.09511671185325624	8.555922701982514	179583
179601	EDA	on line self recovery of embedded multi-processor soc on fpga using dynamic partial reconfiguration	2012	-3.7683269517458817	13.5374615881962	179628
179646	PL	on the classes of languages accepted by limited context restarting automata	2014	-6.92512297493449	8.173477934915892	179673
179684	EDA	device-circuit co-design and comparison of ultra-low voltage tunnel-fet and cmos digital circuits	2014	-6.597959716211442	13.762431030597222	179711
179686	EDA	hrea: an energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing	2018	-2.5893153538899734	13.932715730270653	179713
179716	EDA	controllable delay-insensitive processes and their reflection, interaction and factorisation	2005	-4.839832512860036	11.01512240247727	179743
179733	EDA	modeling layout tools to derive forward estimates of area and delay at the rtl level	2000	-4.434597969165263	10.87741831853122	179760
179770	EDA	architecture and physical implementation of reconfigurable multi-port physical unclonable functions in 65 nm cmos	2013	-6.077153779877445	14.97422513495126	179797
179797	Logic	coinduction in control of partially observed discrete-event systems	2003	0.3106470315500894	8.864035097903592	179824
179810	HPC	roadmaps and visions i - hitachi's approach to high perfomance computing	2006	0.4140849435901707	11.873257367086596	179837
179885	AI	algorithms for selective enumeration of prime implicants	1999	-3.904041040320308	7.555520922700378	179912
179930	HPC	scalable global and local hashing strategies for duplicate pruning in parallel a* graph search	1997	-1.7964507636087128	9.664852901242526	179957
179949	Embedded	algorithm variable and fixed charges (abstract): a case of branch-and-bound methodology for single processor scheduling system	1986	0.4487781937101312	10.579494038710935	179976
179987	EDA	adaptive test scheduling in soc's by dynamic partitioning	2002	-1.955020085401999	14.20257717229605	180014
180028	EDA	secure fpga circuits using controlled placement and routing	2007	-5.617854367835936	15.103871121956276	180055
180089	EDA	a grasp for placement and routing of dataflow process networks on many-core architectures	2013	-1.6712398092248733	14.063268571439648	180116
180095	EDA	extraction of defect density and size distributions from wafer sort test results	2006	-4.9841180017158555	11.645413077234236	180122
180102	Arch	fpga implementation of a license plate recognition soc using automatically generated streaming accelerators	2006	-1.7805173384743314	12.363114335024278	180129
180130	EDA	a new reading scheme for multitime programmable (mtp) memory cells	2015	-6.883840023424613	13.785052601481054	180157
180216	EDA	a two-pole circuit model for vlsi high-speed interconnection	1993	-7.198926067827167	11.193832401035225	180243
180234	EDA	sc1: circuits for the internet of everything	2016	-3.345741759040997	14.346582632703129	180261
180237	HPC	optimizing graph algorithms for improved cache performance	2002	-1.8612638165151	9.473172482640074	180264
180285	EDA	remod: a new methodology for designing fault-tolerant arithmetic circuits	1997	-5.030029238842874	11.941386173117913	180312
180317	Embedded	predjoule: a timing-predictable energy optimization framework for deep neural networks	2018	0.03670821601874811	14.178148285126095	180344
180334	HCI	dynamic power supply current testing of cmos srams	2000	-5.121506820833612	13.155024665889911	180361
180355	EDA	integration of large-scale fpga and dram in a package using chip-on-chip technology	2000	-2.6745292965392538	12.452302842760297	180382
180513	Embedded	formal synthesis of distributed optimal traffic control policies	2017	0.16925829600092665	8.862911386891376	180540
180514	Arch	sanitizer: mitigating the impact of expensive ecc checks on stt-mram based main memories	2018	-4.739130431162138	14.433697424167626	180541
180635	Embedded	optimized realization of software components with flexible opencl functionality	2018	-0.20306976034306606	12.50967186455153	180662
180650	EDA	adaptive alternate analog test	2012	-4.690427997786286	11.70060645839984	180677
180684	EDA	a module generator for optimized cmos buffers	1990	-4.059643239056316	11.418415822614724	180711
180685	SE	program-based dynamic precision selection framework with a dual-mode unified shader for mobile gpus	2013	-1.7601070801158347	10.519975286834983	180712
180782	Mobile	next generation wireless communications and mobile computing/networking technologies	2009	-1.4610096008667726	8.756079501741379	180809
180832	EDA	on defect oriented testing for hybrid cmos/memristor memory	2011	-5.0277702993361295	12.469697598591793	180859
180848	EDA	parsimonious circuits for error-tolerant applications through probabilistic logic minimization	2011	-6.787329897449963	12.532152332591641	180875
180853	EDA	rt-level itc'99 benchmarks and first atpg results	2000	-4.331400023645991	11.234566028321735	180880
180872	Arch	multi-bit read and write methodologies for diode-sttram crossbar array	2016	-6.677679349183853	14.16757508629066	180899
180874	EDA	performance-driven simultaneous place and route for row-based fpgas	1994	-5.993355750153492	12.024922846193244	180901
180890	Arch	goals and tradeoffs in the design of the mc68881 floating point coprocessor	1984	-1.9700933041675532	11.911081413233967	180917
180893	HPC	a highly parallel finite state automaton processor for biological pattern matching	1998	-1.998071004486936	10.747252361458678	180920
180901	EDA	design and implementation of nonvolatile power-gating sram using sotb technology	2016	-2.4605970299110487	14.510884832791465	180928
180903	ML	parallel mining of closed sequential patterns	2005	-0.03249546191413424	10.310271981098728	180930
180908	Logic	fuzzy state grammar and fuzzy deep pushdown automaton	2016	-7.156256783211763	7.472282801586268	180935
180927	Embedded	benchmarks to find the optimal microcontroller-architecture	2009	-2.6528151344944666	11.180546239804485	180954
180954	Security	breaking and entering through the silicon	2013	-4.9447752848877045	14.899713705536067	180981
180958	EDA	novel cmos rfic layout generation with concurrent device placement and fixed-length microstrip routing	2016	-6.691954832331651	11.983684545548568	180985
180995	EDA	comparing transformation schemes for vlsi array processor design - a case study.	1991	-2.855659778006191	10.718201981219712	181022
181009	AI	artificial intelligence in scheduling and instruction selection for digital signal processors	1994	-2.5800420383630307	10.59967344529012	181036
181019	EDA	dynamically reconfigurable hardware for object-oriented processing	2004	-1.7992183066850933	12.211378501014655	181046
181030	Logic	split and join for minimizing: brzozowski's algorithm	2002	-0.3962142332892261	8.019024550739756	181057
181049	EDA	low power compression architecture	2010	-5.512258319790207	11.559469558035595	181076
181136	EDA	layout printability optimization using a silicon simulation methodology	2004	-5.917601399603466	12.268216250263869	181163
181143	EDA	efficient sram failure rate prediction via gibbs sampling	2011	-6.558946623239442	12.179880142174618	181170
181203	EDA	testability emphasis in the general electric a/vlsi program	1983	-3.5842104227910854	11.7657379401166	181230
181229	EDA	automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams	2001	-5.0202076962493205	10.8072898876568	181256
181242	EDA	a proposed hardware fault simulation engine	1991	-2.532762387098459	11.992261236662646	181269
181250	EDA	stress balancing to mitigate nbti effects in register files	2013	-5.263872632857276	13.80529597910506	181277
181303	Theory	monotone switching circuits and boolean matrix product	1975	-7.223530570239401	9.88509977035732	181330
181328	EDA	multi-objective optimization of analog integrated circuit placement hierarchy in absolute coordinates	2015	-6.822294002542057	11.494094073184453	181355
181367	EDA	foundries, eda vendors, and designers: who shoulders the blame when a design doesn't work in the nano-scale and wireless era?	2005	-3.9541091834264814	12.966916558443296	181394
181368	EDA	testing and diagnosing embedded content addressable memories	2002	-5.3746339866345165	11.692378621006553	181395
181379	EDA	proofs: a super fast fault simulator for sequential circuits	1990	-4.734256652661805	10.425707173391556	181406
181427	HPC	parallel pascal and the fps hypercube supercomputer.	1987	-0.12065394442749328	10.15745605045542	181454
181451	EDA	bridging the gpgpu-fpga efficiency gap	2011	-0.4765077338752966	12.563094293952565	181478
181465	Theory	towards compositional graph theory	2015	-6.768583834089434	7.831599649140422	181492
181475	EDA	statistically translating low-level error probabilities to increase the accuracy and efficiency of reliability simulations in hardware description languages	2008	-4.966962289164368	11.666157098064033	181502
181486	Theory	identification of unions of languages drawn from an identifiable class	1989	-7.115162509590862	8.206218126438516	181513
181488	AI	community-based partitioning for maxsat solving	2013	-3.654886629083209	7.5435393360390535	181515
181551	HPC	effects of dynamic task distributions on the performance of a class of irregular computations	1997	-0.9566474783229928	10.054549402175812	181578
181593	Theory	a recursive algorithm for bandwidth partitioning	2010	-4.704359919497113	8.240104885676029	181620
181665	EDA	improved a priori interconnect predictions and technology extrapolation in the gtx system	2003	-5.550832555546275	12.400590306268086	181692
181709	Vision	a compact set of image processing primitives and their role in a successful application program	1986	0.22265712887718087	10.62475732400221	181736
181710	Arch	core reliability: leveraging hardware transactional memory	2018	-3.846772812181884	14.157886326946224	181737
181718	HPC	systolic arrays for multidimensional discrete transforms	1990	-1.6501290301396907	10.112902215147274	181745
181733	EDA	ensemble representation and techniques for exact control-dependent scheduling	1994	-5.702982008779848	9.6433408720004	181760
181741	Theory	reversible evolvable networks: a reversible evolvable boolean network architecture and methodology to overcome the heat generation problem in molecular scale brain building	2002	-3.6855912946707488	13.146327016169664	181768
181767	Arch	pipelining and performance in the vax 8800 processor	1987	-1.0868311664088472	12.266897396165705	181794
181778	HCI	cmos open defect detection based on supply current in time-variable electric field and supply voltage application	2001	-5.468439858453517	12.203370059608975	181805
181788	Arch	power-aware characterization and mapping of workloads on cpu-gpu processors	2016	-0.04283909880646285	14.359497183282368	181815
181828	EDA	fast and accurate full-chip extraction and optimization of tsv-to-wire coupling	2014	-6.926880182216785	12.194907155584906	181855
181846	EDA	dynamic scan chain partitioning for reducing peak shift power during test	2009	-5.844761026302417	11.932551067694687	181873
181901	Embedded	design issues in composition kernels for highly functional embedded systems	2011	0.23494326295476906	12.832527547055648	181928
181979	Arch	exploiting existing copies in register file for soft error correction	2016	-4.350670563404004	14.10900993058882	182006
182056	HPC	a divide-and-conquer method of solving tridiagonal systems on hypercube massively parallel computers	1991	-1.613385293351449	10.009562064060374	182083
182057	EDA	standard data representations for vlsi algorithm development	1998	-6.667003396697027	10.521871533488492	182084
182063	EDA	scalable sampling methodology for logic simulation: reduced-ordered monte carlo	2012	-5.923198337086441	11.861986601017493	182090
182079	DB	on the loading, recovery and access of stationary data in systolic arrays	1992	-0.7912075179589626	10.110595089704908	182106
182105	EDA	on low power high level synthesis using genetic algorithms	2002	-4.399246083854557	9.66369914071423	182132
182139	EDA	what do you mean by board test stinks?	2004	-4.241684938430192	11.837001472172124	182166
182142	HPC	comparing the performance of stochastic simulation on gpus and openmp	2013	-2.8739621670519484	11.721031608369751	182169
182146	Arch	a detailed study of ray tracing performance: render time and energy cost	2018	-0.3087541716312975	14.409722219214375	182173
182166	EDA	automated generation of efficient instruction decoders for instruction set simulators	2013	-2.5048283742487603	11.320076495767667	182193
182189	Mobile	guest editorial spread spectrum for global communications ii	2000	-1.612029438875748	8.581678008433236	182216
182248	EDA	modeling of custom-designed arithmetic components for abl normalization	2008	-3.084132191042989	11.011121048728473	182275
182307	HPC	grid-boxing for spatial simulation performance optimisation	2006	-1.0697538686826362	9.69819355067556	182334
182332	EDA	impact of on-chip interconnects on vertical signal propagation in 3d ics	2014	-6.35058739547338	12.860969707509186	182359
182341	HPC	on the value of job migration in online makespan minimization	2012	-5.214214619132986	7.7158019931157025	182368
182363	AI	exploiting domain knowledge in system-level mpsoc design space exploration	2013	-2.6827890927791	12.01492011005234	182390
182365	EDA	fault-tolerant analysis of tmr design with noise-aware logic	2014	-5.828058802035345	10.829463151419539	182392
182369	Arch	a compact energy-efficient pseudo-static camouflaged logic family	2018	-5.5647066791520885	14.90102904983447	182396
182401	OS	choose-your-own-adventure routing: lightweight load-time defect avoidance	2011	-4.723327522155572	13.560511932936071	182428
182430	EDA	battery-aware instruction generation for embedded processors	2005	-1.6379007228650575	13.679421884946644	182457
182474	SE	low-cost software control-flow error recovery	2015	-3.720054080484621	13.714412395907766	182501
182487	Arch	the smallest aria module with 16-bit architecture	2006	-7.110093063533225	15.071348208577481	182514
182505	EDA	veap: global optimization based efficient algorithm for vlsi placement	1997	-7.055903748631997	11.1107833946877	182532
182508	EDA	task scheduling for context minimization in dynamically reconfigurable platforms	2007	-1.9156303767609484	13.284289217303929	182535
182538	EDA	phasemac: a 14 tops/w 8bit gro based phase domain mac circuit for in-sensor-computed deep learning accelerators	2018	-6.843156822955425	15.069005060817528	182565
182548	Robotics	structure design and application of embedded ethernet based control systems	2007	-2.327210741581613	9.793431256524864	182575
182568	EDA	mpsocdk: a framework for prototyping and validating mpsoc projects on fpgas	2012	-1.6893812972625322	12.314764667476672	182595
182625	HPC	a survey of techniques for architecting and managing gpu register file	2017	0.03146181645658973	13.186788392632065	182652
182633	HCI	explaining complex scheduling decisions	2018	-3.0136627989212443	8.062369713700196	182660
182637	EDA	interconnect power optimization based on timing analysis	2007	-6.570586589961243	12.497566994705195	182664
182640	Arch	efficient particle-grid space interpolation of an fpga-accelerated particle-in-cell plasma simulation	2017	-0.15938762538644724	12.866652500015386	182667
182643	Logic	tree process calculus	2008	0.4563235555452254	7.698668677808027	182670
182647	EDA	buffer memory optimization for video codec application modeled in simulink	2006	-1.4408148716835272	12.88248488024201	182674
182722	Theory	approximating a behavioural pseudometric without discount for probabilistic systems	2008	-0.8745847902819892	7.907439822882901	182749
182745	EDA	on reducing transitions through data modifications	1999	-6.130109022819449	11.570201182275774	182772
182867	EDA	a practical transistor-level dual threshold voltage assignment methodology	2005	-6.53141318991118	12.903395113949712	182894
182872	EDA	exploiting multiple functionality for nano-scale reconfigurable systems	2003	-5.338669636436698	13.3646198615998	182899
182920	Logic	deciding unambiguity and sequentiality starting from a finitely ambiguous max-plus automaton	2004	-6.996503065008223	8.137272501455762	182947
182921	EDA	scheduling tradeoffs for heterogeneous computing on an advanced space processing platform	2004	-1.0212266735615363	14.089945469551914	182948
182986	EDA	dynamic memory access management for high-performance dsp applications using high-level synthesis	2008	-0.7320312536301934	13.49098494419109	183013
183031	EDA	architecting 3-d integrated circuit fabric with intrinsic thermal management features	2015	-4.547854518367143	13.457020133023914	183058
183049	Theory	quantum finite one-counter automata	1999	-7.172674227852472	8.365908869596032	183076
183060	EDA	timing macro modeling for efficient hierarchical timing analysis	2017	-6.840546552099464	11.54182802851099	183087
183145	Mobile	gsm passive coherent location signal processing: impact on system performance	2016	-1.7029918128931634	8.747265475615809	183172
183174	EDA	3d integration: applications and market trends	2015	-3.885184332614509	13.150276734806022	183201
183262	EDA	a synthesis methodology for hybrid custom instruction and coprocessor generation for extensible processors	2007	-1.8133870817313305	12.914539437650062	183289
183266	EDA	logic and memory design using spin-based circuits	2016	-4.214276141066009	13.386515593865822	183293
183275	EDA	a design for reliability methodology based on selective overdesign	2010	-5.413170276742026	13.19890076196793	183302
183304	EDA	an efficient battery-aware task scheduling methodology for portable rc platforms	2004	-0.7368735097060434	14.935634340890116	183331
183311	HPC	multimedia vectorization of floating-point min/max reductions	2006	-0.9967417738398904	10.791688474931862	183338
183325	EDA	bist design optimization for large-scale embedded memory cores	2009	-6.945554441593133	12.11504154106401	183352
183394	EDA	a logic partitioning procedure by interchanging clusters	1975	-6.4893411253543976	10.719249326522547	183421
183416	Arch	embedded microcontroller system for pilsencube picosatellite	2013	-2.5695323953198024	11.174361920864992	183443
183418	PL	proofs of randomized algorithms in coq	2006	-0.22286598872371652	7.585823477638737	183445
183462	EDA	vhdl-ams based modeling and simulation of mixed-technology microsystems: a tutorial	2007	-3.4682355489595933	10.742882921080275	183489
183593	Theory	optimal segmentation and scheduling of computer programs in a multiprogramming environment	1975	0.3724152607017927	10.098606383756273	183620
183619	HPC	transmap: transformation based remapping and parallelism for high utilization and energy efficiency in cgras	2016	-0.8784793931083482	14.023354342043472	183646
183690	Logic	on ground tree transformations and congruences induced by tree automata	2003	-7.2042662059435125	7.838690417178046	183717
183691	EDA	fast scenario-based design space exploration using feature selection	2012	-2.2132993585603704	12.942286769091035	183718
183721	EDA	a data layout transformation (dlt) accelerator: architectural support for data movement optimization in accelerated-centric heterogeneous systems	2016	-1.1705599614005462	13.729226585750025	183748
183732	EDA	power and thermal analysis of stacked mesh 3d noc using adaptivexyz routing algorithm	2012	-2.7070919344260256	14.826201098936586	183759
183741	EDA	system-on-chip test scheduling with reconfigurable core wrappers	2006	-5.617647718323624	11.964807543440914	183768
183795	Arch	program optimization for a pipelined machine a case study	1984	0.1295552171552605	12.512905159773524	183822
183810	Robotics	an architecture for wsi rapid prototyping	1992	-3.780061964195143	11.145958265381081	183837
183816	Visualization	inverter-minimum networks	1987	-7.188071108504144	10.104163370195211	183843
183847	EDA	simulation of intrinsic bipolar transistor mechanisms for future capacitor-less edram on bulk substrate	2010	-5.4099968434141115	13.745643147048163	183874
183854	Embedded	module hardware structure of wireless vehicle weight measurement system	2014	-2.67166793657457	10.490590907000533	183881
183909	Arch	integrating emulation techniques into general purpose ate	1991	-2.6155680996211292	11.836593212624551	183936
183969	Graphics	building low-latency remote rendering systems for interactive 3d graphics rendering on mobile devices	2011	-2.4950187121668304	8.532781728177332	183996
184001	Robotics	the search for alternative computational paradigms	2008	-3.874412663627788	12.505240444924441	184028
184037	Arch	a study of a fault-tolerant system using dynamic partial reconfiguration	2017	-3.1911312512994563	13.06619852453042	184064
184061	EDA	maximizing frequency and yield of power-constrained designs using programmable power-gating	2012	-6.2615987179203465	13.617554346208019	184088
184072	Mobile	wireless charging using radio frequency	2011	-2.5108321744026516	8.328602641303139	184099
184077	EDA	fast reconfiguration through difference compression	2003	-3.617572244717554	12.900615779903696	184104
184128	Theory	emptiness problems of ence graph languages	1995	0.3075067004389965	8.337244447706071	184155
184156	EDA	can defect-tolerant chips better meet the quality challenge?	1996	-3.587067532500148	10.240622156923763	184183
184193	Arch	opensoc fabric: on-chip network generator	2016	-1.194943004833409	12.771714615550769	184220
184202	EDA	a power and temperature aware dram architecture	2008	-0.8741909458099195	15.021795193597109	184229
184229	EDA	using partial reconfiguration in an embedded message-passing system	2010	-2.5654265102535785	12.697170764914526	184256
184369	EDA	5gbits/sec, 300mv precharge, 256b, low power rhythmic sram	2009	-7.076730471729755	13.73347441384208	184396
184386	EDA	charge-based computing with analogue reconfigurable gates	2017	-4.056618028048922	13.387207209080213	184413
184421	EDA	is split manufacturing secure?	2013	-4.975387671971402	14.853011312219985	184448
184423	OS	software environments for cluster-based display systems	2001	0.3601418308797395	13.274713142716966	184450
184474	Arch	a hardware framework for yield and reliability enhancement in chip multiprocessors	2015	-3.9035522276691097	14.222612618239694	184501
184566	Arch	ram-based mergers for data sort and frequent item computation	2017	-0.9352229928065948	10.80075922441242	184593
184642	EDA	rapid prototyping and performance analysis of elliptic curve cryptographic algorithms using java and maple	2004	-1.688630934883406	11.203758320326262	184669
184662	HPC	a genetic algorithm for job shop scheduling with load balancing	2005	-3.5727034632405936	8.458602675923215	184689
184677	HPC	parallelism vs. speculation: exploiting speculative genetic algorithm on gpu	2015	-2.648389262563958	9.130412928264453	184704
184681	Robotics	a topological-based method for allocating sensors by using csp techniques	2005	-4.59018157318779	9.786478492962614	184708
184752	Arch	unifying simulation and execution in a design environment for fpga systems : reconfigurable and adaptive vlsi systems	2001	-2.5841210048462133	11.923253021406046	184779
184815	EDA	analysis and optimization of leakage current characteristics in sub-65 nm dual vt footed domino circuits	2008	-6.621172476683942	13.763210488993547	184842
184869	EDA	scalable and efficient integrated test architecture	2009	-2.1914808606871583	11.884076664880896	184896
184923	EDA	allocation techniques for reducing bist area overhead ofdata paths	1998	-5.092158529753903	11.727165996404686	184950
184936	Arch	an effective built-in self-test scheme for parallel multipliers	1999	-6.0207050382537615	10.947477887158382	184963
184955	EDA	multi-objective tabu search based topology generation technique for application-specific network-on-chip architectures	2011	-2.1473341843675127	14.695487843275716	184982
184962	EDA	cnf encodings of cardinality in formal methods for robustness checking of gate-level circuits	2011	-5.550210776417977	10.919096277530196	184989
184976	Arch	memory requirements for convolutional neural network hardware accelerators	2018	-0.7714259466025231	12.187692432758062	185003
185003	Arch	an optically-enabled chip-multiprocessor architecture using a single-level shared optical cache memory	2016	-2.607727991389282	14.643178495327813	185030
185023	EDA	fast lossless image compression with radiation hardening by hardware/software co-design on platform fpgas	2013	-2.8168312377827944	13.358474848530474	185050
185066	EDA	circuit techniques for operational amplifier speed and accuracy improvement	2007	-4.253720057267712	12.363958113166941	185093
185082	Arch	synthesis of a new systolic architecture for the algebraic path problem	1990	-1.6316742099777726	9.766066346106138	185109
185111	Theory	quantification of simultaneous-and gates in temporal fault trees	2013	-0.7680408665148543	8.014250242394724	185138
185124	EDA	analog layout density uniformity improvement using interconnect widening and dummy fill insertion	2017	-6.588065056954839	12.169638084985893	185151
185133	HPC	increasing temporal locality with skewing and recursive blocking	2001	0.17018136996642672	11.131067978253306	185160
185155	Security	maximally secure mitigation of protection misoperations in power systems	2015	-2.758663647848822	8.111868594636647	185182
185184	Arch	design considerations for single-chip computers of the future	1980	-3.1243025547998964	13.130717890727935	185211
185187	Arch	a precise negative bias temperature instability sensor using slew-rate monitor circuitry	2009	-6.20491201252646	13.530065319560551	185214
185220	Arch	berkeley array processor	1970	-1.196052673168452	10.615188311109902	185247
185237	HPC	associative nets: a graph-based parallel computing net	1997	-1.3522216376594842	10.236709097248985	185264
185351	EDA	petri net synthesis	2015	-0.7995200269568885	7.592061351571793	185378
185363	HPC	a divide-and-conquer methodology for system-level diagnosis of processor arrays	1994	-3.95024137706156	11.088503758174836	185390
185394	EDA	ravage: post-silicon validation of mixed signal systems using genetic stimulus evolution and model tuning	2013	-5.146639316353916	11.238703923103833	185421
185400	EDA	tackling test trade-offs for bist rtl data paths: bist area overhead, test application time and power dissipation	2001	-5.582197541512606	12.495122328818912	185427
185415	AI	pure stationary optimal strategies in markov decision processes	2007	-1.3171712927346502	7.948423687209318	185442
185473	EDA	a unified cost model for min-cut partitioning with replication applied to optimization of large heterogeneous fpga partitions	1994	-6.937009613852062	11.104840830903962	185500
185488	PL	ambiguity in graphs and expressions	1971	-6.7561246106361486	8.260559745945994	185515
185500	Theory	fairness in scheduling	1995	-5.161047396087127	7.789971913713479	185527
185559	EDA	soft computing programmable control systems-on-chip: trends and surface polynomial modeling	2016	-3.990271142811544	10.141105805497407	185586
185578	EDA	silicon compaction/defragmentation for partial runtime reconfiguration	2007	-3.381529528453142	12.963861143510965	185605
185623	EDA	a 0.4-v, 0.138-fj/cycle single-phase-clocking redundant-transition-free 24t flip-flop with change-sensing scheme in 40-nm cmos	2018	-6.8896841333626755	13.937733635580726	185650
185657	Theory	characterising tractable constraints	1994	-3.7558984955592254	7.484860484692229	185684
185712	EDA	deterministic broadside test generation for transition path delay faults	2010	-5.706571391914486	10.474536570102622	185739
185719	Arch	impact of nbti/pbtion srams within microprocessor systems: modeling, simulation, and analysis	2013	-5.704409940230904	13.4555592376113	185746
185855	EDA	system-level power and energy estimation methodology for open multimedia applications platforms	2014	-1.9349973991552192	13.473392796226669	185882
185868	ML	determinism, complexity, and predictability in computer performance	2013	0.062261116436080774	9.663460966951408	185895
185873	HPC	performance analysis of overheads for matrix - vector multiplication in cluster environment	2005	-0.404965327680443	11.011347406176105	185900
185968	Mobile	end of the downsizing and world after that	2016	-3.730225704728828	13.326657296156778	185995
186033	HPC	a survey of approaches used in parallel architectures and multi-core processors, for performance improvement	2014	0.16265414344384282	12.292911695132492	186060
186080	HCI	domain-specific codesign for automated visual inspection systems	2005	-2.072467582257944	11.833174924386446	186107
186096	Arch	multiprocessors: architecture and applications	1985	0.4592452891477334	11.506008542899119	186123
186144	HPC	combining mpeg tools to generate video summaries adapted to the terminal and network	2013	-1.6786403841627864	8.405127924919663	186171
186179	EDA	path delay test compaction with process variation tolerance	2005	-5.542399606116215	11.129236209231498	186206
186181	EDA	ilp based don't care bits filling technique for reducing capture power	2016	-5.716455048908102	11.768896789508796	186208
186200	EDA	fast and accurate power estimation for application-specific instruction set processors using fpga emulation	2015	-2.085243894406256	13.262549183329144	186227
186214	HPC	communication architectures for scalable gpu-centric computing systems	2018	0.046103449332608334	9.952877529679297	186241
186238	EDA	libabs: an efficient and accurate timing macro-modeling algorithm for large hierarchical designs	2017	-0.7170337760597411	12.844378324791556	186265
186253	Security	relaxed event-triggered control of networked control systems under denial of service attacks	2018	-2.98354110890964	8.33420624591602	186280
186350	EDA	the importance of adopting a package-aware chip design flow	2006	-4.062359802439993	11.782073436824989	186377
186354	EDA	timing analysis with crosstalk is a fixpoint on a complete lattice	2003	-5.319050350096647	9.768634968893522	186381
186360	AI	a labelling arc consistency method for functional constraints	1996	-3.2588019304514866	7.483454270033857	186387
186376	EDA	yoda: a framework for the conceptual design vlsi systems	1989	-3.502393930263927	11.662161633816865	186403
186424	EDA	power aware test-data compression for scan-based testing	2005	-6.028801915916697	11.624503273835034	186451
186529	EDA	recursive pseudoexhaustive test pattern generation	1993	-6.000190573001591	10.827089625690288	186556
186740	HPC	advanced system design and performance analysis for high speed optical communications	2015	-1.6578897578150498	8.748524766088163	186767
186764	EDA	accelerating diagnostic fault simulation using z-diagnosis and concurrent equivalence identification	2006	-4.996990898923974	10.57395733408781	186791
186777	HPC	heuristic static load-balancing algorithm applied to the fragment molecular orbital method	2012	-2.522502346488273	9.094937158229433	186804
186811	EDA	low power latch design in near sub-threshold region to improve reliability for soft error	2011	-6.0161176692584135	13.75825256192475	186838
186818	NLP	dependency structure grammars	2005	-6.389012946629405	8.159186370162427	186845
186832	HPC	new tridiagonal systems solvers on gpu architectures	2015	-0.4157483195672014	11.354994098978537	186859
186862	EDA	accurate on-chip variation modeling to achieve design for manufacturability	2004	-5.494366131113328	12.977723539290533	186889
186866	Arch	a low power 900 mhz register file (8 ports, 32 words x 64 bits) in 1.8v, 0.25µm soi technology	2000	-6.59449847764047	14.186945904769244	186893
186881	Theory	numerical inversion of laplace transforms	1960	-6.702915579952749	7.931467055230407	186908
186890	AI	contextual array grammars and array p systems	2013	-6.443378584351231	7.771351802261733	186917
186919	EDA	probabilistic multiknob high-level synthesis design space exploration acceleration	2016	-1.9718997255026307	12.993375740871498	186946
186936	Theory	the communication complexity of several problems in matrix computation	1989	-1.9006376939116645	9.92933634418055	186963
186939	EDA	gate input reconfiguration for combating soft errors in combinational circuits	2010	-5.351269444300866	13.430448890742712	186966
186986	HPC	optimal replication of series-parallel graphs for computation-intensive applications	1995	-4.502444791116123	8.376792956908849	187013
187016	EDA	recent advances in single- and multi-site test optimization for dvs-based socs	2014	-5.4018149838150515	12.599806713834608	187043
187026	DB	solving satisfiability with less searching	1984	-3.4917985785214056	7.572304590530995	187053
187063	HPC	space exploration using parallel orbits : a study in parallel symbolic computing	2013	-0.5862712061730644	10.120394637504226	187090
187154	Arch	time-constrained code compaction for dsps	1997	-0.9263878660737049	12.417063116130864	187181
187180	Arch	versatile processor design for efficiency and high performance	2000	0.14500533883752806	13.485359244377664	187207
187202	EDA	plenary speaker: “visions of future soc design: why heterogeneous architectures and power matter”	2013	-3.394434235952517	13.41387718162674	187229
187237	Arch	exploiting narrow values for soft error tolerance	2006	-4.4098737522807285	14.046862226855268	187264
187249	EDA	compiler-guided instruction-level clock scheduling for timing speculative processors	2018	-5.3573074271552565	13.562499859309412	187276
187287	AI	extension of o(n log n) filtering algorithms for the unary resource constraint to optional activities	2005	-4.49122520261087	7.630242070701174	187314
187301	EDA	custom is from venus and synthesis from mars	2008	-3.403616938909957	12.788145509331065	187328
187341	EDA	clock tree synthesis for tsv-based 3d ic designs	2011	-6.877621441790483	12.107621914857134	187368
187393	HCI	high-speed dynamic tdma arbiter for inter-layer communications in 3-d network-on-chip	2012	-5.265974491580328	13.364160473583414	187420
187499	Theory	heuristics for semi-external depth first search on directed graphs	2002	-4.094829222823474	8.730849851845162	187526
187530	EDA	design of a multibus-compatible colour graphics subsystem	1984	-1.8871502939455995	11.361778271704571	187557
187549	EDA	fundamentals of fuzzy logic and its hardware implementation	1996	-5.179756770284683	9.898016050897498	187576
187576	Logic	efficiency analysis of the parallel computation for invariant measures and application	2004	-0.7814554312667046	9.545033446684897	187603
187666	EDA	detection of catastrophic faults in analog integrated circuits	1989	-4.850749995999055	11.740582141452935	187693
187671	Logic	closure properties of predicates recognized by deterministic and non-deterministic asynchronous automata	2010	-6.95497869503182	8.417255903586668	187698
187685	EDA	characterization of power-aware reconfiguration in fpga-based networking hardware	2011	-1.6401546300021084	14.195356226240628	187712
187708	Embedded	predictable virtualization on memory protection unit-based microcontrollers	2018	-0.5066162688371366	14.119645273581247	187735
187714	Arch	warm-up simulation methodology for hw/sw co-designed processors	2014	-0.2555647057479707	13.50006323754331	187741
187832	EDA	delay hazards in complex gate based speed independent vlsi circuits	1996	-5.412920542762206	11.145804058357454	187859
187851	Embedded	low power and high speed current-mode memristor-based tlgs	2013	-6.7879262386923775	13.66799921387774	187878
187864	DB	distributed streaming with finite memory	2015	-0.8941149180979789	8.360146855641549	187891
187879	Arch	automated specific instruction customization methodology for multimedia processor acceleration	2008	-1.8015998140605656	12.394018932010633	187906
187903	EDA	reducing latency in an sram/dram cache hierarchy via a novel tag-cache architecture	2014	0.2909009629312258	14.71830655599139	187930
187920	EDA	an approach to build cycle accurate full system vliw simulation platform	2016	-1.4561842154732485	12.75538350466725	187947
187984	EDA	asymmetric body bias control with low-power fd-soi technologies: modeling and power optimization	2018	-6.573900086622539	13.527692885372543	188011
188055	EDA	designing a mask programmable matrix for sequential circuits	1999	-4.732281695123797	12.279125246858209	188082
188109	AI	hybrid genetic algorithms for constrained placement problems	1997	-6.240010203527706	9.556121123725568	188136
188194	EDA	a high-level power model for mpsoc on fpga	2011	-2.1642928235457872	12.781793864820369	188221
188197	Mobile	a 16 nm finfet heterogeneous nona-core soc supporting iso26262 asil b standard	2017	-5.8422104324462865	13.719186880490662	188224
188218	EDA	reconfigurable computing and active networks	2003	-1.443954799746713	13.1206487115987	188245
188238	HPC	optimization techniques for sparse matrix-vector multiplication on gpus	2016	-0.44125776172004855	11.03722279291066	188265
188246	EDA	time-stamped transition density for the estimation of delay dependent switching activities	1997	-6.014234671417097	11.57113681981077	188273
188257	HPC	implementation of a parallel algorithm based on a spark cloud computing platform	2015	-3.1310670689413813	8.759755567571762	188284
188335	Logic	vectorized symbolic model checking of computation tree logic for sequential machine verification	1991	-1.3842496174327277	11.145334655078	188362
188339	EDA	design and test of core-based systems on chips	1997	-3.6531183878055495	10.996541010645219	188366
188345	Logic	edge-shifted decision diagrams for multiple-valued logic	2003	-5.763191019541068	9.575611561526934	188372
188375	EDA	on separable error detection for addition	2013	-2.83428073290574	12.24739046790831	188402
188388	Embedded	from dissipativity theory to compositional synthesis of symbolic models	2018	0.16331563871250154	8.917600217927653	188415
188439	EDA	hitme: low power hit memory buffer for embedded systems	2009	-0.3615256778360436	14.829423739494278	188466
188470	Arch	generalizing neural branch prediction	2009	0.3620125888641861	14.058090624197007	188497
188498	EDA	hape: a high-level area-power estimation framework for fpga-based accelerators	2018	-1.8576452289634957	13.259530567120118	188525
188521	NLP	engineering parallel in-place random generation of integer permutations	2008	-1.4519491377995493	10.277895546574083	188548
188522	EDA	"""special panel session iib: """"system validation and silicon debug — is standardization possible?"""""""	2016	-3.3354475734820865	11.998056754068935	188549
188547	EDA	an efficient decoupling capacitance budgeting methodology by using power-capacitance ratio	2009	-6.694647128652468	13.227202913129206	188574
188570	HPC	cusha: vertex-centric graph processing on gpus	2014	-0.5373553524172069	9.981804034940103	188597
188573	HPC	making multi-cores mainstream  from security to scalability	2009	0.07108797068306849	13.316808548450801	188600
188580	Theory	pursuit evasion on infinite graphs	2016	-1.8617994920779108	7.800083934205342	188607
188640	HPC	the pixel machine: a parallel image computer	1989	-1.6274727591606617	11.546391821265829	188667
188646	SE	the effect of cmos vlsi iddq measurement on defect level	1995	-4.577532639913642	11.190950633404192	188673
188653	EDA	rf/analog and mixed-signal design techniques in fd-soi technology	2017	-6.0594601079648065	13.673554711896873	188680
188667	EDA	constructing application-specific heterogeneous embedded architectures from custom hw/sw applications	1996	-2.7337925022856453	12.680026314707575	188694
188687	Theory	optimum decision trees — an optimal variable theorem and its related applications	1985	-7.199926287131738	9.342025458105237	188714
188749	Vision	computer vision algorithms on reconfigurable logic arrays	1999	-0.10349627412487264	10.889806555773749	188776
188775	EDA	current path analysis for electrostatic discharge protection	2006	-6.970047684590338	12.132115931807279	188802
188782	Networks	a system-level protocol-based methodology for noise analysis of digital networked systems	2014	-3.4760190581324033	11.868474009398627	188809
188807	EDA	opasyn: a compiler for cmos operational amplifiers	1990	-4.325930830070406	11.103140508896725	188834
188827	Theory	a formal model for context-free languages augmented with reduplication	1989	-6.365175161445697	8.297000457998282	188854
188831	EDA	podem based on static testability measures and dynamic testability measures for multiple-valued logic circuits	2002	-5.695414340818977	10.512087112645665	188858
188852	Theory	online covering with convex objectives and applications	2014	-5.694642054688369	7.6608811523588125	188879
188872	Visualization	an interface between vhdl and edif	1988	-2.9854648872501266	11.26797712066556	188899
188882	EDA	low-cost analog/rf ic testing through combined intra- and inter-die correlation models	2015	-4.993676060525597	11.61746514697085	188909
188897	EDA	optimal die placement for interposer-based 3d ics	2018	-6.766253843786314	11.528099516479188	188924
188901	EDA	embedding binary tree in vlsi/wsi processor array	1996	-4.80404257208213	12.568782408617228	188928
188902	AI	automatic merge-point detection for sequential equivalence checking of system-level and rtl descriptions	2007	-3.1864116134374134	10.680799724699266	188929
188919	EDA	worst case tolerance analysis and clp-based multifrequency test generation for analog circuits	1999	-5.873002361858834	9.785773890080627	188946
188941	EDA	layout technique for double-gate silicon nanowire fets with an efficient sea-of-tiles architecture	2015	-5.516216878955108	13.441597450418149	188968
188952	EDA	an ip interface design compiler with systemc based input specifications	2014	-2.522038937841418	11.492999009671808	188979
189021	Visualization	efficient aging-aware failure probability estimation using augmented reliability and subset simulation	2017	-4.1012068850691366	10.705008215876092	189048
189076	EDA	modeling of lithography related yield losses for cad of vlsi circuits	1985	-6.303293576290008	11.781699633489447	189103
189081	EDA	saara: a simulated annealing algorithm for test pattern generation for digital circuits	1997	-5.257334689215513	10.038729938411171	189108
189114	EDA	clock distribution networks with gradual signal transition time relaxation for reduced power consumption	2008	-7.079130063527191	12.807622536737602	189141
189120	EDA	partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning	1993	-4.713397139250271	10.958733463733587	189147
189193	EDA	evolving hardware by dynamically reconfiguring xilinx fpgas	2005	-3.884940751211884	10.539254812501591	189220
189234	Metrics	robust distributed routing in dynamical networks—part i: locally responsive policies and weak resilience	2012	-2.738593876160664	7.598256681053275	189261
189283	EDA	integrated circuit design with nem relays	2008	-6.844024146333624	13.891619358516518	189310
189295	Embedded	socect: system on chip embedded core test	2008	-3.5300148095187	12.15633835218121	189322
189345	Robotics	a case-based recommender for task assignment in heterogeneous computing systems	2004	-2.6381153061247438	8.448827595755745	189372
189376	Logic	extended watson-crick l systems with regular trigger languages	2011	-6.975764586388121	7.867202999837628	189403
189395	HPC	a data-level parallel linear-quadratic penalty algorithm for multicommodity network flows	1994	-2.6649320325704315	8.961387961008613	189422
189398	EDA	low-energy embedded fpga structures	1998	-2.8176954489216843	13.986615227095125	189425
189425	Theory	fast learning from strings of 2-letter rigid grammars	2002	-6.894456496690512	8.32243924761561	189452
189500	Arch	erect of regularity-enhanced layout on printability and circuit performance of standard cells	2009	-5.689246840351659	12.501720484690681	189527
189528	HPC	applying cellular automata in multiprocessor scheduling	2002	-3.0464780399067934	8.918957161231926	189555
189569	HPC	integrated loop optimizations for data locality enhancement of tensor contraction expressions	2005	-0.2329736109212561	10.308807841123034	189596
189587	Embedded	biased voting for improved yield in nanoscale fabrics	2011	-5.197453541251297	12.917884226727693	189614
189620	EDA	a study of fault tolerance techniques for associative processors	1974	-2.1001409777860074	10.81965370197767	189647
189622	Logic	the complexity of transducer synthesis from multi-sequential specifications	2018	-6.958289358028697	8.475903297935206	189649
189649	HPC	efficient formulation for optimal modulo schedulers	1997	-0.4820671616795697	11.835442058713966	189676
189658	EDA	rapid prototyping of an integrated testing and debugging unit	2004	-3.761602981162482	11.997885010751743	189685
189665	EDA	an efficient wakeup scheduling considering resource constraint for sensor-based power gating designs	2009	-5.904268097021647	14.150650754983792	189692
189692	EDA	streamline verification process with formal property verification to meet highly compressed design cycle	2005	-3.136876480445256	11.516144864190114	189719
189738	PL	a library of reversible circuit transformations (work in progress)	2018	-5.978464194813193	9.67724731529118	189765
189755	Mobile	tapper: a lightweight scripting engine for highly constrained wireless sensor nodes	2006	-1.8448123456182344	12.421667351735893	189782
189778	EDA	variation-aware analysis: savior of the nanometer era?	2006	-4.009822283098967	13.021833889757106	189805
189788	Arch	optimizing data intensive flows for networks on chips	2018	-1.3769631491405372	10.427948574065113	189815
189802	EDA	nocout : noc topology generation with mixed packet-switched and point-to-point networks	2008	-2.3741568244324136	15.083346950123973	189829
189916	EDA	a layout driven design for testability technique for mos vlsi circuits	1991	-5.201398062668684	11.464043774741494	189943
190008	Arch	architecting a reliable cmp switch architecture	2007	-4.6595594653892265	13.791106235774002	190035
190029	Arch	architecture validation for processors	1995	-3.8661842108194957	11.28584105602884	190056
190045	EDA	formulating mitf for a multicore processor with seu tolerance	2008	-4.018479057221208	13.9104343956764	190072
190067	Theory	a hybrid parallel search algorithm for solving combinatorial optimization problems on multicore clusters	2017	-2.64873772734022	9.08464500589582	190094
190077	Arch	a design methodology for three-dimensional hybrid noc-bus architecture	2013	-2.9791314338430017	9.883258924801744	190104
190086	Arch	using pcache to speedup interpretation in dynamic binary translation	2009	0.4765062011784229	13.336226520659528	190113
190142	Theory	a dag task scheduling scheme on heterogeneous cluster systems using discrete iwo algorithm	2016	-3.30444963921157	8.7585108142196	190169
190149	EDA	first prototype of a genuine power-gatable reconfigurable logic chip with feram cells	2010	-6.471327845150257	13.886659325040243	190176
190167	Robotics	trust aware particle filters for autonomous vehicles	2012	-2.8991193527640484	8.304826010333612	190194
190190	EDA	glitch detection in hardware implementations on fpgas using delay based sampling techniques	2013	-5.404523607486511	14.572187823361967	190217
190191	HPC	a parallel probabilistic system-level fault diagnosis approach for large multiprocessor systems	2006	-4.151521149899426	9.291967601285887	190218
190248	Embedded	parallel responsive task on dependable responsive multithreaded processor ii	2016	-0.26438065700349056	13.980319296055127	190275
190263	HPC	reduced-precision algorithm-based fault tolerance for fpga-implemented accelerators	2016	-5.152148181434151	13.709758922397802	190290
190278	Security	analog circuit realization of arbitrary-order fractional hopfield neural networks: a novel application of fractor to defense against chip cloning attacks	2016	-5.436601143710738	14.660069515956858	190305
190300	EDA	efficient design space exploration of gpgpu architectures	2012	-0.6992670506795116	10.641454660691902	190327
190308	HPC	an improved two-step algorithm for task and data parallel scheduling in distributed memory machines	2006	-1.3666560954920923	10.109847666747328	190335
190337	EDA	low energy fpga interconnect design	2004	-6.804213864023873	13.765451977137973	190364
190450	Embedded	are error traces enough for automated fault localization in vhdl designs	2004	-3.3301701352827666	10.637461173779208	190477
190558	Arch	sram local bit line access failure analyses	2006	-6.05304946921211	13.615338690443235	190585
190573	EDA	sls-a fast switch-level simulator [for mos]	1988	-3.77889969214632	11.62282367289346	190600
190638	EDA	a design for testability method using rtl partitioning	1996	-5.211071963549757	11.254069567675641	190665
190640	HPC	predicting power consumption of high-memory-bandwidth workloads	2017	-0.2414473346992412	13.79947778774696	190667
190649	EDA	bridging fault modeling and simulation for deep submicron cmos ics	2002	-5.387892575742328	12.073333516845345	190676
190651	EDA	physically unclonable functions for embeded security based on lithographic variation	2011	-5.6781602524056325	14.81505338487458	190678
190688	EDA	bounding algorithms for design space exploration	1999	-2.534804337722767	11.95048698943774	190715
190734	Arch	performance test case generation for microprocessors	1998	-3.507941387498555	11.301981876811428	190761
190751	EDA	a vhdl-ams modeling methodology for top-down/bottom-up design of rf systems	2009	-3.052432607483	11.62460761987517	190778
190788	EDA	towards a c++-based design methodology facilitating sequential equivalence checking	2006	-2.8515282982866434	11.644118757274773	190815
190869	EDA	high-level synthesis and implementation of built-in self-testable data path intensive circuit	2000	-6.199908485957981	11.37550156891636	190896
190897	HPC	intel architecture and technology for future hpc system building blocks	2015	0.3497936087559231	12.131320796932375	190924
190928	EDA	a digital synthesis procedure under function symmetries and mapping methods	1978	-6.346111399513175	10.428776435129473	190955
190950	Arch	supporting multithreading in configurable soft processor cores	2007	-0.8726184541583809	13.134691350781848	190977
191002	Theory	the star 910/vp as a scientific computer in sun networks	1991	0.15987957228563676	10.767124625980095	191029
191008	ML	exploiting tightly-coupled cores	2015	-0.21744625415589167	13.056889611658773	191035
191056	Theory	memory organization schemes for large shared data: a randomized solution for distributed memory machines (extended abstract)	1999	-1.8999849555881416	10.085761474891044	191083
191072	HPC	an efficient parallel algorithm for simpson cumulative integration on gpu	2015	-0.7209411392814947	10.715922142234627	191099
191091	Embedded	an optimized memory management algorithm for realtime simulation on linux operation system	2017	-0.9425409506826904	12.608885232257164	191118
191163	ML	pegasus: mining peta-scale graphs	2010	-1.128380598551832	9.121921442483492	191190
191345	HPC	optimal scheduling for uet/uet-uct generalized n-dimensional grid task graphs	1999	-4.674204795334655	8.327920295738947	191372
191353	Robotics	performance evaluation of a multibus ii based communication system for multiple robot controller	1994	-1.4836267556466305	8.8509988005997	191380
191367	Arch	design considerations for the vlsi processor of x-tree	1979	-0.914881537024484	12.255278420231855	191394
191399	EDA	max: a multi objective memory architecture exploration framework for embedded systems-on-chip	2007	-1.4233763665292385	13.869933937059717	191426
191405	Logic	rational and recognizable complex trace languages	1995	0.3450096625100841	7.8238229330722255	191432
191451	Logic	a design method for embedded self-testing t-ued and bued code checkers	2003	-6.091959691427324	10.55398309074569	191478
191502	DB	reliability studies of a high-power proton accelerator for accelerator-driven system applications for nuclear waste transmutation	2007	-4.406622649040776	12.360511622729723	191529
191546	EDA	the minimization and decomposition of interface state machines	1994	-4.734736220883733	10.357165991282788	191573
191571	AI	an improved satisfiable sat generator based on random subgraph isomorphism	2011	-3.8173169432089984	7.68345305090036	191598
191626	Robotics	optimizing scheduling for heterogeneous computing systems using combinatorial meta-heuristic solution	2017	-3.2686287715224887	8.898660420381336	191653
191633	Robotics	modelling resource contention in multi-robot task allocation problems with uncertain timing	2018	-4.711421243772817	7.834233239449531	191660
191780	HPC	an approach for error detection and error correction in distributed systems computing numerical functions	1981	-4.846810791271804	10.285552322561642	191807
191792	HPC	n-step fm-index for faster pattern matching	2013	-0.022587762877058264	12.34378529971778	191819
191806	Logic	adapting and automating xilinx's partial reconfiguration flow for multiple module implementations	2007	-2.7848421629775872	12.503141511219473	191833
191829	EDA	design and evaluation of cnfet-based quaternary circuits	2012	-6.8033796150845225	13.578897623015866	191856
191845	AI	interactive l systems with almost interactionless behaviour	1979	-7.176923716001128	8.125050634465232	191872
191855	EDA	atpg and diagnostics for boards implementing boundary scan	1991	-4.231744769489777	11.73295079618642	191882
191870	EDA	analysis and fpga implementation of image restoration under resource constraints	2003	-1.9192522166032604	11.365292960206174	191897
191956	EDA	hybrid quick error detection (h-qed): accelerator validation and debug using high-level synthesis principles	2015	-3.68493989894736	13.512116397903812	191983
191983	Arch	fast cycle-accurate behavioral simulation for pipelined processors using early pipeline evaluation	2003	-1.5200611607465726	12.570520902947711	192010
191992	Logic	permissive controller synthesis for probabilistic systems	2014	0.15623482460210247	8.6912926618793	192019
192100	Visualization	an optimal broadcasting schema for multidimensional mesh structures	2003	-3.5793737479496475	14.940597480547474	192127
192124	HPC	optimal multistage algorithm for adjoint computation	2016	-1.8915102176327967	9.879523945539642	192151
192151	HCI	keynote 3 (banquet talk) digital space	2009	0.1400788836337431	11.928426162073652	192178
192156	EDA	"""physically-aware <formula formulatype=""""inline""""><tex notation=""""tex"""">$n$</tex> </formula>-detect test"""	2012	-5.149797791516199	11.361321702990205	192183
192158	EDA	"""detection of """"undetectable"""" faults using iddq testing"""	1992	-5.4184164056764725	11.524894408811312	192185
192163	AI	search for all mcs in networks with unreliable nodes and arcs	2003	-4.637489933590191	8.481657713141407	192190
192167	EDA	why the design productivity gap never happened	2013	-3.6659896206745617	12.847643013370988	192194
192214	AI	the impact of entropy and solution density on selected sat heuristics	2018	-4.002803118181316	7.553216650090986	192241
192239	EDA	fault-tolerant tsv by using scan-chain test tsv	2014	-5.551159299418133	12.30374571861853	192266
192257	EDA	functional verifications for soc software/hardware co-design: from virtual platform to physical platform	2011	-2.346410390544559	12.069458226164818	192284
192305	DB	rigorous communication modelling at transaction level with systemc	2008	-5.870575058331809	11.99224618064519	192332
192322	EDA	an experimental comparison of force directed placement techniques	1974	-3.988034048447044	9.985946848680523	192349
192332	EDA	acceleration of fault attack emulation by consideration of fault propagation	2012	-4.405152837665146	13.440355147272985	192359
192335	Arch	turing automata and graph machines	2010	-1.6742731354602225	7.583868172177935	192362
192349	HPC	guidelines for scheduling some common computation-dags for internet-based computing	2005	-4.602928134505573	8.354633978787815	192376
192364	Arch	ulsnap: an ultra-low power event-driven microcontroller for sensor network nodes	2014	-2.9683644797769815	14.80981817184762	192391
192399	HPC	parallel programming with matrix distributed processing	2005	0.4332620580359578	10.481861441240824	192426
192413	AI	embarrassingly parallel search	2013	-2.5981356517493857	8.910477735073583	192440
192423	Theory	performance ratios for the karmarkar-karp differencing method	2003	-5.2036626336358225	7.728859752119534	192450
192444	Arch	compiler techniques for the superthreaded architectures1, 2	1999	0.5003728941970594	13.126670459431816	192471
192479	EDA	an automatic routing scheme for general cell lsi	1983	-7.167980326252222	11.38174990489956	192506
192531	EDA	testing a multichip package for a consumer communications application	1998	-3.7453836161939686	12.011078424726774	192558
192564	Logic	monadic second order logic on tree-like structures	1996	-0.3851889295984099	7.537281268427758	192591
192578	EDA	pre-route interconnect capacitance and power estimation in fpgas	2007	-6.06029796313159	13.065139750942555	192605
192581	EDA	a parallel test application method towards power reduction	2017	-6.078049232116849	11.946539209535	192608
192601	EDA	lara: an aspect-oriented programming language for embedded systems	2012	-1.4511982013675466	12.074864886445566	192628
192651	HPC	task migration of dsp application specified with a dfg and implemented with the bsp computing model on a cpu-gpu cluster	2013	-0.34443131461866444	13.869706714513017	192678
192653	HCI	a comparative study of active and passive filters in communication systems	2006	-1.5912143660612386	8.589360829072403	192680
192728	Arch	molecular electronics: from physics to computing	2006	-3.991973903047444	13.254296568904733	192755
192785	HPC	on the scalability of parallel genetic algorithms	1999	-3.050062268281968	8.863757539727029	192812
192795	EDA	panning sorter: a minimal-size architecture for hardware implementation of 2d data sorting coprocessors	2010	-2.4079555767323884	12.623543172472734	192822
192802	Robotics	design-time improvement using a functional approach to specify graphslam with deterministic performance on an fpga	2017	-0.9383729547779518	10.29247742538919	192829
192835	Arch	research challenges for on-chip interconnection networks	2007	-2.658106534025993	13.211364150960215	192862
192845	EDA	acorn: a local customization approach to dcvs physical design	1985	-4.526880440488363	11.886725660736294	192872
192917	EDA	towards structured asics using polarity-tunable si nanowire transistors	2013	-5.295736316372898	13.483977749953105	192944
192924	EDA	models of ip's for automotive virtual integration platforms	2002	-1.8582333726114144	12.1173916476158	192951
192928	EDA	the design of distributed control system based on can bus	2011	-2.4848564798892965	10.537105656690699	192955
192974	EDA	performance modeling of pipelined linear algebra architectures on fpgas	2014	-0.4130397583132041	12.371074116533856	193001
193033	Arch	exploiting temporal locality in drowsy cache policies	2005	-0.6496089661749204	15.040411919281649	193060
193039	HPC	low-power vectorial vliw architecture for maximum parallelism exploitation of dynamic programming algorithms	2014	-0.8342878445145944	13.737398418050887	193066
193065	HPC	a flexible architecture for dsp applications combining high performance arithmetic with small scale configurability	2008	-2.102823713817568	12.81609801007646	193092
193069	EDA	a high-performance overlay architecture for pipelined execution of data flow graphs	2013	-1.9270611212587017	13.364971602007325	193096
193096	EDA	a reconfigurable computing architecture using magnetic tunneling junction memories	2013	-2.2611144886786896	13.455392899948068	193123
193099	Logic	a novel atpg framework to detect weight related defects in threshold logic gates	2008	-5.433458565895052	11.710041096407044	193126
193115	Arch	the implications of electronic serial memories*	1977	-3.6293309532665754	12.738822207472772	193142
193152	Vision	constructing a metrology sampling framework for in-line inspection in semiconductor fabrication	2018	-4.651339510575248	11.891103275183172	193179
193259	EDA	test exploration and validation using transaction level models	2009	-3.0448275339586433	11.602684022484572	193286
193277	EDA	leakage power reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power gating technique	2008	-1.794118059739139	14.566742775714154	193304
193278	EDA	implementing fast fourier transforms using the am29500 family	1987	-1.792985585474757	11.38373509847314	193305
193289	HPC	poster: location-aware computation mapping for manycore processors	2017	0.13853097841063666	14.287735889343693	193316
193321	Arch	scaling of stack effect and its application for leakage reduction	2001	-5.912833820037132	13.593249750894786	193348
193345	EDA	optimal graph constraint reduction for symbolic layout compaction	1993	-7.192439675375303	10.539789301758594	193372
193356	AI	autarky pruning in propositional model elimination reduces failure redundancy	1999	-3.2518680793299386	7.564595356737058	193383
193360	HPC	implementation of the longstaff and schwartz american option pricing model on fpga	2012	-1.1089933113890218	10.982186871798255	193387
193369	EDA	asynchronous parallel algorithms for test set partitioned fault simulation	1997	-1.422814461374995	11.342885437597614	193396
193383	Robotics	miniaturization of electronics and its limits	2000	-3.7013221553212703	12.969606248131056	193410
193399	Arch	accurate characterization of the variability in power consumption in modern mobile processors	2012	-0.2922175594099157	14.084625028826606	193426
193452	EDA	towards low overhead control flow checking using regular structured control	2016	-3.7855392504466505	13.941760823916168	193479
193457	EDA	a configurable modular test processor and scan controller architecture	2007	-3.6838872897680752	12.145983638563244	193484
193540	Arch	an implementation of performance-driven block and i/o placement for chip-package codesign	2008	-4.242495917896567	13.695083127074517	193567
193599	EDA	semu: a parallel processing system for timing simulation of digital cmos vlsi circuits	1994	-1.963167807519273	12.058042505388196	193626
193610	EDA	transaction-level prototyping of a umts outer-modem for system-on-chip validation and architecture exploration	2004	-2.446421938960824	13.198172697638741	193637
193618	EDA	testable sequential circuit design: partitioning for pseudoexhaustive test	2003	-6.085048961318659	10.595705557175963	193645
193620	Arch	energy optimization of multilevel cache architectures for risc and cisc processors	1998	-1.2259726261599009	14.553499581952188	193647
193643	EDA	complex trade-offs - enablement of moore and more than moore	2013	-3.8041601492229997	13.24260149196085	193670
193656	EDA	integrated cpu cache power management in multiple clock domain processors	2008	-1.0186167035281242	14.818186803551107	193683
193667	EDA	keynote address thursday: efficient resilience in future systems: design and modeling challenges	2013	-2.9933799841091986	13.173540292699835	193694
193670	EDA	investigating the impact of nbti on different power saving cache strategies	2010	-6.00828200653225	14.121649749157205	193697
193743	Robotics	data-driven approximate abstraction for black-box piecewise affine systems	2018	0.4717957831417248	8.98351462388183	193770
193755	HPC	design and implementation of high performance matrix inversion based on reconfigurable processor	2016	-1.3524721840486058	11.641090581348918	193782
193758	HPC	parallel algorithms for hypercube allocation	1993	-2.3087231901565226	9.715709767013152	193785
193861	EDA	communication-aware mapping of kpn applications onto heterogeneous mpsocs	2012	-1.368467849882386	13.798841996841631	193888
193893	Arch	the tms34010: an embedded microprocessor	1988	-1.7418063787638949	11.699386601782644	193920
193897	EDA	author retrospective for design tradeoffs for tiled cmp on-chip networks	2014	-3.7809521991555313	13.47384528857506	193924
193991	SE	the use of software simulators in the testing and debugging of microprogram logic	1981	-2.8133859177070426	11.475321134612074	194018
194058	HPC	speed-up opportunities for ann in a time-share parallel environment	1999	0.24994683980475396	10.804543622126396	194085
194079	Arch	anatomy of a portable digital mediaprocessor	2004	-3.0180131025999337	12.943406323942261	194106
194086	HPC	high performance user space sockets on low power system on a chip platforms	2015	0.50055050620805	14.050041543047948	194113
194107	Embedded	adapting mcp and hlfet algorithms to multiple simultaneous scheduling	2017	-4.585319276441479	7.792282848071901	194134
194120	OS	a hardware scheduler for controlling variable latency functional units	1999	0.20964437140975176	13.772598083872028	194147
194193	HPC	risk-aware attacks and catastrophic cascading failures in u.s. power grid	2011	-2.334405823679057	7.879445216242565	194220
194239	HPC	mapping unstructured mesh codes onto local memory parallel architectures	1994	-1.46813070982366	9.843429090209858	194266
194256	EDA	an approach for detecting multiple faulty fpga logic blocks	2000	-5.094812679883464	11.518907882130295	194283
194276	Arch	parallelism versus performance - matching parallel hardware to software.	1993	-0.2824583326755041	9.898990400278409	194303
194282	DB	growth of underwater communication technology in the u.s. navy	2009	-1.4208802148874673	8.555992198674499	194309
194284	Arch	improving gpu performance via large warps and two-level warp scheduling	2011	0.4383301837499604	12.794938742670155	194311
194305	EDA	on reliability enhancement using adaptive core voltage scaling and variations on nanoscale fpgas	2014	-5.1550667882972245	13.283003211179762	194332
194308	EDA	synthesis of low power high performance dual-vt ptl circuits	2004	-6.811079077596697	13.422431198972587	194335
194363	Arch	improving the performance of adaptive cache in reconfigurable vliw processor	2017	0.039326449696049086	14.307633187210412	194390
194370	ECom	comparison of evolving uniform, non-uniform cellular automaton, and genetic programming for centroid detection with hardware agents	2007	-4.0334775099575095	9.529961999254244	194397
194477	EDA	statistical timing analysis of coupled interconnects using quadratic delay-change characteristics	2004	-6.5068909285841565	12.531958477656165	194504
194497	EDA	design and implementation of a high quality and high throughput trng in fpga	2009	-5.1203200142552205	14.976528635899758	194524
194500	EDA	a fault-independent transitive closure algorithm for redundancy identification	2003	-5.665078227814625	10.343968755674588	194527
194532	EDA	parallel implementations of jacobi's algorithm for the eigensolution of large matrices using array processors	1992	-1.094928882041844	10.29039890825048	194559
194626	EDA	challenges and emerging technologies for system integration beyond the end of the roadmap of nano-cmos	2009	-4.129712381526309	13.365303070297324	194653
194657	Arch	distributed mixed level logic and fault simulation on the pentium® pro microprocessor	1996	-2.4909499261288377	11.940121064830985	194684
194661	EDA	a uml-based approach for heterogeneous ip integration	2009	-2.218696957401172	11.9913926923206	194688
194664	Logic	emptiness and finiteness for tree automata with global reflexive disequality constraints	2012	-0.2675666189129256	7.485286288223448	194691
194698	Vision	failure signature analysis of power-opens in ddr3 sdrams	2018	-5.363608590180504	12.647703750417518	194725
194709	HPC	task assignment for minimizing application completion time using honeybee mating optimization	2013	-3.396968164893588	8.763519538241479	194736
194746	Logic	verification of supervisory control software using state proximity and merging	2008	0.3053947824058161	8.847578093432242	194773
194753	Robotics	parallel programming for real-time image processing using computing agents	1997	-0.5755459672534525	9.899650921632908	194780
194780	Arch	matlab for signal processing on multiprocessors and multicores	2010	-0.2630431203670359	11.330679071071426	194807
194813	Arch	proact: a processor for high performance on-demand approximate computing	2017	-0.7888770579998297	12.455940388056614	194840
194832	HPC	a taxonomy of user-annotated programs for distributed memory computers	1992	0.017701978011632973	9.91090363826092	194859
194868	HPC	unified memory optimizing architecture: memory subsystem control with a unified predictor	2012	0.3695037737209992	14.347419052202387	194895
194911	Arch	source-to-source compilation of loop programs for manycore processors	2013	-0.13644879099801488	12.837639184478988	194938
194914	EDA	low-leakage and compact registers with easy-sleep mode	2010	-6.8235572105976505	13.936029555449615	194941
194919	EDA	generation of test sequences with low power dissipation for sequential circuits	2004	-4.564847462794523	11.030652310063314	194946
194948	EDA	a cross-debugging method for hardware/software co-design environments	1993	-2.027505544208349	12.262051420803779	194975
194973	EDA	morpheus: heterogeneous reconfigurable computing	2007	-2.1939504756359898	12.581318464007593	195000
195001	EDA	delay fault models and test generation for random logic sequential circuits	1992	-5.613179930788694	10.672127319102627	195028
195096	EDA	a unified lower bound estimation technique for high-level synthesis	1997	-2.340936352054465	13.730601802264724	195123
195103	HPC	a system-level optimization framework for high-performance networking	2014	-0.22996268381347895	13.797967715545724	195130
195184	EDA	a multi-objective decision-theoretic exploration algorithm for platform-based design	2011	-3.9169481489053593	9.407639058911627	195211
195185	HPC	template-based semi-automatic profiling of multimedia applications	2006	-1.3334802011795683	12.187426667276124	195212
195235	HPC	instruction-level fault tolerance configurability	2007	-3.3684305575098663	13.9289348304451	195262
195265	Embedded	impact of the switching activity on the aging of delay-pufs	2017	-5.377323595875523	13.490362639723767	195292
195304	HPC	optimal sequencing and arrangement in distributed single-level tree networks with communication delays	1994	-4.5871136811874775	8.410731328526312	195331
195310	Arch	virtual flash chips: reinforcing the hardware abstraction layer to improve data recoverability of flash devices	2016	-3.4527861702599174	13.985426316156461	195337
195319	EDA	exploiting register-usage for saving register-file energy in embedded processors	2005	-1.2950092279821357	14.189396165590622	195346
195340	EDA	parametric variability analysis for multistage analog circuits using analytical sensitivity modeling	2008	-6.120540070503945	11.579690434159886	195367
195365	Embedded	iterative probabilistic performance prediction for multi-application multiprocessor systems	2010	-0.4325133368430207	13.414152160676766	195392
195411	Arch	energy efficient special instruction support in an embedded processor with compact isa	2012	-1.0542190256242985	14.033294604143732	195438
195454	EDA	a gate resizing technique for high reduction in power consumption	1997	-6.8986596838187175	12.489907842525596	195481
195522	Theory	exact tree-based fpga technology mapping for logic blocks with independent luts	1998	-7.2199735072373805	11.139929837164091	195549
195606	Arch	mdacache: caching for multi-dimensional-access memories	2018	-1.207866238422218	13.450260510276127	195633
195644	EDA	fast test integration: toward plug-and-play at-speed testing of multiple clock domains based on ieee standard 1500	2010	-4.326103705475143	12.046246009539175	195671
195652	EDA	multi-objective bdd optimization for rram based circuit design	2016	-6.759763131011252	11.72603310140929	195679
195672	EDA	performance evaluation of platform-specific implementations of numerically complex control designs for nano-positioning applications	2013	-2.569129491016748	10.809497542061608	195699
195702	Arch	sirius: an open end-to-end voice and vision personal assistant and its implications for future warehouse scale computers	2015	0.3693136142188863	12.644412529454925	195729
195713	Arch	performance of simultaneous multithreaded multimedia-enhanced processors for mpeg-2 video decompression	2000	-0.9604241341407018	13.802062600087874	195740
195746	EDA	an area and configuration-bit optimized clb architecture and timing-driven packing for fpgas	2006	-6.54429218614979	12.06652368191228	195773
195807	EDA	effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization	1998	-5.827191473222453	12.029289122443886	195834
195810	Embedded	a digital protective relay as a real-time microprocessor system	1997	-2.781229584949098	10.34563320602527	195837
195832	AI	design of a fault-tolerant conditional sum adder	2012	-4.219125964756884	12.761750741827026	195859
195866	EDA	high-level interconnect model for the quantum logic array architecture	2008	-3.396367303511603	11.378296415510528	195893
195875	EDA	integrated flow for reverse engineering of nanoscale technologies	2019	-5.2861626352844295	14.814523546787314	195902
195882	EDA	a high density programmable logic array chip	1979	-5.278351336909802	12.588571896310759	195909
195887	EDA	modulo-addressing utilization in automatic software synthesis for digital signal processors	1997	-0.8225243635814606	11.89859473077134	195914
195893	EDA	a trimaran based framework for exploring the design space of vliw asips with coarse grain functional units	2002	-1.7312283622462168	13.006421424335887	195920
195904	EDA	design of a real-time optimized emulation method	2010	-0.15729248337125498	14.481717521683574	195931
195956	SE	scaling size and parameter spaces in variability-aware software performance models (t)	2015	-0.1198787912541642	8.98245251112081	195983
196042	SE	an industrial approach to core-based system chip testing	2001	-3.4456503023046188	11.916333426728695	196069
196069	EDA	low power sensor node processor architecture	2010	-2.454573904122685	14.083236746068835	196096
196071	Arch	a bit of analysis on self-timed single-bit on-chip links	2013	-6.691396773614774	12.952124757752895	196098
196230	HPC	a parallel particle swarm optimization algorithm for option pricing	2010	-3.0494698884538045	8.843767173541881	196257
196259	HPC	nuclei: gpu-accelerated many-core network coding	2009	0.3922303213387884	12.394675726366865	196286
196330	Graphics	log(graph): a near-optimal high-performance graph representation	2018	-1.0772911909913054	9.37372607746772	196357
196358	Arch	a 16nm configurable pass-gate bit-cell register file for quantifying the vmin advantage of pfet versus nfet pass-gate bit cells	2015	-6.6272578687027845	14.020155451807113	196385
196426	EDA	a new array fabric for coarse-grained reconfigurable architecture	2008	-1.952230906421476	13.804060558337286	196453
196441	DB	a matching-based algorithm for page access sequencing in join processing	2002	-5.251139950451154	8.935225695393852	196468
196565	EDA	hazard-based detection conditions for improved transition path delay fault coverage	2010	-5.556054998011287	10.827214896360926	196592
196630	EDA	a new built-in tpg based on berlekamp-massey algorithm	2010	-5.830803884612653	10.951749058413656	196657
196646	HPC	evaluation and optimization of breadth-first search on numa cluster	2012	-0.8857477315087162	9.547636760225236	196673
196663	Theory	fast sorting algorithms using avx-512 on intel knights landing	2017	-0.4817907818422258	11.03813486707486	196690
196678	DB	pumps architecture for pattern analysis and image database management	1982	-0.8033689350022342	11.584343478592	196705
196717	EDA	an optimizer for hardware synthesis	1990	-2.3240423453352608	11.288320010399206	196744
196724	EDA	a fast and simple block-based approach for common path pessimism removal in static timing analysis	2015	-6.272582685554025	11.626643257525878	196751
196737	EDA	look-up table leakage reduction for fpgas	2005	-7.108609561690103	13.804668102309213	196764
196769	EDA	a transient-resilient system-on-a-chip architecture with support for on-chip and off-chip tmr	2008	-3.657099042689084	13.840955317560168	196796
196770	EDA	a processor-coprocessor architecture for high end video applications	1997	-2.2690262525639437	12.2367190428255	196797
196811	Arch	operating systems research for reconfigurable computing	2014	-1.4472760587891982	11.795874339800525	196838
196855	Arch	artificial neural network simulation on cuda	2012	0.12628325185508338	11.29370364811019	196882
196867	Theory	off-line admission control for advance reservations in star networks	2004	-5.4040433315765615	7.921641295460608	196894
196878	EDA	partial functional manipulation based wirelength minimization	2006	-6.831071075592222	10.792240121468527	196905
196919	Theory	a lts semantics of ambients via graph synchronization with mobility	2001	-7.186830445749477	7.673659139783119	196946
196958	Vision	applications and architectures [microprocessor chips]	2004	-3.621326215812065	12.643651091546145	196985
196963	EDA	advanced technology mapping for standard-cell generators	2004	-6.612068560230548	10.880449913485037	196990
196981	EDA	high-level library mapping for arithmetic components	1996	-2.403429308146181	12.010218890246485	197008
197031	Arch	power and performance optimization at the system level	2005	-0.17020965908994726	12.453251092071842	197058
197133	Security	cryptographically secure shield for security ips protection	2017	-5.288045276716117	15.043011733673312	197160
197135	Arch	fine-grained vs. coarse-grained shift-and-add arithmetic in fpgas (abstract only)	2010	-1.7250127772433954	12.914078691481805	197162
197166	EDA	a platform for refinement of os services for embedded systems	2006	-1.8923550123840285	11.875731479904134	197193
197177	Embedded	a refinement theory for timed-dataflow analysis with support for reordering	2016	0.33184644888705195	14.7258459994118	197204
197192	Robotics	component reconfiguration in presence of mismatch	2011	-2.489284186319464	9.80591485629282	197219
197219	EDA	mdd-based synthesis of multi-valued logic networks	2000	-6.635419726268752	10.478646988838848	197246
197244	EDA	a mapreduce scratchpad memory for multi-core cloud computing applications	2015	0.26783830880719056	12.868071179646785	197271
197293	EDA	diagnosis of cell internal defects with multi-cycle test patterns	2012	-5.3417866328380095	11.125996689295802	197320
197296	HPC	frequency-utilization based power-aware schedule policy for real-time multi-core system	2013	-0.2437557032562732	14.998427026884515	197323
197301	Arch	interfaces for mixed-level simulation with sequential elements	2001	-2.3179175275632846	11.707747103668295	197328
197378	EDA	operation net system: a formal design representation model for high-level synthesis of asynchronous systems based on transformations	2004	-2.4453473699381783	11.476786459279944	197405
197393	AI	search-based sat using zero-suppressed bdds	2002	-3.833152868187931	7.842873622490408	197420
197430	HPC	vector fpga acceleration of 1-d dwt computations using sparse matrix skeletons	2016	-1.13578226882214	10.84406378102231	197457
197447	NLP	equivalence of finite-valued bottom-up finite state tree transducers is decidable	1990	-7.00836029460617	8.335416462360168	197474
197465	Embedded	an interval analysis approach to invariance control synthesis for discrete-time switched systems	2016	0.4092892056011522	8.870285973706912	197492
197487	EDA	multi-objective cmos-targeted evolutionary hardware for combinational digital circuits	2005	-4.09007914840169	10.159580711495348	197514
197491	Arch	preventing design reverse engineering with reconfigurable spin transfer torque lut gates	2016	-4.8524032298918165	13.093394362493562	197518
197512	Arch	improved way prediction policy for low-energy instruction caches	2007	-0.1699085920478074	14.80295955804636	197539
197573	EDA	full-chip analysis of leakage power under process variations, including spatial correlations	2005	-6.428481848667111	12.926795469342375	197600
197599	EDA	an architecture for reconfigurable multi-core explorations	2011	-0.9164873756206906	12.933969789842935	197626
197647	EDA	prelayout interconnect yield prediction	2003	-6.786994861463881	12.225392962831194	197674
197746	EDA	optimizing redundancy design for chip-multiprocessors for flexible utility functions	2013	-4.719098182842875	12.819964568219936	197773
197748	EDA	hardware design space exploration with a new dimension -- ip protection robustness	2015	-1.821542111752136	14.177549081857936	197775
197774	EDA	evolutionary synthesis of analog circuits using only mos transistors	2004	-5.293487354727564	9.975403216740435	197801
197779	Embedded	performance simulation of a high capacity optical disk system	1988	-2.0581232064510337	10.536059431683148	197806
197785	EDA	embedded, general-purpose, and high-performance systems	1996	-0.24607936181279685	9.853097077915985	197812
197794	EDA	a frontier algorithm for optimization of multiple-valued logic functions	1998	-6.193166656517718	9.932528243550196	197821
197797	EDA	low power bus binding exploiting optimal substructure	2011	-6.86725235686947	11.789529502861047	197824
197822	EDA	the universal circuit simulator: a mixed-signal approach to $n$-port network and impedance synthesis	2007	-6.40372646160316	11.79595363635159	197849
197842	EDA	experience with the adam synthesis system	1989	-3.139629265708224	11.315748287725535	197869
197871	EDA	high level loop transformations for systematic signal processing embedded applications	2008	-1.055156501125232	10.70759938153951	197898
197880	HPC	minimizing communication in all-pairs shortest paths	2013	-1.1079910830653923	10.33845065175742	197907
197886	EDA	automatic scan insertion and test generation for asynchronous circuits	2002	-5.282494950676538	11.318469110204122	197913
197921	Arch	hiding communication delays in clustered microarchitectures	2008	0.12334859356486312	14.524342288098225	197948
197935	EDA	an integrated dft solution for power reduction in scan test applications by low power gating scan cell	2017	-6.55696979014056	13.010213708976636	197962
197990	EDA	speculative loop-pipelining in binary translation for hardware acceleration	2008	-0.42015719521568906	13.004879330559113	198017
198018	EDA	ultra low power and high speed fpga design with cnfet	2012	-6.209542588218935	13.85493038061172	198045
198081	EDA	analysis of error recovery schemes for networks on chips	2005	-2.463437299370947	14.584943475920534	198108
198087	Arch	discovering and reducing defects in mim capacitors	2018	-4.868914322671969	12.446683045503583	198114
198101	EDA	using sat-based techniques in power estimation	2007	-6.8405912838679805	11.86654387008216	198128
198166	Arch	performance assessment of contents management in multilevel on-chip caches	1996	-4.879533736700211	13.094160154777871	198193
198247	EDA	evolving fault tolerance on an unreliable technology platform	2002	-4.677634138595057	11.047567866279348	198274
198260	Theory	minimizing maximum (weighted) flow-time on related and unrelated machines	2013	-5.331300651221715	7.631405093981732	198287
198318	EDA	a high-performance circuit design algorithm using data dependent approximation	2016	-5.762936216548733	11.843483763576375	198345
198389	Arch	system-level design and virtual prototyping of a telecommunication application on a numa platform	2018	-1.5890516866007545	12.335561314316593	198416
198431	EDA	enhancing fixed point dsp processor performance by adding cplds as coprocessing elements	1997	-1.7954607372905305	12.571076500671225	198458
198460	Visualization	system fault diagnosis: masking, exposure, and diagnosability without repair	1975	-4.977884692303464	10.209549946811508	198487
198471	EDA	design space exploration and performance evaluation at electronic system level for noc-based mpsoc	2010	-2.5008873402456318	13.274029211771033	198498
198488	EDA	divide and conquer approach to functional verification of powerpc tm microprocessors	1997	-3.515503108564661	11.763843383381355	198515
198495	HPC	the ibm z13 processor cache subsystem	2015	-2.1078505680411683	13.351640338362337	198522
198496	Arch	a low-power variation-aware adaptive write scheme for access-transistor-free memristive memory	2015	-5.895397778716755	13.835389338858151	198523
198520	AI	a new d-dnnf-based bound computation algorithm for functional e-majsat	2003	-3.7061650040278535	7.463979522924283	198547
198542	HPC	energy-guided exploration of on-chip network design for exa-scale computing	2012	-1.295375629375301	14.088874698560222	198569
198553	HPC	performance evaluation of a prototype of rhinet-2: a network-based distributed parallel computing system	2003	0.4609930182418469	9.940690631815352	198580
198606	EDA	design and implementation of the power5 microprocessor	2004	-3.2417035493067985	13.709816308526847	198633
198627	EDA	wire sizing as a convex optimization problem: exploring the area-delay tradeoff	1996	-5.963071243395147	12.482352910300625	198654
198640	AI	a new control strategy for an artificial intelligence approach to vlsi layout compaction	1990	-4.496220642942157	10.162096183958477	198667
198678	EDA	dram and eram	2007	-2.739785626587434	13.458229900756205	198705
198692	EDA	the parallel decomposition and implementation of an integrated circuit global router	1988	-6.955190179540298	11.640206923110268	198719
198714	HPC	a prefetch-aware memory system for data access patterns in multimedia applications	2018	0.2803358031025514	14.447380444100745	198741
198749	Embedded	radiation-induced soft error rate analyses for 14 nm finfet sram devices	2015	-6.031734228894389	13.614202373430619	198776
198812	Arch	average-8t differential-sensing subthreshold sram with bit interleaving and 1k bits per bitline	2014	-7.00314998469899	14.28632478517026	198839
198824	EDA	a formal method for hardware ip design and integration under i/o and timing constraints	2006	-2.496588705840076	11.70093046752294	198851
198825	Theory	parallelism measures of task graphs for multiprocessors	1994	-1.0793660661770652	10.458467872923544	198852
199024	HPC	implications of vlsi fault models and distributed systems failure models - a hardware designer's view	2008	-4.029252262477209	12.37728873477052	199051
199030	HPC	parallelizing nested loops on the intel xeon phi on the example of the dense wz factorization	2016	-0.6456339045335344	10.818852087459533	199057
199070	EDA	circuit clustering for delay minimization under area and pin constraints	1995	-6.757406379814562	11.50296594828498	199097
199116	EDA	variability analysis tool for cmos analog/rf circuits: variant	2018	-6.35796751073963	12.141576891340936	199143
199130	EDA	test generation and scheduling for a hybrid bist considering test time and power constraint	2017	-5.44052908369843	12.059120941970072	199157
199135	EDA	an interleaving technique for reducing peak power in multiple-chain scan circuits during test application	2002	-5.981642362291789	11.779090215558668	199162
199136	EDA	optimized software synthesis for synchronous dataflow	1997	-1.0931626260269571	12.792491954599194	199163
199152	EDA	the power of heterogeneity in near-threshold computing	2015	-5.766359764642651	13.726443368679444	199179
199165	Arch	functional verification of a multiple-issue, pipelined, superscalar alpha processor - the alpha 21164 cpu chip	1995	-2.7668429979659783	11.887630506020164	199192
199189	EDA	reliability evaluation of logic circuits using probabilistic gate models	2011	-6.106535109037119	11.668437539803678	199216
199203	Arch	information theoretic capacity of long on-chip interconnects in the presence of crosstalk	2006	-5.969002946152277	13.439981546563086	199230
199222	EDA	analyzing different mode finfet based memory cell at different power supply for leakage reduction	2012	-7.089585204756862	13.78674720726708	199249
199373	Embedded	low-power dynamic scheduling in heterogeneous systems	2003	-1.2134622031967306	14.897813732055182	199400
199462	DB	regular expressions for data words	2012	-6.615162783751584	8.346645951832004	199489
199463	EDA	decomposition of synchronous sequential machines into synchronous and asynchronous submachines	1967	-6.73202155299953	9.703204128223161	199490
199513	HPC	dataflow acceleration of krylov subspace sparse banded problems	2014	-0.6939554437984324	11.145686412050734	199540
199514	EDA	gaspad: a general and efficient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm	2014	-6.038634880769045	9.987697641023914	199541
199523	AI	parallelization strategies for rollout algorithms	2005	-3.0326515222724133	8.797102742957852	199550
199553	Arch	increasing impartiality and robustness in high-performance n-way asynchronous arbiters	2015	-3.1747290244325286	14.257782890998255	199580
199634	Embedded	making sense of sensor data	2010	-1.4436213509774534	8.247162290468392	199661
199657	EDA	a 512-kb 1-ghz 28-nm partially write-assisted dual-port sram with self-adjustable negative bias bitline	2014	-6.7624184489426815	14.142987422344936	199684
199675	Graphics	efficient modeling and analysis of energy consumption for 3d graphics rendering	2016	-1.8928223781508509	12.665668836028855	199702
199734	AI	automatic construction of parallel portfolios via algorithm configuration	2017	-3.244820647024964	8.513691695799661	199761
199778	ECom	a cost accounting formula for multiprogramming computers	1971	0.4094770398307436	10.116115187331962	199805
199787	EDA	a novel state assignment method for extended burst-mode fsm design using genetic algorithm	2014	-5.713584400614816	10.739734144716575	199814
199834	Arch	evaluating fault tolerance on asymmetric multicore systems-on-chip using iso-metrics	2016	-1.7778318194329694	14.341637368986873	199861
199847	EDA	noise-aware interconnect power optimization in domino logic synthesis	2003	-6.723236696383347	13.355449619196074	199874
199854	EDA	highly efficient test response compaction using a hierarchical x-masking technique	2012	-4.906943302747334	11.928986320839037	199881
199864	Embedded	design space exploration of l1 data caches for fpga-based multiprocessor systems	2015	-0.7222981890924215	13.111497390555547	199891
199870	Logic	fragments of monadic second-order logics over word structures	2005	-6.843411184713677	8.103996133854697	199897
199885	SE	low-cost scan test for ieee-1500-based soc	2008	-4.549921153996667	12.168541329275598	199912
199888	EDA	pseudorandom built-in self-test methodology and implementation for the ibm risc system/6000 processor	1990	-3.5427193759344364	12.183559528517176	199915
199965	Arch	exploring the tradeoffs between programmability and efficiency in data-parallel accelerators	2011	0.11020453465113146	12.415519337141328	199992
199969	EDA	application-specific network-on-chip synthesis: cluster generation and network component insertion	2011	-2.4480483967815805	14.819958001286835	199996
199974	Arch	cnv sram: cmos technology compatible non-volatile sram based ultra-low leakage energy hybrid memory system	2016	-6.6272974727497145	14.161364740515337	200001
199981	Vision	irredundant subset cut enumeration for reliability evaluation of flow networks	2015	-5.7386693213440525	9.916560658800057	200008
199984	Logic	resource reachability games on pushdown graphs	2014	0.34724955563677096	8.286698737509429	200011
199999	EDA	high speed modular multiplier and digital filter for lsi development	1968	-4.271896920658567	12.042191304708412	200026
200033	DB	a statistical unsupervised method against false data injection attacks: a visualization-based approach	2017	-2.6169314087337234	8.149175608688436	200060
200071	EDA	addressing the timing closure problem by integrating logic optimization and placement	2001	-6.69560433518978	11.841772667567515	200098
200073	EDA	evolutionary design of gate-level polymorphic digital circuits	2005	-6.458856414386902	12.551158617465632	200100
200077	Arch	task scheduling on adaptive multi-core	2014	0.27446326953764283	14.579837314559205	200104
200081	EDA	pipelined scheduling algorithm for an input buffered switch	2003	-1.1607761275108794	10.155976225550974	200108
200093	EDA	metro-on-chip: an efficient physical design technique for congestion reduction	2007	-2.9712391339887865	14.945855860912685	200120
200162	HPC	reusing data reorganization for efficient simd parallelization of adaptive irregular applications	2016	0.046899186195369966	10.588490596587144	200189
200179	EDA	the multi-dataflow composer tool: a runtime reconfigurable hdl platform composer	2011	-2.1046605129715137	12.425889053641818	200206
200207	AI	a refined understanding of cost-optimal planning with polytree causal graphs	2018	-3.7839694134382063	7.756958606651031	200234
200342	EDA	qbf-based boolean function bi-decomposition	2012	-6.208076790375079	10.01865187102561	200369
200361	Embedded	optimizing test length for soft faults in dram devices	2007	-5.12023413352934	12.315891581673114	200388
200368	EDA	prospects for wafer-level testing of gigascale chips with electrical and optical i/o interconnects	2006	-4.1660920868810685	13.341418959058757	200395
200472	HPC	breaking the speed and scalability barriers for graph exploration on distributed-memory machines	2012	-0.9409261495412012	9.587496720891224	200499
200694	EDA	a placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement	2018	-7.078262193403376	11.816267684329903	200721
200760	Security	diversity and resistance in a model network with adaptive software	2012	-2.090724415843493	7.896293675866697	200787
200775	Arch	optimus: efficient realization of streaming applications on fpgas	2008	-1.1504131518495266	12.366542569224489	200802
200789	EDA	performance and energy consumption evaluation of embedded applications: a method based on platform's behavioral model	2009	-2.040546816506416	12.552790881906926	200816
200799	EDA	case study: gpu-based implementation of sequence pair based floorplanning using cuda	2010	-1.1796159449733572	12.268287959985447	200826
200911	EDA	discrete vt assignment and gate sizing using a self-snapping continuous formulation	2005	-7.081291329266835	11.720607505948449	200938
200927	HPC	embedded accelerators for scientific high-performance computing: an energy study of opencl gaussian elimination workloads	2017	0.198542914229311	12.305553582336627	200954
200950	EDA	test generation for mos circuits using d-algorithm	1983	-5.7269372253569175	10.873031417370658	200977
200959	HPC	fault tolerance techniques for the merrimac streaming supercomputer	2005	-3.5139448604854406	14.158138280734846	200986
200963	AI	parallel toolkit for measuring the quality of network community structure	2014	-1.2243949784552952	9.138774060649917	200990
201003	EDA	needed: third-generation atpg benchmarks	1998	-3.611792332399855	10.116810182792328	201030
201039	AI	circuittsat: a solver for large instances of the disjunctive temporal problem	2008	-3.346043364943518	7.542126746958504	201066
201060	EDA	technology tracking for vlsi layout design tools	1985	-3.8507298793548066	10.786841948478225	201087
201085	EDA	an incremental timing-driven flow using quadratic formulation for detailed placement	2015	-7.044674016608401	11.77359309737947	201112
201119	EDA	design and implementation of data encryption for networked control systems	2009	-2.5794090674556998	9.980357903361009	201146
201134	EDA	evaluating the reliability of defect-tolerant architectures for nanotechnology with probabilistic model checking	2004	-5.259492273176512	12.823460330226666	201161
201137	HPC	an asymmetric clustered processor based on value content	2005	0.33155459580662106	14.166079332134911	201164
201155	Theory	scheduling multiprocessor tasks for mean flow time criterion	2000	-4.705653707289875	8.234303143876451	201182
201197	EDA	probabilistic modeling of dependencies during switching activity analysis	1998	-6.256340564424063	11.13629061646185	201224
201265	EDA	a test design method for floating gate defects (fgd) in analog integrated circuits	2002	-5.589537016016295	11.711310557716578	201292
201297	EDA	hierarchical and multiple-clock domain high-level synthesis for low-power design on fpga	2010	-3.5467710705071926	13.029888796584533	201324
201368	AI	asp for anytime dynamic programming on tree decompositions	2016	-3.8327798498626207	7.49782544859046	201395
201385	EDA	hierarchical constraint conscious rt-level test generation	2003	-4.780757527927387	10.984454609457435	201412
201403	AI	cnn based lithography hotspot detection	2016	-6.158729915949782	11.690133067315692	201430
201440	EDA	scan chain grouping for mitigating ir-drop-induced test data corruption	2017	-5.667052640777972	11.764546677002347	201467
201457	Arch	towards an optimised vlsi design algorithm for the constant matrix multiplication problem	2006	-3.5182197133294304	9.412749717157855	201484
201465	HPC	the use of configurable computing in scientific simulations	2003	-1.1232291302030588	11.182767376597507	201492
201531	HPC	learning characteristics of adaptive fault tolerant filters in the presence of transient errors	2002	-5.060413463851423	11.53298453054284	201558
201547	EDA	a digital method for testing embedded switched capacitor filters	1996	-4.0965250640033295	11.844420701726065	201574
201560	EDA	an overview of rapid system prototyping today	2003	-3.3253310195734382	13.246446986883026	201587
201610	EDA	constructing optimal xor-functions to minimize cache conflict misses	2008	-2.7826129722509063	12.456787905529888	201637
201621	HPC	initial experiences with dreamy memory and the rampage memory hierarchy	2004	-0.7036459306485766	14.581363602117912	201648
201642	EDA	reduction design for generic universal switch blocks	2002	-6.827809909064012	10.799384243054368	201669
201651	Logic	verification algorithms for vlsi synthesis	1988	-6.125979150677406	9.832050908055017	201678
201687	Arch	adaptive pipeline voltage scaling in high performance microprocessor	2010	-0.4146947893191168	14.370601265816429	201714
201700	Arch	proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cache misses	2010	-0.8301281807317895	14.788461785040376	201727
201718	Logic	efficient parallel implementation of evolutionary markov chain monte carlo	2007	-3.078956182132865	8.708244525714752	201745
201739	Theory	nonlinear ternary feedback shift registers	1973	-4.032816104556032	9.580108262248073	201766
201742	NLP	the intersection of finite state automata and definite clause grammars	1995	-6.367394135703111	8.38490155599464	201769
201836	Metrics	robust path-vector routing despite inconsistent route preferences	2006	-1.2866933703528007	8.235976089203932	201863
201859	OS	bounds on scheduling with limited resources	1973	-1.5517452391421271	9.507556077093996	201886
201886	EDA	slack matching mode-based asynchronous circuits for average-case performance	2013	-6.976857116043957	11.668018154154833	201913
201930	EDA	floorplan-aware automated synthesis of bus-based communication architectures	2005	-3.2500889674299325	12.44003960582946	201957
202048	EDA	towards multi-application workload modeling in sesame for system-level design space exploration	2007	-1.5477494232143216	12.772242809530786	202075
202074	Embedded	implementation of the reconfiguration port scheduling on the erlangen slot machine	2009	-1.0664211750036547	13.428479838804511	202101
202075	Arch	a theory for software-hardware co-scheduling for asips and embedded processors	2000	-1.2958392345149008	13.499026322722736	202102
202091	Theory	speed scaling to manage energy and temperature	2007	-5.068631217809059	7.939588664391688	202118
202150	Theory	efficient testing of tree circuits	1993	-6.924001588411341	10.234344454305438	202177
202159	Arch	introspective 3d chips	2006	-3.5812093429470035	12.279819591067062	202186
202178	EDA	speccharts: a vhdl front-end for embedded systems	1995	-2.376761254800047	11.293202946035205	202205
202201	EDA	a dual cache for performance and energy aware reconfigurable hw	2006	-0.2769513932944035	14.977920658240507	202228
202345	Arch	hierarchical scheduling windows	2002	0.17963608610230622	14.458344979114942	202372
202424	Arch	an efficient on-chip configuration infrastructure for a flexible multi-asip turbo decoder architecture	2013	-2.024581382975436	13.360582455779976	202451
202461	NLP	furion: alleviating overheads for deep learning framework on single machine (work-in-progress)	2018	0.3690164587053108	13.647472669827302	202488
202493	EDA	optimization of power dissipation and skew sensitivity in clock buffer synthesis	1995	-6.8942526410186025	13.035199980806146	202520
202535	DB	successful data mining also includes using data on the right level of aggregation and transformation	2007	-5.03188703884455	12.515807321532161	202562
202540	Arch	a 31 ns random cycle vcat-based 4f $^{2}$ dram with manufacturability and enhanced cell efficiency	2010	-6.7610027712772505	14.076914212509005	202567
202669	Arch	a programmer's view of the 80960 architecture	1989	-0.6749297835287569	11.802881321752244	202696
202692	EDA	energy-performance design exploration of a low-power microprogrammed deep-learning accelerator	2018	-2.7109178425134366	13.304734584695499	202719
202722	Arch	a methodology for the rapid injection of transient hardware errors	1996	-3.82836317529258	12.838388250234711	202749
202727	Arch	inductor design of 20-v boost converter for low power 3d solid state drive with nand flash memories	2009	-6.770936719480625	14.140927153685027	202754
202750	HPC	parallelizing conjugate gradient for the cray x-mp	1986	-1.021190172067013	10.424644668257203	202777
202789	EDA	high-level synthesis of on-chip multiprocessor architectures based on answer set programming	2018	-1.9624350787628757	12.945872006306988	202816
202801	HPC	a decentralized and fault tolerant convergence detection algorithm for asynchronous iterative algorithms	2009	-2.3685632040674047	9.051588849286293	202828
202880	EDA	thermal resilient bounded-skew clock tree optimization methodology	2006	-5.9939315447568635	13.433121390577691	202907
202903	EDA	experimental prototyping of beyond-cmos nanowire computing fabrics	2013	-4.834804158216572	13.413113327084325	202930
202915	HPC	memory space conscious loop iteration duplication for reliable execution	2005	-3.533564851430212	14.118223582802555	202942
202992	EDA	a diagnostic test generation system and a coverage metric	2010	-5.392269845899084	10.677629481666566	203019
203028	EDA	cyberattack to cyber-physical model of wind farm scada	2018	-2.5554066694283226	8.066858870748483	203055
203043	HPC	the impact of the topology on cascading failures in electric power grids	2013	-2.3215102332469533	7.680948869170985	203070
203053	Arch	a runtime reconfigurable clustered vliw architecture for mediaprocessing	2003	-1.8690620933845328	10.771480074647307	203080
203058	HPC	on the move to meaningful internet systems: otm 2012 workshops	2012	-0.11219043150305856	11.26242566959238	203085
203076	EDA	an incremental aging analysis method based on delta circuit simulation technique	2017	-6.009262047333228	12.950289540532612	203103
203133	Arch	explore prediction for instruction level redundant execution in fault tolerant microprocessors	2016	0.4365639584009372	14.310933178830853	203160
203143	Arch	systematic security assessment at an early processor design stage	2011	-4.2777114726172965	15.017649609295148	203170
203186	EDA	on using tabu search for design automation of vlsi systems	2003	-6.60779761418918	10.747125213730932	203213
203248	Robotics	boundary scan in board manufacturing	1994	-4.210918643138793	11.792037679452536	203275
203313	EDA	automatic h.264 encoder synthesis for the cell processor from a target independent specification	2008	-1.168954608657832	12.450800221584752	203340
203356	EDA	regaining throughput using completion detection for error-resilient, near-threshold logic	2012	-5.512185644806597	13.841949306368164	203383
203370	HPC	dynamic search initialisation strategies for multi-objective optimisation in peer-to-peer networks	2009	-2.8510926911779757	8.623326790008269	203397
203463	Robotics	false information injection attack on dynamic state estimation in multi-sensor systems	2014	-3.1679765913040416	8.384585389084789	203490
203492	Embedded	implementation of harmony search on embedded platform	2016	-3.090345297404064	9.089747215382456	203519
203529	EDA	increasing efficiency by partial hardware reconfiguration: case study of a multi-controller system	2003	-1.7648214823463977	13.053249606793113	203556
203576	EDA	data-flow programming paradigm for high level synthesis improvement	2018	0.25509664410574673	10.700689891695292	203603
203599	EDA	latency-aware selection of check variables for soft-error tolerant datapath synthesis	2017	-3.968549546908733	12.648661250373886	203626
203611	Arch	the alpha language and its use for the design of systolic arrays	1991	-1.8748673655102808	9.963568667557936	203638
203633	EDA	a retargetable compiler of vliw asip for media signal processing	2006	-1.2314952842845233	11.91122945686395	203660
203671	Crypto	high efficiency feedback shift register: sigma-lfsr	2007	-3.927313919155986	9.65427709007326	203698
203680	EDA	variation resilient low-power circuit design methodology using on-chip phase locked loop	2007	-6.213887307204818	13.700084324296524	203707
203681	Theory	concurrent error detection and correction in real-time systolic sorting arrays	1990	-5.085268984895509	11.542595228416113	203708
203694	DB	a guide to formal analysis of join processing in massively parallel systems	2016	-0.9904464473593204	9.323191389880757	203721
203732	EDA	a machine learning based hard fault recuperation model for approximate hardware accelerators	2018	-4.6808740308670345	13.598756646008756	203759
203760	Embedded	utilization bounds for rm scheduling on uniform multiprocessors	2006	-4.562342461358684	8.390374308075979	203787
203780	PL	derivatives of regular expressions	1964	-7.0161150262273395	8.098157805199985	203807
203827	DB	erratum: evading the drift in floating-point addition	1975	-3.0725877606780267	9.449996155683689	203854
203848	NLP	comparison of massively parallel simd computers using air pollution models	1994	0.3443323113365773	10.609931118905703	203875
203850	HPC	scientific applications vs. spec-fp: a comparison of program behavior	2006	0.4949251363226443	12.04365740906185	203877
203935	EDA	electronic and photonic integrated circuits for fast data center optical circuit switches	2013	-3.7912777570892686	13.271387527752285	203962
203941	HPC	automatic generation of software pipelines for heterogeneous parallel systems	2012	0.08055448935525912	11.924935605024455	203968
203962	Theory	on the complexity of scheduling problems for parallel/pipelined machines	1989	-4.514821351603591	8.564397130317586	203989
203985	Arch	performance evaluation of snail: a multiprocessor based on the simple serial synchronized multistage interconnection network architecture	1999	-2.067300254488633	14.401246627268149	204012
203993	EDA	a nine-valued circuit model for test generation	1976	-5.090974159509319	10.445093727899607	204020
204044	Logic	on the regular emptiness problem of subzero automata	2016	-0.01646090224315644	7.612298394817304	204071
204078	HPC	a large-grain parallel sparse system solver	1989	-1.2824747595236103	10.009966492746145	204105
204100	EDA	toward the design of a parallel graph reduction machine: the mars project	1986	-0.17338914501251154	10.271658848546195	204127
204134	Arch	via wearout detection with on chip monitors	2009	-5.650825667092521	12.926618673931491	204161
204165	Arch	exploration of 3d stacked l2 cache design for high performance and efficient thermal control	2009	-1.4612167261204727	14.755841760109206	204192
204169	EDA	a new approach to fault-tolerance in linear analog systems based on checksum-coded state space representations	1992	-5.136614094566691	11.04986626188287	204196
204181	EDA	leveraging fdsoi through body bias domain partitioning and bias search	2016	-5.096605762992123	13.22283538018225	204208
204221	HCI	towards the design of complex evolving networks with high robustness and resilience	2013	-2.1457125322322392	7.718114897564593	204248
204228	SE	a new software (sequencer) for a dedicated dsp-based mri system	2004	-2.8547859963927165	9.913317306240874	204255
204255	Arch	goblincore-64: a risc-v based architecture for data intensive computing	2018	0.4796098519076696	12.792918369918757	204282
204280	Logic	termination of single-threaded one-rule semi-thue systems	2005	-6.367345777338557	8.141555733169099	204307
204308	EDA	advancing hardware security using polymorphic and stochastic spin-hall effect devices	2018	-5.2056533927538124	15.087007577853113	204335
204314	EDA	architecture-independent design for run-time reconfigurable custom computing machines	2001	-1.4815228511373284	12.478381832690554	204341
204340	EDA	coarse-grained dynamically reconfigurable architecture with flexible reliability	2009	-4.664467313434383	14.028130209065829	204367
204341	EDA	low-energy bist design for scan-based logic circuits	2003	-5.861805894594343	11.876013996590785	204368
204384	Logic	a logical characterisation of event clock automata	2003	0.41769305866984346	7.8216482189561685	204411
204413	Arch	an analytical approach to system-level variation analysis and optimization for multi-core processor	2014	-5.446306443136317	13.328840476543796	204440
204424	EDA	the past present and future of design-technology co-optimization	2013	-4.0887222125000235	13.141277807984329	204451
204476	EDA	interconnect width selection for deep submicron designs using the table lookup method	2004	-6.7598719709603445	12.451530929772948	204503
204483	Arch	fault-tolerance analysis of multistage interconnection networks with fixed control values	2003	-2.504293842107085	9.865810134034373	204510
204486	Arch	reconfigurable parallel data flow architecture	2010	-1.0845974374899037	12.32262021535066	204513
204570	PL	simple chain grammars and languages	1979	-6.681471232194491	8.192361214026072	204597
204603	NLP	a left part theorem for grammatical trees	1979	-6.662371960656445	8.068192790178216	204630
204624	EDA	sequence-pair approach for rectilinear module placement	1999	-7.183095672762923	11.57532515098824	204651
204630	Logic	finite-state strategies in regular infinite games	1994	-0.6336288973529841	8.204232436718613	204657
204697	EDA	approximate computing for energy-efficient error-resilient multimedia systems	2013	-2.4472421265304005	13.031948130416572	204724
204699	EDA	nonoverlapping cuspid-pulsed flip-flop	2007	-7.0598734539361905	13.606467725115099	204726
204774	Security	a 0.15-µm fd-soi substrate bias control sram with inter-die variability compensation scheme	2012	-6.525761799979839	13.96188916011021	204801
204794	EDA	cellular automata-based signature analysis for built-in self-test	1990	-6.4340827080519984	10.453445137908654	204821
204842	EDA	a parallel lcc simulation system	2002	-1.4614424655950573	11.610900991577413	204869
204854	EDA	algorithmic skeletons for the design of partially reconfigurable systems	2008	-1.7550348735897223	12.385069136218236	204881
204870	EDA	scalable fault coverage estimation of sequential circuits without fault injection	2018	-4.180950749416455	12.328030226148933	204897
204933	EDA	design consideration of 6.25 gbps signaling for high-performance server	2007	-3.769717285059595	13.846592974448125	204960
204941	Visualization	modular technology in the modelling of large virtual environments in driving simulators	2010	-0.8409268680085077	11.407358222636473	204968
204959	EDA	asynchronous timing model for high-level synthesis of dsp applications	1998	-2.9881203193644286	12.016202420401196	204986
204968	DB	parallel degree of well-structured workflow nets	2010	-4.354804885829874	8.5552974505508	204995
204992	Arch	computer architectures for autonomous driving	2017	-1.1810183997877612	13.129936493688442	205019
205013	EDA	tiempo asynchronous circuits system verilog modeling language	2012	-2.7727488670284988	11.13098695818022	205040
205046	DB	fair derivations in e0l systems	1985	-0.028484741158217263	7.912309277747563	205073
205155	EDA	signature-free watermark for protecting digital signal processing cores used in ce devices [hardware matters]	2019	-4.990295885037282	14.968609136882653	205182
205159	EDA	dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ics	2007	-5.574157101323338	12.520181241605293	205186
205261	EDA	a synchronous latency-insensitive risc for better than worst-case design	2015	-6.0089861491031655	13.21481197690925	205288
205263	DB	squeezing the most out of relational database systems	2000	-1.6146697441037867	9.80900061421445	205290
205306	Arch	x-stacking - a method for reducing control data for output compaction	2011	-5.669097588094001	11.207863055508387	205333
205383	HPC	pic: partitioned iterative convergence for clusters	2012	-0.6240408711009124	10.38238326018119	205410
205386	EDA	on cache coherency and memory consistency issues in noc based shared memory multiprocessor soc architectures	2006	0.06723016474765567	13.45836907948318	205413
205527	HPC	heterogeneous high throughput scientific computing with apm x-gene and intel xeon phi	2015	0.1744442325780202	12.478890016121335	205554
205579	EDA	common-case computation: a high-level technique for power and performance optimization	1999	-2.8258421007925736	12.151039120107722	205606
205588	Arch	efficient bandwidth regulation at memory controller for mixed criticality applications	2016	-1.9104766167272342	14.290657679683056	205615
205597	EDA	robust gate sizing by geometric programming	2005	-6.863849040811075	12.129947455059495	205624
205616	EDA	interconnect testing in cluster-based fpga architectures	2000	-3.1681844627868347	13.954160404418046	205643
205618	HPC	pipelining: the generalized concept and sequencing strategies	1974	-1.9171666212339653	10.944964978878778	205645
205682	Arch	hot peripheral thermal management to mitigate cache temperature variation	2012	-5.572048923755146	13.973283102595882	205709
205703	Arch	a 2-dimension force-directed scheduling algorithm for register-file-connectivity clustered vliw architecture	2007	0.07377108311503185	14.24083308006465	205730
205734	EDA	on finding a minimal set of diagnostic tests	1967	-4.869411000375694	10.226466090621832	205761
205748	EDA	spintronics: emerging ultra-low-power circuits and systems beyond mos technology	2015	-4.173866363579544	13.475618934196508	205775
205755	Robotics	iccq: a test method for analogue vlsi using local current sensors	1999	-5.046185784409954	11.697397998994052	205782
205792	EDA	on the synthesis of unidirectional combinational circuits detecting all single faults	2014	-6.446898307987883	10.559744906521546	205819
205850	EDA	dadda multiplier designs using memristors	2017	-6.093824291883825	12.800332945368151	205877
205891	EDA	a novel input capacitance modeling methodology for nano-scale vlsi standard cell library characterization	2013	-5.846916380277731	12.602004076884807	205918
205893	Logic	interval temporal logic model checking based on track bisimilarity and prefix sampling	2016	0.04070129598589213	7.948228861535778	205920
205948	EDA	silicon-proven, per-cell retention time distribution model for gain-cell based edrams	2016	-6.344284615914424	13.266015143526785	205975
206014	AI	hard and easy distributions of sat problems	1992	-3.81380124683152	7.508101659745757	206041
206065	EDA	partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems	2010	-0.21336770415687573	15.106581291299536	206092
206141	Mobile	veh-com: demodulating vibration energy harvesting for short range communication	2017	-4.311106586591545	9.140615987341883	206168
206154	Arch	mcm-gpu: multi-chip-module gpus for continued performance scalability	2017	-0.7615125957004405	12.606151593673403	206181
206181	HPC	optimizing parallel reduction on opencl fpga platform – a case study of frequent pattern compression	2018	-0.2090772549317124	11.981870574694776	206208
206183	HPC	fpga-accelerated deletion-tolerant coding for reliable distributed storage	2007	-3.9896058645899237	14.097680696187409	206210
206231	HPC	valorisation d'options américaines et value at risk de portefeuille sur cluster de gpus/cpus hétérogène. (american option pricing and computation of the portfolio value at risk on heterogeneous gpu-cpu cluster)	2015	-0.6789711514249054	10.81151434347507	206258
206236	EDA	the iflow design factory: evolving chip design from an art to a process, through adaptive resource management, and qualified data exchange	2003	-3.507956746666832	12.890035244306011	206263
206278	Arch	einsatz von vhdl für die schaltkreissimulation	1993	-3.1556909757515585	11.096127953242485	206305
206298	EDA	evaluation of space allocation circuits	2005	-3.1805217083409176	12.577872863389722	206325
206310	Theory	generation of constants and synchronization of finite automata	2002	-7.019418014995232	8.05526657148799	206337
206338	EDA	verisec: verifying equivalence of sequential circuits using sat	2005	-4.9653294415189135	9.939250467237901	206365
206341	Security	rocking drones with intentional sound noise on gyroscopic sensors	2015	-2.8999672180314304	8.33857382589678	206368
206372	ECom	scheduling broadcasts with deadlines	2004	-5.205975296075642	7.821727515730263	206399
206380	HPC	processing acceleration with resistive memory-based computation	2016	-1.1837706870196714	14.062906733651552	206407
206389	Arch	impact of finfet on near-threshold voltage scalability	2017	-3.4729301384063453	13.821568478884556	206416
206395	Robotics	software dynamics: a new measure of performance for real-time software	2003	0.2740719311676824	9.590545154896443	206422
206532	Logic	from monadic second-order definable string transformations to transducers	2013	-7.214765801112902	8.503748911411371	206559
206548	EDA	a high performance scan flip-flop design for serial and mixed mode scan test	2016	-5.404654474568268	12.015179111434302	206575
206572	SE	a degraded ilp approach for test suite reduction.	2008	-3.891140455072752	7.573186863541702	206599
206575	EDA	a scalable odc-based algorithm for rtl insertion of gated clocks	2004	-3.8505503475547775	12.12681910747428	206602
206581	EDA	video decoder reconfigurations and avs extensions in the new mpeg reconfigurable video coding framework	2008	-2.079518565060944	11.037996742637322	206608
206590	Arch	hardware-software co-design: not just a cliché	2015	-0.7281066640598726	11.797538112330802	206617
206642	HPC	integer lattice based methods for local address generation for block-cyclic distributions	2001	0.04404001908413639	10.610032332270242	206669
206705	EDA	robust and resilient control design for cyber-physical systems with an application to power systems	2011	-2.7045731404575024	8.032228015255512	206732
206744	Embedded	autonomic thread scaling library for qos management	2015	0.4837114005487572	12.836334715092391	206771
206749	NLP	low-power multiplexer decomposition by suppressing propagation of signal transitions	2001	-6.33096963830954	11.77886446529254	206776
206793	HPC	structured sparse matrix-vector multiplication on massively parallel simd architectures	1995	-1.6605926903913335	9.893439140266107	206820
206829	EDA	optimal algorithm for profile-based power gating: a compiler technique for reducing leakage on execution units in microprocessors	2010	-0.8081988349835701	14.77221692563128	206856
206899	AI	best-first fixed-depth game-tree search in practice	1995	-4.090028178505172	7.496985591285653	206926
206906	Arch	extending the performance and energy-efficiency of shared memory multicores with nanophotonic technology	2014	-2.3291534024303737	14.762710634510775	206933
207075	Logic	nonterminal complexity of tree controlled grammars	2011	-6.858159370107138	8.116393410674918	207102
207091	HPC	reduction calculator in an fpga based switching hub for high performance clusters	2015	-1.2629774696185738	11.851933428478477	207118
207162	EDA	synthesis of object oriented models on reconfigurable hardware.	2006	-2.1211441293500344	11.846112568810202	207189
207241	EDA	design-aware lithography	2012	-6.048510145540883	12.533718737076972	207268
207246	EDA	computer-aided design of pseudoexhaustive bist for semiregular circuits	1990	-5.138448324958825	10.63059680576812	207273
207378	EDA	maintaining digital clocks in step	1991	-6.226835979342795	9.572373626999731	207405
207445	EDA	salvaging chips with caches beyond repair	2012	-4.695134656038619	13.82869202669044	207472
207521	EDA	pad placement and ring routing for custom chip layout	1990	-7.12240912515994	11.64178232741715	207548
207547	EDA	a 230mv 8-bit sub-threshold microprocessor for wireless sensor network	2011	-6.529171330688347	13.911826786561663	207574
207556	EDA	distributed resource-aware scheduling for multi-core architectures with systemc	2010	-0.34185357650264353	13.175184355660024	207583
207587	Logic	time-optimal winning strategies for poset games	2009	-1.251656244597168	8.012960646187654	207614
207612	EDA	synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors	2007	-2.767851986726813	14.115885408501587	207639
207638	Arch	bridging the energy-efficiency gap in a future of massive data	2014	-2.918273754995832	13.688801460983873	207665
207641	HPC	determination of dependence of performance from specifications of separate components of the hybrid personal computing system based on gpu-processors	2013	-1.5927371307369071	12.212629884963048	207668
207643	Robotics	synthesis of multiplexer network using ratio parameters and mapping onto fpgas	1995	-6.605248226706452	10.778326440488183	207670
207672	Robotics	mining heuristics for scheduling distributed hard real-time tasks	2004	-3.9366504388034045	8.067257382993452	207699
207693	Arch	run-time detection of hardware trojans: the processor protection unit	2013	-4.72542672197463	14.816320344412613	207720
207732	Arch	prime cube graph approach for processor allocation in hypercube multiprocessors.	1991	-1.6778464180042123	9.921552691408207	207759
207763	EDA	a new chessboard placement and sizing method for capacitors in a charge-scaling dac by worst-case analysis of nonlinearity	2016	-6.816972848711193	12.854361574110715	207790
207797	EDA	scalable fpga refurbishment using netlist-driven evolutionary algorithms	2013	-5.313973899326187	10.433583479494486	207824
207801	Logic	automatic layout synthesis of pipelined multipliers for systolic arrays.	1992	-3.3498581583084106	10.710906654215533	207828
207827	EDA	automating technology relative logic synthesis and module selection	1983	-3.897810370345391	11.318622940752025	207854
207847	Crypto	fixed point arithmetic in she scheme	2016	-2.880557599291864	9.631363812031207	207874
207933	HPC	190 tflops astrophysical n-body simulation on a cluster of gpus	2010	-0.2424776332811644	11.423047300375945	207960
207947	EDA	load-aware redundant via insertion for electromigration avoidance	2016	-6.563764912894043	12.43151451244744	207974
207948	EDA	scalable segmentation-based malicious circuitry detection and diagnosis	2010	-5.458816691191344	11.859181644984606	207975
207967	ML	equivalence classes of circuit mutants for experimental design	1999	-5.348443455948162	10.140597678698938	207994
207969	Arch	concise loads and stores: the case for an asymmetric compute-memory architecture for approximation	2016	0.30035769266067736	13.942435519503707	207996
208007	EDA	a multi-level strategy for software power estimation	2000	-2.47568479500284	12.292568185596025	208034
208065	Arch	nbti: experimental investigation, physical modelling, circuit aging simulations and verification	2018	-5.90356576594103	13.072644637252123	208092
208102	EDA	variation-immune quasi delay-insensitive implementation on nano-crossbar arrays	2011	-6.093091726684742	13.266538559666277	208129
208106	HPC	using quadruple precision arithmetic to accelerate krylov subspace methods on gpus	2013	-1.0142323482986713	10.579333765345654	208133
208121	EDA	locating stuck faults in analog circuits	2002	-5.360194448150921	10.861212936401042	208148
208138	HPC	non-numerical parallel algorithms for asynchronous parallel computer systems	1987	-0.3725173865118222	10.075056684957612	208165
208158	EDA	soc test scheduling with power-time tradeoff and hot spot avoidance	2004	-6.368702798592395	12.306372635452675	208185
208242	HPC	evaluating the performance and cost of accelerating seismic processing with cuda, opencl, openacc, and openmp	2018	-0.14696326097052456	11.41741466027294	208269
208270	Robotics	stopping criteria in evolutionary algorithms for multi-objective performance optimization of integrated inductors	2010	-6.001515676342537	9.881289963734403	208297
208288	Metrics	on resilience of multicommodity dynamical flow networks	2014	-2.731074862815382	7.524827390626345	208315
208380	Arch	a memristor-based tcam (ternary content addressable memory) cell	2012	-6.5287682835902485	13.790581552485294	208407
208389	Arch	data sharing in multi-threaded applications and its impact on chip design	2012	0.07553431878250631	14.414790412644725	208416
208420	HPC	parallel simulated annealing using speculative computation	1990	-2.96496610597624	8.98480616742265	208447
208472	HPC	hardware-software collaboration for dark silicon heterogeneous many-core systems	2017	-0.3891883244721328	14.685215473273804	208499
208482	PL	compiler analysis of irregular memory accesses	2000	0.42033127550985455	11.279601373759249	208509
208486	EDA	negative bias temperature instability-aware instruction scheduling: a cross-layer approach	2013	-0.06770788224990136	10.973651134401042	208513
208516	AI	a new empirical study of weak backdoors	2008	-3.7777173729635685	7.5895982960464154	208543
208523	EDA	a fast on-chip profiler memory	2002	-1.8314395392028864	13.489030416231296	208550
208541	EDA	temperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits	2008	-6.46245126780792	13.840572524787849	208568
208547	HPC	extending a run-time resource management framework to support opencl and heterogeneous systems	2014	0.28991073348316576	12.96266987790777	208574
208555	EDA	emulation-based fault injection in circuits with embedded memories	2006	-4.019770355813918	12.737960959848461	208582
208609	AI	the generation of diagnostic tests for large, multi-ouput combinational networks	1977	-4.315728218823562	10.122635242170183	208636
208624	EDA	functional multiple-output decomposition: theory and an implicit algorithm	1995	-6.8406897964931055	10.15373380439242	208651
208728	EDA	comparison of low-voltage scaling in synchronous and asynchronous fd-soi circuits	2016	-6.125012717853911	13.901370024033413	208755
208744	Arch	dietary recommendations for lightweight block ciphers: power, energy and area analysis of recently developed architectures	2013	-5.775875004590456	15.040304485349402	208771
208775	HCI	the economics of scan-path design for testability	1994	-4.510183823196809	11.867889031409685	208802
208854	EDA	effective safety property checking using simulation-based sequential atpg	2002	-4.782703951879878	10.192877953266562	208881
208867	EDA	systematic figure of merit computation for the design of pipeline adc	2005	-3.8529719187435414	11.372850793499957	208894
208886	Arch	bipolar microprocessor design configurations	1975	-3.3695025602705186	11.56516545893805	208913
208914	Arch	analysis of intel's haswell microarchitecture using the ecm model and microbenchmarks	2016	0.354746468249309	13.09910073568503	208941
208924	OS	vm/370 asymmetric multiprocessing	1979	-0.42551540761118173	12.15118214598712	208951
208971	EDA	static timing analysis of dynamically sensitizable paths	1989	-5.617068075986536	10.5618248210308	208998
208983	EDA	high quality testing of embedded rams using circular self-test path	1992	-4.942619861469344	11.616823509258186	209010
209079	ML	efficient and versatile fpga acceleration of support counting for stream mining of sequences and frequent itemsets	2017	-0.15214020825455316	12.078250742829736	209106
209119	DB	pipelined operator tree scheduling in heterogeneous environments	2003	-5.002680819725316	8.047168512380853	209146
209147	EDA	a methodology to reduce the computational cost of behavioral test pattern generation	1992	-4.6399990361584065	10.812422491410224	209174
209169	HPC	energy-efficient operation of multicore processors by dvfs, task migration, and active cooling	2014	-0.6708165904949535	15.105920564304064	209196
209190	OS	variation of scm/nand flash hybrid ssd performance, reliability and cost by using different ssd configurations and error correction strengths	2016	-3.5091172736644456	10.026767290207037	209217
209214	EDA	in-situ monitoring for slack time violation without performance penalty	2018	-5.479700643023209	13.433230402839255	209241
209224	Embedded	work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems	2017	-1.8962264624341152	12.931998380490649	209251
209309	EDA	communication-oriented design space exploration for reconfigurable architectures	2007	-1.780137731852789	12.674181639270373	209336
209319	EDA	high quality test pattern generation and boolean satisfiability	2012	-4.855869278664397	10.395078728214433	209346
209328	Logic	pointer programs and undirected reachability	2008	-7.127425411981479	8.595155153504432	209355
209451	EDA	icoach: a circuit optimization aid for cmos high-performance circuits	1988	-6.694042130156264	12.079209294914904	209478
209556	Theory	multicast in incrementally extensible hypercube (ieh) graphs.	1996	-2.8640200976073777	9.61603253896755	209583
209571	Graphics	divide and conquer parallelisation methods for digital image processing algorithms	2000	-0.5770941412384765	9.683563097324564	209598
209585	EDA	a novel energy-efficient ternary successor and predecessor using cntfet	2016	-7.032831669195277	13.69065578111764	209612
209590	EDA	exploring power management in multi-core systems	2008	-1.1555354221113625	14.816292450159047	209617
209632	EDA	hierarchical fpga clustering based on multilevel partitioning approach to improve routability and reduce power dissipation	2005	-6.6192472100729445	12.205741521001258	209659
209636	HPC	a scalable multithreaded compiler front-end	1999	0.3901082711895443	10.383474072878874	209663
209652	Theory	minimizing maximum flow-time on related machines	2016	-5.4697437489964384	7.5522374173342355	209679
209660	Logic	measuring and synthesizing systems in probabilistic environments	2015	-0.3796570448871634	8.35667682557975	209687
209707	EDA	on timing analysis of combinational circuits	2003	-5.596953271932661	9.904566790608063	209734
209725	HPC	a statistics-based approach to fast performance evaluation	2010	-0.7221520449627901	10.108192221744424	209752
209744	Arch	a vector memory system based on wafer-scale integrated memory arrays	1993	-1.114429892970915	13.828058632762685	209771
209747	HPC	an adaptive, scalable, and portable technique for speeding up mpi-based applications	2012	-0.2844397704956637	12.361440458200038	209774
209763	EDA	equivalence checking between slm and rtl using machine learning techniques	2016	-4.080310151246087	10.719999847062324	209790
209775	EDA	evaluation of test measures for lna production testing using a multinormal statistical model	2007	-5.531302887321356	11.85538503385919	209802
209889	EDA	a thermal resilient integration of many-core microprocessors and main memory by 2.5d tsi i/os	2014	-4.035871813220176	14.110173528181233	209916
209905	PL	grammatical interface for even linear languages based on control sets	1988	-6.825914517632254	8.245298233023366	209932
209911	EDA	optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis	2006	-6.8490414989183135	10.203749108417236	209938
210002	Logic	topologies for the set of disjunctive oemga-words	2005	-7.0485948693846	7.975273470617307	210029
210008	Arch	fast cycle-accurate compile based simulator for reconfigurable processor	2017	-1.8403642893227812	12.646890221219563	210035
210012	EDA	a hierarchical register optimization algorithm for behavioral synthesis	1996	-2.9893513750667147	12.323933386474295	210039
210050	EDA	avoidance of negative delays	1992	-6.2632428095030575	11.99148043602854	210077
210054	DB	generation of the single precision blas library for the parallella platform, with epiphany co-processor acceleration, using the blis framework	2016	0.09290641039692396	12.454432330969393	210081
210118	Visualization	clause-column table approach for generating all the prime implicants of switching functions	1972	-7.013070092240054	9.722028202289897	210145
210158	EDA	system-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip	2001	-2.6421223435480927	12.85407106652272	210185
210163	Embedded	fault coverage of a timing and control flow checker for hard real-time systems	2012	-3.6436176671736895	13.66866977939221	210190
210218	EDA	current-flow and current-density-aware multi-objective optimization of analog ic placement	2016	-6.787261038544054	11.852736438165676	210245
210220	EDA	data reuse analysis technique for software-controlled memory hierarchies	2004	-0.0530714530365044	14.492581265052976	210247
210256	EDA	delay driven aig restructuring using slack budget management	2008	-6.728711693904352	11.88470517600252	210283
210270	Logic	checking order-insensitivity using ternary simulation in synchronous programs	2000	-6.793750688160548	9.742316707177237	210297
210325	EDA	control signal sharing using data-path delay information at control data flow graph descriptions	2003	-4.640537170198296	10.740273789891539	210352
210332	Logic	definability by programs in first-order structures	1983	-0.5199254793755604	7.47637470577188	210359
210339	HPC	efficient array slicing on the intel xeon phi coprocessor	2017	0.27825798244327826	11.394171749350035	210366
210348	EDA	sat sweeping with local observability don't-cares	2006	-5.959254478905763	10.09319608469189	210375
210405	EDA	low power 6t-sram with tree address decoder using a new equalizer precharge scheme	2012	-6.935724759547878	13.762851824562578	210432
210414	EDA	analysis of library functions for fpga compute accelerators	2017	-0.6626646244347422	11.882506989078207	210441
210434	EDA	bluespec system verilog: efficient, correct rtl from high level specifications	2004	-2.824858814738408	11.906472318224145	210461
210438	EDA	the physical design of on-chip interconnections	2003	-4.501674685583109	13.355886879547331	210465
210469	EDA	enabling los delay test with slow scan enable	2016	-5.211630568855629	11.533087023217895	210496
210495	EDA	a non-intrusive online fpga test scheme using a hardwired network on chip	2011	-3.9131721042582974	13.725977527570628	210522
210523	AI	tractable classes for csps of arbitrary arity: from theory to practice	2016	-3.1720013271044603	7.604104866577394	210550
210551	EDA	design and evaluation of an optical cpu-dram interconnect	2008	-3.1325210856213634	14.096804809474829	210578
210637	EDA	implementation of a risc microprocessor for programmable logic controllers	1995	-2.640959676066834	12.106495143205981	210664
210639	Arch	extended instruction exploration for multiple-issue architectures	2014	-0.16082108243147472	12.91929845869262	210666
210644	Logic	tractable constraints in finite semilattices	1999	-1.3712779907913155	7.511370722423256	210671
210647	Arch	bitsnap: dynamic significance compression for a low-energy sensor network asynchronous processor	2005	-2.8710050803397023	13.698115315442314	210674
210652	EDA	greyhound: a methodology for utilizing datapath regularity in standard design flows	1998	-5.27707604566091	10.509169892938358	210679
210656	Mobile	nanoscale materials and devices for future communication networks	2010	-3.7273541724371033	13.67313619452042	210683
210697	Security	high uniqueness arbiter-based puf circuit utilizing rg-dtm scheme for identification and authentication applications	2012	-5.873285324736582	14.884743709156885	210724
210732	Theory	microprocessor applications	1974	-2.823309337142594	12.550550123486662	210759
210755	EDA	optimizing the power-delay product of a linear pipeline by opportunistic time borrowing	2011	-6.824868312135003	12.411432647751074	210782
210786	Arch	approximate associative memristive memory for energy-efficient gpus	2015	-1.3548564269888692	14.356198532429294	210813
210814	Logic	multicomputer system dedal-2 for local landscape monitoring	2002	-0.3609033840852047	9.760534421935404	210841
210833	Robotics	deadlock recovery for flexible manufacturing systems modeled with petri nets	2017	0.32360825257597353	9.081789554702402	210860
210844	HPC	two-level reconfigurable architecture for high-performance signal processing	2004	-1.5422290107420629	12.818029128483605	210871
210849	Mobile	bram implementation of a single-event upset sensor for adaptive single-event effect mitigation in reconfigurable fpgas	2017	-4.243545010715031	13.411003468052963	210876
210920	DB	state feedback control of asynchronous machines with nondeterministic models	2009	0.2991624318191933	8.951447897481831	210947
210984	Visualization	a fast multi-core virtual platform and its application on software development	2013	-1.3099596726056055	12.9279688180871	211011
211009	SE	generation of new march tests with low test power and high fault coverage by test sequence reordering using genetic algorithm	2009	-5.565046622076659	10.741750854715278	211036
211025	EDA	a practical comparison of asynchronous design styles	2001	-5.011359701169892	11.847105390319259	211052
211054	EDA	boolean manipulation with free bdds: an application in combinational logic verification.	1994	-7.2135798185516276	9.514789684756984	211081
211101	EDA	automatic generation of synthetic sequential benchmark circuits	2002	-5.159899485910437	9.965807985019262	211128
211116	NLP	bounding the maximal parsing performance of non-terminally separated grammars	2010	-6.558608828381168	8.327519739225531	211143
211157	Arch	method for efficient flash bit cell current compression in deeply erased bits	2015	-5.142919805433917	13.638158899600391	211184
211187	HPC	scheduling constrained-deadline parallel tasks on two-type heterogeneous multiprocessors	2016	-4.694067094255868	8.290233808930706	211214
211215	AI	automatic high level syntesis of partitioned busses	1990	-3.2802547238563737	12.60153403684106	211242
211263	EDA	automatic data mapping of signal processing applications	1997	-0.9088992280117808	11.607645460549927	211290
211365	PL	low level scheduling using the hierarchical task graph	1992	-0.018725454939135744	12.462638784029211	211392
211374	EDA	guest editors' introduction: the evolution of rfic design and test	2008	-3.735974873902189	12.966637060878575	211401
211379	HPC	performance evolution and power benefits of cluster system utilizing quad-core and dual-core intel xeon processors	2007	0.15722576097086705	12.981372390045323	211406
211388	EDA	state encodings and obdd-sizes	1996	-7.1409684961670115	8.98505544243981	211415
211391	Theory	efficient computation of optimal assignments for distributed tasks	1987	-4.284644958969066	8.633539354710733	211418
211397	EDA	asymmetric frequency locked loop (afll) for adaptive clock generation in a 28nm sparc m6 processor	2014	-6.032974300246254	13.680093611551108	211424
211411	EDA	robust multi-level current-mode on-chip interconnect signaling in the presence of process variations	2005	-6.75887958998046	13.966914241898921	211438
211426	Embedded	an efficient ilp-based scheduling algorithm for control-dominated vhdl descriptions	1996	-2.160607992274212	11.294829295234068	211453
211452	Arch	modeling input-dependent error propagation in programs	2018	-3.69176247222096	13.965004938652472	211479
211475	EDA	scheduling for low power under resource and latency constraints	2000	-1.5280179316010474	14.081735573716555	211502
211483	EDA	indirect connection aware attraction for fpga clustering (abstract only)	2013	-6.834326318756635	12.354980166704786	211510
211507	EDA	acm transactions on design automation of electronic systems (todaes) special section call for papers: parallel cad: algorithm design and programming	2009	-0.007215272277144759	11.753756630801073	211534
211516	AI	on the size of computationally complete hybrid networks of evolutionary processors	2009	-7.087375710588996	7.731053839219546	211543
211519	EDA	global optimization of integrated transformers for high frequency microwave circuits using a gaussian process based surrogate model	2011	-6.26272832959534	10.014798625711936	211546
211528	EDA	a comprehensive soft error analysis methodology for socs/asics memory instances	2011	-5.084222992704307	13.14102345685292	211555
211587	Mobile	magpairing: pairing smartphones in close proximity using magnetometers	2016	-1.967418366681326	8.60432382697676	211614
211694	EDA	unifying vlsi array designs with geometric transformations	1983	-3.3955976732758235	9.770472296931176	211721
211730	EDA	impact of radial defect clustering on 3d stacked ic yield from wafer to wafer stacking	2012	-5.804892208895905	12.488660799881258	211757
211757	HPC	exploiting gpus for fast force-directed visualization of large-scale networks	2017	-0.03496584955279206	10.786646884340449	211784
211814	DB	precomputation in a complex object environment	1991	-5.423546197379698	9.064620964309388	211841
211840	Logic	simulation over one-counter nets is pspace-complete	2013	-0.07017817608898044	8.155647697337503	211867
211861	EDA	a novel leakage-estimation method for input-vector control	2008	-6.72268925359141	13.140711923922824	211888
211943	EDA	using a massively parallel architecture for integrated circuits testing	1995	-2.130500486906084	11.463246469954415	211970
211983	ECom	lagrangian-based online stochastic bin packing	2015	-5.246168636781038	7.470682683286211	212010
211988	EDA	handling inductance in early power grid verification	2006	-6.448176050881579	12.013864548597612	212015
211990	EDA	vlsi architecture for fast memetic vector quantizer design on reconfigurable hardware	2009	-3.9273816452453616	9.40884512702515	212017
211999	EDA	false-noise analysis using resolution method	2002	-6.242432206736139	11.637180349329887	212026
212094	Arch	application-specific configuration of multithreaded processor architecture for embedded applications	2004	-0.504212930999671	13.396988828765185	212121
212111	EDA	reducing test application time for built-in-self-test test pattern generators	2000	-5.583633781407462	10.768667171702962	212138
212115	EDA	variation aware placement for fpgas	2006	-6.196080741707226	13.055740752848447	212142
212120	Embedded	bus scheduling for tdl components	2004	-0.6687203041948332	13.067254552731665	212147
212148	EDA	generation of design equations in asynchronous sequential circuits	1969	-6.346846020220772	9.823957439517523	212175
212186	Logic	symbolic models for randomly switched stochastic systems	2014	0.4833763485896485	8.813208828864223	212213
212194	Arch	energy and performance improvements in microprocessor design using a loop cache	1999	-0.4799938542752272	14.635893278485508	212221
212229	Robotics	performance evaluation modeling for reconfigurable processor	2011	-0.8904474507557626	13.581530662099114	212256
212250	EDA	time management for low-power design of digital systems	2008	-5.675383707367579	13.166638298439755	212277
212267	HPC	special issue: high performance fortran	2002	0.06966999995609477	9.772025050882613	212294
212326	EDA	boolean memories	1966	-6.3170096065373285	10.061863221624304	212353
212372	AI	minimal landmarks for optimal delete-free planning	2012	-3.6104590110250934	7.462242285243112	212399
212444	EDA	latency analysis of network-on-chip based many-core processors	2014	-1.0942680270208105	14.895552287725685	212471
212464	EDA	parallel waveform-newton algorithms for circuit simulation	1992	-0.9034090383752174	11.225022484001526	212491
212473	Theory	an efficient recognizer for the boolean closure of context-free languages	1991	-6.619432881557798	8.273123245002074	212500
212533	HPC	a 2d algorithm with asymmetric workload for the upc conjugate gradient method	2014	0.3555821347903257	11.18712639214317	212560
212557	Vision	design of pattern reconfigurable printed yagi-uda antenna	2016	-2.9625110468151923	9.844324052762614	212584
212634	Logic	designing customized microprocessors for fixed-point computation	2015	-2.3403808563437147	13.123719450098154	212661
212656	ML	on the definition of speedup	1994	-1.9200928900968408	9.517540055233948	212683
212667	HPC	an efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures	2000	-1.007190080852793	10.24515701238001	212694
212704	EDA	test set generation almost for free using a run-time fpga reconfiguration technique	2015	-4.844275467692271	11.341246958736553	212731
212731	Arch	analysis of path profiling information generated with performance monitoring hardware	2005	0.488476363774624	13.65708689838594	212758
212745	PL	passes and paths of attributive grammars	1981	-6.550085395303307	8.521299737699941	212772
212759	EDA	statistical timing analysis using bounds	2003	-6.3872121743614585	11.63109322563149	212786
212773	Mobile	adaptive tracking of people and vehicles using mobile platforms	2016	-1.9138302543560128	8.398533629284714	212800
212778	EDA	a low cost scheme for reducing silent data corruption in large arithmetic circuits	2008	-5.339150429356937	13.782492278825659	212805
212783	EDA	use of computation-unit integrated memories in high-level synthesis	2006	-1.7342542791408873	13.514830350949767	212810
212796	EDA	2-dimensional 2-dot 1-electron quantum cellular automata-based dynamic memory design	2015	-5.725468562056043	12.38590512402247	212823
212829	EDA	performance and memory profiling for embedded system design	2007	-1.674010245438066	13.072115909025488	212856
212843	Theory	a game-semantic model of computation, revisited: an automata-theoretic perspective	2018	-7.195008755441132	8.632832190585676	212870
212889	EDA	hybrid-sbst methodology for efficient testing of processor cores	2008	-3.847912474782943	11.540156202416851	212916
212952	EDA	soc design challenges in a multi-threaded 65nm dual core xeon® mp processor	2006	-0.9527377841701418	12.678332315354982	212979
213009	Robotics	logic controllers design methods using advanced plds	1993	-3.158949377076024	11.656473266433446	213036
213031	Arch	the hazard-free superscalar pipeline fast fourier transform algorithm and architecture	2007	-1.4226899471868577	12.916740855478062	213058
213066	EDA	a new fuse architecture and a new post-share redundancy scheme for yield enhancement in 3-d-stacked memories	2014	-5.0715750762538345	12.573573027092989	213093
213098	DB	on optimizing random network coding implementation	2015	-0.1188137956458435	12.57772156033154	213125
213151	EDA	an estimation and exploration methodology from system-level specifications: application to fpgas	2003	-2.789465664857983	12.325643834170453	213178
213166	Vision	design and analysis of a novel low-power and energy-efficient 18t hybrid full adder	2018	-7.167262527171732	13.762193710966944	213193
213190	DB	steps forward to evolve bio-inspired embryonic cell-based electronic systems	2007	-4.215620085034618	9.720766454946453	213217
213223	EDA	signature-based calibration of analytical system-level performance models	2008	-1.7833189206287647	13.047429305520875	213250
213244	EDA	a partition and resynthesis approach to testable design of large circuits	1995	-5.578852162652536	10.413308504400264	213271
213286	EDA	on effective criterion of path selection for delay testing	2003	-5.626361411361514	10.893080291567971	213313
213316	EDA	empirical results on parity-based soft error detection with software-based retry	2017	-4.167904836426716	13.822251410523178	213343
213322	HPC	iridis-pi: a low-cost, compact demonstration cluster	2013	-0.4710553837389146	13.558017614233036	213349
213346	EDA	collision array based workload assignment for network-on-chip concurrency	2014	-0.012092811462836684	14.507053112173985	213373
213379	Arch	enhanced self-configurability and yield in multicore grids	2009	-3.399557111320806	14.014279163980481	213406
213384	Logic	parallelism in the computation of the fft and the wfta	1979	-1.3646240643492114	10.731371127907687	213411
213394	EDA	low-power hybrid complementary metaloxide- semiconductor-nano-electro-mechanical systems field programmable gate array: circuit level analysis and defect-aware mapping	2009	-6.44803076361377	13.82583543875981	213421
213413	Theory	algebra of algorithms, data structures and parallel computation	1983	-1.0044687977709217	9.657163795889687	213440
213444	EDA	pre-silicon prototyping of a unified hardware architecture for cryptographic manipulation detection codes	2004	-5.127783909289353	15.000082969385018	213471
213465	EDA	a pareto-algebraic framework for signal power optimization in global routing	2010	-6.806481975002487	12.566654155383105	213492
213470	Arch	a programmable array processor architecture for flexible approximate string matching algorithms	2005	-1.8025609013391184	11.600596112455733	213497
213486	OS	almarvi execution platform: heterogeneous video processing soc platform on fpga	2019	-0.6898303809544674	12.776019042461606	213513
213491	EDA	fault emulation: a new methodology for fault grading	1999	-4.131366514892636	11.871784487766726	213518
213493	EDA	generalized latency-insensitive systems for single-clock and multi-clock architectures	2004	-3.9269153376813817	13.558590581848495	213520
213519	HPC	avx acceleration of dd arithmetic between a sparse matrix and vector	2013	-0.838910973732418	10.979685258087855	213546
213617	Arch	voltage noise induced dram soft error reduction technique for 3d-cpus	2016	-1.740464411794209	15.008265926402714	213644
213642	EDA	efficient polygon enclosure algorithms for device extraction from vlsi layouts	2004	-6.324317863639061	10.47192852279241	213669
213644	EDA	fault tolerant communication in 3d integrated systems	2010	-5.176801278173799	13.160903271321564	213671
213674	HPC	dynamisches task-scheduling in heterogenen mehrprozessorsystemen	2014	-0.8463659057301927	14.043558622683301	213701
213756	Arch	on the characterization and optimization of on-chip cache reliability against soft errors	2009	-3.8671804880142115	14.201915533580346	213783
213837	AI	reconstructive derivational analogy: a machine learning approach to automating redesign	1996	-3.6398213204813934	11.35675269567267	213864
213846	Arch	towards automatic significance analysis for approximate computing	2016	-1.2863908503610673	12.919730346823574	213873
213859	Arch	a reconfigurable parallel fpga accelerator for the adapt-then-combine diffusion lms algorithm	2016	-1.4320631275072413	11.212328677788504	213886
213873	EDA	exploiting the use of dac in max-csp	1996	-3.8493352109208185	7.484397058205409	213900
213903	EDA	a system for synthesizing optimized fpga hardware from matlab(r)	2001	-1.9307467002608132	12.483416063471614	213930
213906	Vision	a new representation of sequential machines for determining all incompatible pairs	1974	-6.242878844790027	9.632026425948377	213933
213983	HPC	a fast and vectorizable alternative to binary search in o(1) with wide applicability to arrays of floating point numbers	2018	-1.3279147377538592	10.288656884872852	214010
214052	NLP	scan-path with directly duplicated and inverted duplicated registers	2002	-5.5275629321873785	10.866103347755857	214079
214055	EDA	bit-operation-based seed augmentation for lfsr reseeding with high defect coverage	2009	-5.525117618761814	11.223811902063836	214082
214096	PL	generating rectangles using two-dimensional grammars with time and space complexity analyses	1989	-6.733135303275554	7.481869927603613	214123
214178	HPC	on time optimal supernode shape	1999	-1.791504099374601	9.846978997813038	214205
214187	EDA	a methodology for design, modeling, and analysis of networks-on-chip	2005	-5.369952267619833	13.180113250140405	214214
214214	EDA	a word line pulse circuit technique for reliable magnetoelectric random access memory	2017	-6.743630640715567	14.167778372034824	214241
214333	DB	geometric monitoring of heterogeneous streams	2014	-4.545959677960464	8.480395449495052	214360
214353	Theory	a quasi-polynomial approximation for the restricted assignment problem	2017	-5.581122343735311	7.485237508487091	214380
214378	Robotics	3d adjacency: a communication-aware online scheduling algorithm for 2d partially reconfigurable devices	2013	-2.051207226464766	10.145544031363627	214405
214393	EDA	formal semantics for a symbolic ic design technique: examples and applications	1985	-3.4654524224289767	10.892882238716231	214420
214420	AI	gradient-based variable ordering of decision diagrams for systems with structural units	2017	-4.2381136510958335	8.150022655298125	214447
214457	AI	control strategies for h.264 video decoding under resources constraints	2010	-1.6750014194186718	14.651884650201922	214484
214466	EDA	connect: re-examining conventional wisdom for designing nocs in the context of fpgas	2012	-2.441871724967896	14.708610678105007	214493
214477	Arch	fault-tolerant network-on-chip based on fault-aware flits and deflection routing	2015	-2.969267361526596	14.949811732344935	214504
214524	Arch	performance of a new decomposition algorithm for rearrangeable fault-tolerant clos interconnection networks under sub-maximal and no-fault conditions	1997	-2.376222115128579	9.972727916726686	214551
214533	Logic	load balancing with internode precedence relations: a new method for static allocation of dags into parallel systems	1996	-1.8703250550952688	9.896633141104724	214560
214540	EDA	multi-user fpga co-simulation over tcp/ip	2004	-2.2311906242658788	12.294497960007048	214567
214551	PL	flow logic	2017	-0.3197896082180691	7.8964019389112154	214578
214558	Networks	serial port data communication using modbus protocol	2008	-2.477686060572237	11.233219738014393	214585
214590	EDA	getting to the bottom of deep submicron	1998	-4.853553988995611	13.265257946735785	214617
214604	EDA	deterministic clustering of incompatible test cubes for higher power-aware edt compression	2011	-5.845090975840808	11.245740260210557	214631
214607	EDA	state variable extraction to reduce problem complexity for atpg and design validation	2004	-5.580070988160594	10.41755068483342	214634
214618	HPC	communication-minimal tiling of uniform dependence loops	1997	-0.9738382672105264	9.944226742164304	214645
214622	SE	"""choosing a heuristic for the """"fault tree to binary decision diagram"""" conversion, using neural networks"""	2002	-5.221683022800119	9.656121231834769	214649
214651	EDA	a decomposition approach for testing large analog networks	1992	-5.451884031706546	10.84909875499166	214678
214674	Theory	hardware structure of a one-chip data driven processor: q-p.	1987	-3.008388439295404	10.04539608577693	214701
214683	Crypto	on lions and elligators: an efficient constant-time implementation of csidh	2018	-5.393049047807152	8.635019935481466	214710
214762	EDA	implementing a dsp-based petri-net simulation tool	1991	-1.8006338894477951	11.491401989129722	214789
214776	EDA	wavesched: a novel scheduling technique for control-flow intensive designs	1999	-0.4080675778231604	13.120746866219301	214803
214795	Vision	architectural improvements for data-driven vlsi processing arrays	1989	-2.3241741675506296	11.626520747215743	214822
214799	Theory	on program equivalence with reductions	2014	-0.3178358053895904	7.512318786468036	214826
214816	EDA	simevents based high level early design space exploration and modeling of a 3d network on chip	2015	-2.311721275081777	11.932999893296564	214843
214856	HPC	runtime support for multiple offload-based programming models on clustered manycore accelerators	2018	0.19527316793541527	13.171840008051875	214883
214902	EDA	software-based test and diagnosis of socs using embedded and wide-i/o dram	2015	-4.75321954791483	12.2701428570242	214929
214936	Arch	decoupled fused cache: fusing a decoupled llc with a dram cache	2019	0.4792312562427638	15.082223683426529	214963
214937	Arch	a dynamically reconfigurable accelerator for operations over boolean and ternary vectors	2003	-2.3395200240318363	11.622625311084	214964
214950	HPC	cg-cell: an npb benchmark implementation on cell broadband engine	2008	0.39583185202374577	12.00132224825548	214977
214973	EDA	timing error statistics for energy-efficient robust dsp systems	2011	-6.6298309859511875	12.899454113089776	215000
214998	Theory	defect and fault tolerant scan chains	1994	-4.875016643577113	12.445917806357555	215025
215072	Arch	internet nuggets	1994	-1.8085937408329025	11.587017701343065	215099
215082	Robotics	research on distributed adjustment and control system based on dsp	2011	-2.2744940665107722	9.652834164385423	215109
215151	EDA	a fast and accurate method of redesigning analog subcircuits for technology scaling	1998	-6.25938980573182	12.229216442910275	215178
215174	Logic	logic synthesis of multi-output functions for pal-based cplds	2002	-6.362745302026704	10.499553614173024	215201
215190	HPC	generating parallel programs from tensor product formulas: a case study of strassen's matrix multiplication algorithm	1992	-0.8173636221559032	9.965710391142752	215217
215258	NLP	the andorra-i engine: a parallel implementation of the basic andorra model	1991	-0.4518516889137688	9.707052928864679	215285
215259	EDA	a new statistical max operation for propagating skewness in statistical timing analysis	2006	-6.961180902183834	12.116778075246213	215286
215338	EDA	lbist pattern reduction by learning atpg test cube properties	2015	-5.491850419505131	11.270846023337262	215365
215421	HPC	dedicated hardware for ant colony optimization using distributed memory	2009	-3.102237616783629	8.844676136781029	215448
215473	EDA	a delay evaluation circuit for analog bist function	2013	-3.931048875132688	10.346338722147609	215500
215483	HPC	saving time and energy with oversubscription and semi-direct møller-plesset second order perturbation methods	2017	-0.3303913358954937	14.447001867965882	215510
215558	EDA	advanced architectures for 3d nand flash memories with vertical channel	2016	-4.687204138525993	12.584309490508796	215585
215616	Vision	board-level boundary-scan: regaining observability with an additional ic	1989	-4.148763938892492	12.421867472484989	215643
215669	Arch	multiple voltage and frequency scheduling for power minimization	2003	-7.01489170220691	12.739159804281973	215696
215676	EDA	design of delay-verifiable combinational logic by adding extra inputs	1997	-5.5169601658111445	10.304010562481931	215703
215689	HPC	fast optimal task graph scheduling by means of an optimized parallel a * -algorithm.	2004	-0.6042903829317652	12.660829761387768	215716
215699	Embedded	anycore-1: a comprehensively adaptive 4-way superscalar processor	2016	-0.3620885949825071	10.285249287303277	215726
215721	EDA	optimized standard cells for all-spin logic	2016	-5.70880188495737	12.574434437190304	215748
215728	PL	model checking and higher-order recursion	1999	0.21023041047986116	7.4609563895471736	215755
215729	EDA	are virtual channels the bottleneck of priority-aware wormhole-switched noc-based many-cores?	2013	-0.89947409349176	15.008474104057493	215756
215919	EDA	test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints	2009	-6.242125489749791	12.342761314703536	215946
215978	EDA	a global driver sizing tool for functional crosstalk noise avoidance	2001	-5.870979546869032	12.1545263653602	216005
216065	EDA	interconnect and delay testing with a 4800-pin board tester	1992	-4.332362014862017	10.807052701946123	216092
216074	DB	on the construction of sequential machines from regular expressions	1963	-7.0379276856597235	9.076778771123928	216101
216094	EDA	feram circuit technology for system on a chip	1999	-3.937989398451062	13.799037703216387	216121
216095	EDA	evaluating transient error effects in digital nanometer circuits	2007	-5.6562376243411485	12.421669594041974	216122
216190	Arch	address generation optimization for embedded high-performance processors: a survey	2008	-1.1338822613333548	12.456610928071425	216217
216229	Robotics	a distributed computing demonstration system using fsoi inter-processor communication	2000	-3.90252675308276	13.30670992545067	216256
216259	EDA	a 45.6μ2 13.4μw 7.1v/v resolution sub-threshold based digital process-sensing circuit in 45nm cmos	2011	-6.266268720026408	13.697802815634295	216286
216323	HPC	solving wireless sensor deployment problem with parallel artificial bee colony algorithm	2018	-3.176512848847441	8.782595539854817	216350
216394	EDA	performance optimization of vlsi interconnect layout	1996	-7.026102952866883	11.795302839967757	216421
216433	Metrics	a large-scale markov game approach to dynamic protection of interdependent infrastructure networks	2017	-2.4670375924433188	7.8004888589896435	216460
216481	Visualization	a ramp converter approach to rank modulation	2015	-6.852210108191191	14.004684440275955	216508
216530	Theory	practical massively parallel sorting - basic algorithmic ideas	2014	-1.2212412316280523	10.443442991058463	216557
216638	Embedded	an approach for automatic data allocation in c to hdl compilers	2001	0.4941563169131393	13.138144564569947	216665
216665	EDA	titac-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model	1997	-3.0534852770485603	10.904007678693725	216692
216706	EDA	high-level asynchronous concepts at the interface between analog and digital worlds	2018	-3.2130621222059133	11.35638136067216	216733
216720	Theory	empirical investigation of the markov reference model	1999	-4.963245380805152	8.718800483004006	216747
216761	EDA	automated data cache placement for embedded vliw asips	2005	-0.6606982279249223	13.292723372676704	216788
216780	Robotics	bi-directional optical-ethercat communication for motion network control of humanoid robot	2014	-2.3676159661721834	10.087177507299923	216807
216788	EDA	multi-bit pulsed-latch based low power synchronous circuit design	2018	-6.559566282413551	13.386296621391956	216815
216793	EDA	a layout-aware x-filling approach for dynamic power supply noise reduction in at-speed scan testing	2013	-6.028327251561736	12.342602800718016	216820
216813	EDA	electromigration reliability issues in high-performance circuit design (tutorial abstract)	2002	-4.025684367972605	11.066720698134057	216840
216821	Arch	shakti-t: a risc-v processor with light weight security extensions	2017	-5.245606446269998	14.895873045566148	216848
216833	EDA	redesign using state splitting	1990	-3.2668302751617424	11.89372223126509	216860
216844	Logic	testability properties of local circuit transformations with respect to the robust path-delay-fault model	1994	-5.432639114069677	10.610997857447384	216871
216875	ML	balanced graph partition refinement using the graph p-laplacian	2018	-1.83410141841412	9.34562091977517	216902
216877	Arch	virtualizing network-on-chip resources in chip-multiprocessors	2011	-0.5354199786976425	14.1813176847906	216904
216978	EDA	not all xs are bad for scan compression	2008	-5.684390588968459	11.269295482518613	217005
217035	DB	an experimental comparison of pregel-like graph processing systems	2014	-1.0048109637333142	9.304356725130566	217062
217101	Embedded	a metric for weight assignment to optimize the performance of mobile threshold logic gate	2011	-6.622429346228598	11.594979952258461	217128
217135	HPC	new code generation algorithm for queuecore an embedded processor with high ilp	2007	-0.17127276569481564	13.574024911451604	217162
217176	Vision	design of a soft-error robust microprocessor	2009	-4.675462925194277	13.352361146044558	217203
217177	Theory	an experimental comparison of cache-oblivious and cache-conscious programs	2007	-0.7813017656976804	10.489411414246511	217204
217178	Visualization	load balanced resampling for real-time particle filtering on graphics processing units	2013	0.3418005197418466	13.026284242861715	217205
217211	Embedded	a single chip dependable and adaptable payload data processing unit	2015	-3.2505648497102766	12.990762404730306	217238
217221	HPC	design space exploration supporting run-time resource management	2011	-1.2095524497785082	14.029937332929453	217248
217272	DB	bisimulations on data graphs	2016	-0.19831162403451472	7.7249013579498556	217299
217371	Arch	low-latency fpga based financial data feed handler	2011	-1.719283933821486	13.291438700668595	217398
217418	Embedded	a design framework for real-time embedded systems with code size and energy constraints	2008	-1.479292261537286	14.475617935750522	217445
217479	EDA	low-overhead design technique for calibration of maximum frequency at multiple operating points	2007	-6.172622093116081	13.69478111177721	217506
217484	Logic	computation of supervisors for fault-recovery and repair for discrete event systems	2014	0.3608156234174502	9.053974409175428	217511
217492	Arch	evaluation of misspeculation impact on chip-multiprocessors power overhead	2018	0.46424044937814	14.906892204140835	217519
217495	EDA	a fast, analytical estimator for the seu-induced pulse width in combinational designs	2008	-6.076136945029808	13.022338596987549	217522
217518	EDA	low power heuristic block-level voltage/frequency scheduling	2004	-1.0025960718862112	14.189941054122956	217545
217519	EDA	analysis of fault detection probability of cmos combinational circuits and its application to signature testing	1990	-5.748333757696145	10.851313797388947	217546
217528	EDA	bringing communication networks on a chip: test and verification implications	2003	-3.387450542541832	12.606390463033767	217555
217533	EDA	an efficient approach to crosstalk noise analysis at multiple operating modes	2004	-6.0516311533901535	11.974672491884048	217560
217545	Mobile	system architecture directions for post-soc/32-bit networked sensors	2018	-1.2439024430434569	14.136030396036658	217572
217560	DB	mining diversified association rules in big datasets: a cluster/gpu/genetic approach	2018	-2.984743897285401	8.79199984090402	217587
217614	SE	the 2nd order analysis of iddq test data	2000	-5.457874714955138	11.866709751913191	217641
217680	Arch	energy-efficient virtualized clusters	2017	-0.18299177485138754	14.594800145228133	217707
217736	HPC	scheduling and resource demand analysis methods in multiprocessor systems	1977	0.31614458293492725	10.368308329832058	217763
217755	EDA	clrframe: an analysis framework for designing cross-layer reliability in embedded systems	2018	-3.2871549375215285	14.102198377368305	217782
217764	Mobile	m-teeve: real-time 3d video interaction and broadcasting framework for mobile devices	2009	-2.4578103087210867	8.527262480162985	217791
217816	ML	distributed monte carlo tree search: a novel technique and its application to computer go	2015	-1.9668293949444569	9.113445002515922	217843
217828	Arch	an implementation of longest prefix matching for ip router on plastic cell architecture	2000	-2.012106930573411	11.892359751899647	217855
217871	Logic	lattice-theoretic progress measures and coalgebraic model checking	2016	0.041513080800157615	7.515623005281316	217898
217936	Arch	2far: a 2bcgskew predictor fused by an alloyed redundant history skewed perceptron branch predictor	2005	0.4553251585924694	14.075536014461616	217963
217937	EDA	variability mapping at runtime using the panda multi-reconfigurable architecture	2017	-3.907381689987616	11.812919143557039	217964
217969	EDA	analysis of aging effects - from transistor to system level	2016	-5.952193531269156	13.289653154339664	217996
218042	EDA	power-performance trade-offs in nanometer-scale multi-level caches considering total leakage	2005	-5.687087286819905	13.983737990172033	218069
218103	EDA	test structures on mcm active substrate: is it worthwhile?	1996	-4.1705557412421985	12.447115288049385	218130
218144	Embedded	a quantitative analysis of the utilization of associative memories in data management	1974	-0.1395452941611915	9.631339234377844	218171
218162	EDA	application-specific network-on-chip synthesis with topology-aware floorplanning	2012	-2.3537874575591053	14.634995478491009	218189
218224	Arch	the idea dsp block-based soft processor for fpgas	2014	-1.5277836132254008	12.435318178912064	218251
218261	EDA	pitfalls of hierarchical fault simulation	2004	-4.811675690720868	10.638372524248314	218288
218329	Arch	grater: an approximation workflow for exploiting data-level parallelism in fpga acceleration	2016	0.00913527328615175	12.649930557719747	218356
218340	EDA	fpga based cellular neural network optimization: from design space to system	2017	-1.72071774790901	13.016907579474768	218367
218341	EDA	power and timing modeling for asic designs	1998	-3.6951747133276474	12.472220367064764	218368
218349	Arch	multidimensional digital signal processing	1985	0.17639713989013506	11.768241847091437	218376
218369	EDA	si-smart: functional test generation for rtl circuits using loop abstraction and learning recurrence relationships	2015	-5.1944290036747605	10.016870643881454	218396
218370	Logic	forward analysis and model checking for trace bounded wsts	2011	0.2353944092815597	8.193295988527023	218397
218443	Arch	functional validation of a new network switch architecture using rapid prototyping techniques	2013	-0.9280843634361496	12.142383722820414	218470
218475	Arch	a soft coarse-grained reconfigurable array based high-level synthesis methodology: promoting design productivity and exploring extreme fpga frequency	2013	-0.5998985293668886	12.931715000783331	218502
218499	Arch	explaining cache ser anomaly using due avf measurement	2010	-3.7640903322538133	14.257299108405311	218526
218561	HPC	toward high-performance computational chemistry: i. scalable fock matrix construction algorithms	1996	-0.9206145563608454	10.216761999847717	218588
218605	Arch	hardware-compiler co-design for adjustable data power savings	2009	-1.5772274726522937	13.725624570265335	218632
218609	Arch	reliable puf design using failure patterns from time-controlled power gating	2016	-6.064241159713293	13.514790533733244	218636
218648	EDA	networks on chips [editorial]	2009	-2.798607400529436	14.386679680052776	218675
218688	Logic	a parsing automata approach to lr theory	1981	-6.768056874068796	8.356220879164445	218715
218735	HPC	application-specific memory interleaving enables high performance in fpga-based grid computations	2006	-2.17516707535707	12.978158369205598	218762
218743	NLP	a comparison of two n-best extraction methods for weighted tree automata	2018	-6.831880819556282	9.063861665825977	218770
218747	SE	compact testing with intermediate signature analysis	1991	-5.520273293883012	11.04750672622635	218774
218776	EDA	a testability measure for hierarchical design environments	1995	-5.268763096868815	11.163734751371043	218803
218796	Arch	a dsp nanosystem with defect tolerance	2008	-5.2603130320117035	13.166122934076023	218823
218842	HCI	boardlab: pcb as an interface to eda software	2013	-3.984317460924288	11.816559556243082	218869
218855	ML	number theory-based induction of deterministic context-free l-system grammar	2010	-6.498214736856033	7.978124594775316	218882
218891	EDA	an algorithm to minimize leakage through simultaneous input vector control and circuit modification	2007	-6.794814521276723	13.014140408169515	218918
218910	Theory	improved algorithms for resource allocation under varying capacity	2018	-5.232182134654302	7.495198902738001	218937
218928	Security	fpga-based remote power side-channel attacks	2018	-5.081733351837015	15.03211063858534	218955
219008	Logic	approximate reasoning for real-time probabilistic processes	2004	0.32159048069342794	7.595206313337189	219035
219078	Logic	matching multiplications in bit-vector formulas	2017	-3.7556736192266027	8.479562267379752	219105
219167	Logic	on tree automata that certify termination of left-linear term rewriting systems	2007	-0.9740453385143191	7.6782199529938575	219194
219309	EDA	correlation-preserved non-gaussian statistical timing analysis with quadratic timing model	2005	-6.720178336619974	12.014906292014587	219336
219326	HCI	mobile radio telemetry system for public transport	1976	-3.048749419494726	11.936924742221466	219353
219336	Arch	wibheda: framework for data dependency-aware multi-constrained hardware-software partitioning in fpga-based socs for iot devices	2018	-1.82265608972433	14.094775789485247	219363
219355	EDA	system lsi distributed collaborative design environment for both designers and cad developers/engineers	2006	-3.016343891883112	11.269035365755364	219382
219414	EDA	loop overhead reduction techniques for coarse grained reconfigurable architectures	2017	-1.4574158251488536	13.550831082736705	219441
219472	EDA	minimizing soft errors in tcam devices: a probabilistic approach to determining scrubbing intervals	2010	-5.978696357924945	13.223796265143795	219499
219510	EDA	integration of thermal management and floorplanning based on three-dimensional layout representations	2013	-5.870632623834228	13.154553717435956	219537
219614	Arch	the whys and hows of thermal management	2011	-4.540313179918702	13.561441570554269	219641
219642	EDA	efficient periodic clock calculus in latency-insensitive design	2011	-5.991530505245156	12.722534725976205	219669
219650	HPC	approximate computing: unlocking efficiency with hardware-software co-design	2016	0.2453457070095891	11.648082232075774	219677
219678	EDA	investigations on immunity of interfaces between intelligent media processor and ddr3 sdram memory	2018	-4.475219177253332	12.62070551432321	219705
219709	Theory	a scalable parallel algorithm for forest ecosystem modeling problem	2005	-0.4556358507924733	9.511347191689707	219736
219746	Arch	modeling and optimization of memristor and stt-ram-based memory for low-power applications	2016	-6.411564766738977	14.080183191589812	219773
219782	Embedded	an analysis of defect detection for weighted random patterns generated with observation/excitation-aware partial fault targeting	2007	-5.0972213544490845	10.86352969621509	219809
219806	EDA	gate circuits in the algebra of transients	2005	-5.945634624368102	9.882929716333665	219833
219844	AI	conflict-driven xor-clause learning (extended version)	2014	-2.3984560472203182	7.711268241532122	219871
219908	EDA	sensitivity based parameter reduction for statistical analysis of circuit performance	2009	-6.714363575053471	11.974320463917794	219935
219911	HPC	performance optimization using partitioned spmv on gpus and multicore cpus	2015	-0.39000784816369777	11.153831860254064	219938
220036	EDA	over complementary mos logic for don't care conditions	2010	-6.997046646621508	13.438378595196404	220063
220110	Arch	device/system performance modeling of stacked lateral nwfet logic	2016	-6.7307932155197685	13.880747218479295	220137
220111	Robotics	receding horizon control for temporal logic specifications	2010	0.2267482947051403	8.844933136264393	220138
220160	AI	performance evaluation of parallel iterative deepening astar on clusters of workstations	2005	-2.8216751421835933	8.927250649514418	220187
220174	Arch	evaluating large system-on-chip on multi-fpga platform	2007	-1.9841523700514077	12.514494694226567	220201
220348	EDA	from reconfigurable architectures to self-adaptive autonomic systems	2009	-1.864967255713327	13.649932916159846	220375
220356	EDA	application of a novel evolutionary neural network for macro-cell placement optimization in vlsi physical design	2006	-6.264714408071853	10.399252217951863	220383
220400	EDA	fastpath: a path-delay test generator for standard scan designs	1994	-4.9928411206684045	10.640080480591344	220427
220403	HPC	evaluating complex network indices for vulnerability analysis of a territorial power grid	2015	-2.2444150822300686	7.5576112058044425	220430
220405	AI	a parallel branch-and-bound algorithm for integer linear programming and its implementation on a distributed multiprocessor	1993	-3.3022671609489165	8.758773109238154	220432
220422	EDA	a threshold logic synthesis tool for rtd circuits	2004	-7.086383003096848	13.038598291900609	220449
220441	EDA	a highly testable 1-out-of-3 cmos checker	1993	-5.181321795404092	11.401793507934144	220468
220446	EDA	leakage power reduction in dual-vdd and dual-vth designs through probabilistic analysis of vth variation	2006	-6.398414212132857	12.990999636753864	220473
220499	Logic	limit synchronization in markov decision processes	2014	-1.1782548782121942	8.110564985209871	220526
220513	EDA	scalable hierarchical floorplanning for fast physical prototyping of systems-on-chip	2012	-6.97776969454458	11.239101160908236	220540
220527	HPC	an efficient transaction-based gpu implementation of minimum spanning forest algorithm	2017	-0.8999663066389452	9.624617338440686	220554
220531	EDA	modeling of leakages in nano-scale dg mosfet to implement low power sram: a device/circuit co-design	2007	-6.448685878232089	13.680297443972922	220558
220613	EDA	freeze!: a new approach for testing sequential circuits	1992	-5.574080342253853	10.729034800279905	220640
220616	EDA	a mixed precision monte carlo methodology for reconfigurable accelerator systems	2012	-1.1674499610524411	11.208913119694529	220643
220651	Arch	evaluating auto-adaptation methods for fine-grained adaptable processors	2018	-0.5863133276718403	13.837409532038604	220678
220681	HPC	compact hash tables for decision-trees	2016	-0.3732365301395824	12.228401196510287	220708
220693	AI	algebraic sentential decision diagrams in symbolic probabilistic planning	2013	0.12320770081917493	7.714477393838368	220720
220715	EDA	practical concurrent asic and system design and verification	1997	-3.081388062700709	11.975106669482155	220742
220789	DB	bidirectional database storage and sql query exploiting rram-based process-in-memory structure	2018	-0.23360045274789404	14.656228474444784	220816
220790	AI	distributed nsga-ii sharing extreme non-dominated solutions	2018	-3.2471104509910305	8.746376997439123	220817
220904	EDA	finite state machine state assignment for area and power minimization	2006	-5.159801011288116	9.677997991516042	220931
220942	EDA	built-in self-repair schemes for flash memories	2010	-5.0450664980655	12.981459291255655	220969
220994	EDA	a system-on-chip bus architecture for thwarting integrated circuit trojan horses	2011	-4.884606375766295	14.856546962351885	221021
221027	EDA	warpage simulation and experimental verification for 320 mm × 320 mm panel level fan-out packaging based on die-first process	2018	-4.310511144501388	11.477618435546555	221054
221049	HPC	analysis-driven engineering of comparison-based sorting algorithms on gpus	2018	-1.0364130789137098	10.500830723930447	221076
221058	EDA	a method of reducing aliasing in a built-in self-test environment	1991	-5.699203807023372	10.795248249229429	221085
221069	Embedded	operative diagnosis of graph-based systems with multiple faults	2001	-4.783793125726596	9.885543622840851	221096
221073	Logic	well-structured pushdown systems	2013	0.35048238789052594	8.122167780398714	221100
221141	EDA	an efficient multiplication architecture using montgomery algorithm based on programmable cellular automata	2003	-3.478720158913388	10.181081159863496	221168
221167	EDA	transition fault simulation for sequential circuits	1992	-5.138422971311866	10.636920677782395	221194
221194	HPC	power-aware computing: measurement, control, and performance analysis for intel xeon phi	2017	0.08856398035148676	13.51877755284108	221221
221284	Arch	a divide-and-conquer approach to estimating minimum/maximum leakage current	2005	-6.712279763435192	11.983005693058734	221311
221295	AI	ultraviolet: a constraint satisfaction algorithm for interactive graphics	1998	-5.1346051731730435	8.556133926249945	221322
221314	EDA	analysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization	2005	-6.027903358351708	10.336600533377156	221341
221482	Theory	a grammatical characterization of one-way nondeterministic stack languages	1971	-6.91122330137928	8.357693995936836	221509
221483	EDA	design metrics for rtl level estimation of delay variability due to intradie (random) variations	2010	-6.012718442182154	12.012301182243359	221510
221490	EDA	blue gene/l compute chip: synthesis, timing, and physical design	2005	-5.493575590066137	12.75944915920407	221517
221528	Robotics	cyber physical attacks with control objectives and detection constraints	2016	-2.9301954564103387	8.294851098752442	221555
221552	EDA	soc design challenges in the deep-sub micron era	2008	-3.64435632268974	12.996439508254015	221579
221567	Logic	rabin measures	1995	-0.06774880395803301	7.7800751510933885	221594
221593	EDA	on-chip versus off-chip test: an artificial dichotomy	1998	-4.271891232429094	12.435290208903467	221620
221599	HPC	multi and many-core parallel b&b approaches for the blocking job shop scheduling problem	2016	-3.138031538581094	8.831939472740444	221626
221604	Mobile	trends in dsp	2007	-3.3783804059401765	13.184488369972485	221631
221617	Theory	bounded repairability for regular tree languages	2012	-6.568605758884004	8.45154528086419	221644
221632	EDA	improving the kuo-lu-yeh algorithm for assessing two-terminal reliability	2014	-7.136628540213803	10.886928152355539	221659
221664	EDA	automatic and optimized synthesis of dataparts with fault detection or tolerance capabilities	1997	-4.508619690618081	10.593890403058131	221691
221711	HPC	exploiting recent simd architectural advances for irregular applications	2016	0.4387891608668713	11.581761579749715	221738
221717	EDA	improving the effectiveness of tmr designs on fpgas with seu-aware incremental placement	2018	-4.51674895705128	13.327524493510385	221744
221722	EDA	guest editorial: fractional-order circuits and systems: theory, design, and applications	2016	-3.6705960721602553	13.05701032554024	221749
221748	EDA	new dfm approach abstracts altpsm lithography requirements for sub-100nm ic design domains	2003	-4.68636485860976	12.671727035107699	221775
221759	Embedded	bit for intelligent system design and condition monitoring	2002	-3.8857140468923177	12.66730257199316	221786
221841	EDA	fault injection in modern microprocessors using on-chip debugging infrastructures	2011	-3.6717835681110937	12.3192135565049	221868
221851	EDA	architectural low-power design using transaction-based system modeling and simulation	2014	-2.8837840771061534	12.599345333972547	221878
221880	Arch	via distribution model for yield estimation	2006	-6.4007578609822335	12.443864216730642	221907
221900	Embedded	memory-aware embedded control systems design	2017	-1.883117351619048	13.116783334887044	221927
221917	AI	load balancing and parallel tree search: the mpida algorithm	1995	-2.4088021394068813	9.392362746073943	221944
221928	EDA	automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio	2002	-6.651681101665254	11.5472367249298	221955
221963	EDA	rate-optimal dsp synthesis by pipeline and minimum unfolding	1994	-1.5622839663189414	11.21104437717394	221990
221968	ML	a versatile pc interface for upgrading data storage/transfer rates of ft-nmr spectrometers	1993	-2.249412903405448	9.886809720384328	221995
221983	EDA	a simulation experiment on a built-in self test equipped with pseudorandom test pattern generator and multi-input shift register (misr)	2010	-5.781884767156246	10.861507951406459	222010
222014	EDA	analog- and mixed-signal fabrics	2015	-3.9419669100819683	12.540948470912731	222041
222092	Arch	performance impacts of superscalar microarchitecture on som execution	1998	0.46018050399597993	12.516940985202446	222119
222093	Logic	efficient generation of stimuli for functional verification by backjumping across extended fsms	2011	-4.8646895591584265	10.131225443941837	222120
222103	EDA	current-based testing, modeling and monitoring for operational deterioration of a memristor-based lut	2016	-5.847275694506822	13.165812382248935	222130
222121	EDA	memory array with complementary resistive switch with memristive characteristics	2015	-4.291796235322254	13.547216411771554	222148
222201	HPC	a speed-up algorithm in monte carlo simulation for fault tree analysis with gpu computing	2011	-2.9556380611047413	11.506993127568714	222228
222207	Security	quantifying the benefits of file size information for forensic hash matching	2012	-4.947661223859986	9.085097478757405	222234
222215	EDA	a methodology for model-based diagnosis of analogue circuits	2000	-5.053453930923906	10.281950364469921	222242
222226	EDA	an automatic test pattern generator for large sequential circuits based on genetic algorithms	1994	-4.725631489823892	10.1702144994433	222253
222244	EDA	improving performance of floating point division on gpu and mic	2015	-1.2245450645372171	10.48582443106807	222271
222263	HPC	data integrity attacks against the distributed real-time pricing in the smart grid	2016	-2.496215269522144	7.866990891971206	222290
222266	AI	architecting for causal intelligence at nanoscale	2015	-3.724621979341873	13.076119271760685	222293
222286	EDA	equivalence checking of scheduling with speculative code transformations in high-level synthesis	2011	-3.4700783877052443	11.069758480102694	222313
222322	EDA	a programmable bist core for embedded dram	1999	-4.500388199288374	12.434781540634994	222349
222332	EDA	effective use of boolean satisfiability procedures in the formal verification of superscalar and vliw microprocessors	2001	-3.822891777252924	10.379045230465598	222359
222354	HPC	a layout-conscious iteration space transformation technique	2001	-0.1479443533652662	10.68883039174988	222381
222407	PL	toolchain integration of runtime variability and aging awareness in multicore platforms	2016	-1.6924005066310606	14.33947174096422	222434
222456	HPC	a systematic approach to reduce the system bus load and power in multimedia algorithms	2001	-0.8016416206900089	12.13876199085119	222483
222493	HPC	parallel simulations for analysing portfolios of catastrophic event risk	2012	-0.629196534807114	10.818688640546922	222520
222501	EDA	complexity analysis of the cost-table approach to the design of multiple-valued logic circuits	1997	-6.9525519638135815	10.371993129114436	222528
222506	Arch	high-throughput, low-memory applications on the pica architecture	1997	-0.409802497498596	11.767492803897815	222533
222522	HPC	scalegraph: a high-performance library for billion-scale graph analytics	2015	-0.719897267226996	9.63663182052108	222549
222540	EDA	efficient state-diagram construction methods for software pipelining	1999	-1.7277855295924998	10.11992790951224	222567
222579	EDA	f6: mixed-signal/rf design and modeling in next-generation cmos	2013	-4.043183081012085	13.149317560039805	222606
222630	Arch	sympatix: a simd computer performing the low and intermediate levels of image processing	1992	-1.2146210316631818	11.26232314373372	222657
222637	EDA	asymmetry of mtj switching and its implication to stt-ram designs	2012	-6.237378356722815	13.88772992744499	222664
222663	Robotics	self-configurable neural network processor for fir filter applications	2006	-3.3556465942411	10.641449624696547	222690
222687	EDA	temperature and voltage droop-aware test scheduling during scan shift operation	2016	-5.900503332925244	13.593193415643293	222714
222761	HPC	fpga implementation of a cholesky algorithm for a shared-memory multiprocessor architecture	2004	-0.4036586645493148	10.84151022928479	222788
222791	AI	controlling inequality reasoning in a tms-based analog diagnosis system	1991	-4.710048906307446	10.468853569181551	222818
222798	HPC	online-abft: an online algorithm based fault tolerance scheme for soft error detection in iterative methods	2013	-2.6204733995498652	14.21187239867351	222825
222936	HPC	analytical cost metrics : days of future past	2018	0.04839559778671644	12.184640978869815	222963
222990	HPC	weighted matrix ordering and parallel banded preconditioners for iterative linear system solvers	2010	-0.4990545438157702	10.810002151358793	223017
222999	Logic	optimization of read-only memory program models mapping into the fpga architecture	2016	-3.2980306430215864	11.071279375577127	223026
223032	Arch	achieving spilling-friendly register file assignment for highly distributed register files	2014	0.4835521321287864	14.063345489169981	223059
223107	HPC	unified performance and power modeling of scientific workloads	2013	0.00245489615980429	13.151550677150114	223134
223111	EDA	automated design tool execution in the ulysses design environment	1989	-3.6899401596618686	11.52521164763047	223138
223137	EDA	an efficient algorithm for pairwise test case generation in presence of constraints	2014	-3.702138174425435	7.844889173659967	223164
223157	HPC	intermittent computing: challenges and opportunities	2017	-2.8968016851129943	14.22725591668562	223184
223163	Metrics	stochastic bounds for markov chains on intel xeon phi coprocessor	2017	-1.243021987521316	10.06269647516516	223190
223165	EDA	a first approximation sizing technique - the i/o operation as a metric of cpu power	1990	-0.07601447139961648	9.777366809241336	223192
223187	Arch	chaos: composable highly accurate os-based power models	2012	-0.3811226698850661	14.243510718940547	223214
223201	Arch	unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures	1998	-0.4703749022896042	13.667783218275956	223228
223206	EDA	progress in device isolation technology	2001	-3.995009840029944	11.414916092813428	223233
223217	EDA	laygen ii—automatic layout generation of analog integrated circuits	2013	-4.862103591952131	10.42595696140217	223244
223238	SE	definition of a systematic method for the generation of software test programs allowing the functional verification of system on chip (soc)	2003	-1.8532113429461017	12.064739387016099	223265
223246	Logic	petri net controller synthesis for discrete event systems using weighted inhibitor arc	2001	0.4217437090055224	9.006936513652672	223273
223259	Arch	multiprocessor performance-measurement instrumentation	1990	-0.7439421505455377	12.371353739323153	223286
223263	Theory	prophet secretary for combinatorial auctions and matroids	2018	-5.589857003446773	7.530932719677702	223290
223275	EDA	a new algorithm for signal flow determination in cmos vlsi	1992	-5.376794182521546	11.565110312711283	223302
223339	Embedded	gpu acceleration on embedded devices. a power consumption approach	2012	-0.8472765394258733	12.403079577861359	223366
223372	Theory	an efficient general-purpose parallel computer	1983	-1.308556699043525	10.128255883374118	223399
223391	Embedded	message routing and scheduling in optical multistage networks using bayesian inference method on ai algorithms	2007	-2.8721436171855728	9.113678013278136	223418
223400	EDA	flexible vliw processor based on fpga for efficient embedded real-time image processing	2012	-1.810365775653598	12.597242637076645	223427
223415	AI	parallel search-and-learn techniques and graph coloring	1996	-2.362958498890884	9.274086758816512	223442
223419	Arch	resistive ternary content addressable memory systems for data-intensive computing	2015	-0.97791596248852	14.533714041968555	223446
223432	EDA	a probabilistic approach to diagnose sets in sequential circuits	2013	-5.2253066667880335	10.648225098013796	223459
223435	AI	file ordering and retrieval cost	1972	-5.226178759610079	8.977425728000883	223462
223473	EDA	fdsoi devices: issues and innovative solutions	2016	-4.464538892382227	12.795651237247348	223500
223491	EDA	high-performance, low-power skewed static logic in very deep-submicron (vdsm) technology	2000	-7.105936765531293	13.63102290267695	223518
223532	DB	fine-grained provenance for linear algebra operators	2016	-0.4273904731237809	9.381392617809057	223559
223568	HPC	high-performance algebraic multigrid solver optimized for multi-core based distributed parallel systems	2015	-0.5147376271552692	10.943465832866403	223595
223576	EDA	seu tolerant robust memory cell design	2012	-5.7046144742517555	13.555692484664199	223603
223580	HPC	accelerating gpu betweenness centrality	2018	-1.145678582638814	9.118550336088258	223607
223616	EDA	predictable system interconnects through accurate early wire characterization	2007	-6.663581989990353	12.257230047864844	223643
223628	HPC	integer performance evaluation of the dynamically trace scheduled vliw	1999	-1.2208457419130951	10.380546466503342	223655
223697	EDA	yield-optimal layout synthesis of cmos logic cells by wiring fault minimization	2005	-6.779392027458795	12.233066963527811	223724
223735	Embedded	performance prediction of application mapping in manycore systems with artificial neural networks	2016	-0.7333847145440897	13.399687991509	223762
223793	EDA	emulating and diagnosing ir-drop by using dynamic sdf	2010	-5.529312378507125	11.769041431206704	223820
223812	AI	simulating parity reasoning (extended version)	2013	-2.4543696752523	7.810071881081508	223839
223869	EDA	runtime leakage power estimation technique for combinational circuits	2007	-6.2444848274348566	12.892906674859251	223896
223946	Logic	latticed simulation relations and games	2007	-0.03764948758498398	7.9576261451232275	223973
223953	HPC	implementation of standard genetic algorithm on mimd machines	1994	-2.734648825605785	9.086358678658053	223980
223987	EDA	energy charactediation of filesystems for diskless embedded systems	2004	-0.3482324536028075	14.416318764608905	224014
224032	Arch	building billion-threads computer and elastic processor	2012	0.3413289276909741	11.928639714923136	224059
224109	SE	data flow analysis of software executed by unreliable hardware	2013	-3.842963942213633	12.398402501675275	224136
224134	Arch	fast configuration of an energy-efficient branch predictor	2006	-2.5857316680022406	13.332068686493411	224161
224250	EDA	fast and accurate workload-level neural network based ic energy consumption estimation	2017	-6.515233570127173	12.728398096589567	224277
224328	EDA	data path driven waveform-like reconfiguration	2008	-1.2392338269665293	13.749305989497257	224355
224355	EDA	a hardware relaxation paradigm for solving np-hard problems	2008	-4.4864151512208865	9.823397762940225	224382
224387	HPC	performance study of lu factorization with low communication overhead on multiprocessors	1995	-1.1509655548893252	10.295433940913812	224414
224450	EDA	will 0.1um digital circuits require mixed-signal testing.	1997	-4.148327342374826	10.633071880013258	224477
224481	EDA	towards an automated design of application-specific reconfigurable logic	2006	-2.387577995124245	12.884022685573823	224508
224486	EDA	gates vs. splitters: contradictory optimization objectives in the synthesis of optical circuits	2016	-6.276097745267755	11.939765614595506	224513
224509	EDA	restructuring field layouts for embedded memory systems	2006	-0.4543553234676369	14.042785392031874	224536
224516	Arch	efficient global computations on a processor network with programmable logic	1991	-0.4166811641294891	12.202723045345461	224543
224523	EDA	c-based soc design flow and eda tools: an asic and system vendorperspective	2000	-2.946591975263729	11.70936637956934	224550
224551	Arch	octavo: an fpga-centric processor family	2012	-2.2026313095053367	12.647482476563669	224578
224563	EDA	soft-errors resilient logic optimization for low power	2012	-5.975732469231019	13.229703163196785	224590
224607	EDA	power variability and its impact on design	2005	-4.0656420692068735	13.593245609127937	224634
224616	EDA	logic synthesis and testability of d-reducible functions	2010	-6.4222901352858495	10.265772962852884	224643
224621	NLP	inference of k-testable directed acyclic graph languages	2012	-6.821964422263527	8.324942975939367	224648
224636	Embedded	asynchronous pipeline controller based on early acknowledgement protocol	2008	-5.793748411782486	13.077338216685375	224663
224658	HPC	in-place parallel super scalar samplesort (ipsssso)	2017	-1.1142097843941228	10.127675928022953	224685
224682	Theory	a family of algorithms for non deterministic regular languages inference	2006	-6.853314352964108	8.472482430668995	224709
224711	NLP	simple computation of lalr(1) lookahead sets	1989	-6.569157467134883	8.675136943839478	224738
224716	Arch	cool-fetch: a compiler-enabled ipc estimation based framework for energy reduction	2004	0.4633699032507684	14.142313628414525	224743
224721	Arch	potential of fault-detection coverage by means of on-chip redundancy - iec61508: are there royal roads to sil 4?	2013	-4.69605973295034	12.426677572926392	224748
224729	EDA	trading off circuit lines and gate costs in the synthesis of reversible logic	2014	-6.495436802036448	10.705518489653498	224756
224755	SE	a new test paradigm for semiconductor memories in the nano-era	2011	-5.212906997243162	12.246919151758625	224782
224762	EDA	thermal-aware soc test scheduling with test set partitioning and interleaving	2008	-6.434103984556912	11.873346653358277	224789
224834	Arch	very large-scale integrated processor	2012	-1.0669533735473522	13.634398592358474	224861
224905	EDA	triplicated microprocessor controlled automatic shutdown system	1979	-4.294044484195472	12.52807937576478	224932
224927	Robotics	unique design concepts in gf11 and their impact on performance	1992	-0.12217889758493496	11.40561762894385	224954
225014	EDA	a study on layout quality of automatic generated cells	2010	-5.913905782438811	12.239808557892044	225041
225036	EDA	a reactive and cycle-true ip emulator for mpsoc exploration	2008	-1.6483728969631677	14.079376146686807	225063
225042	Embedded	sacr: scheduling-aware cache reconfiguration for real-time embedded systems	2009	-0.02145066853014843	15.040432563454203	225069
225111	EDA	power optimization for finfet-based circuits using genetic algorithms	2008	-6.743127875125652	12.921678357050213	225138
225155	Embedded	automatic hal generation for embedded multiprocessor systems	2016	-2.0137602386696325	11.664831792724176	225182
225190	EDA	fast multiplication in vlsi using wave pipelining techniques	1994	-7.176749743477191	13.525515257257938	225217
225203	Arch	low power/area branch prediction using complementary branch predictors	2008	-0.044015637723321815	14.478792296125743	225230
225216	EDA	some first thoughts on the stability of the asynchronous systems	2004	-6.3320218551066745	9.070919253021225	225243
225272	Theory	msl: a high-level language for parameterized analog and mixed signal layout generators	2003	-3.624876013365129	10.800723671946932	225299
225302	EDA	dual code compression for embedded systems	2011	-1.015987427000555	13.96337736104532	225329
225339	EDA	on handling memory scan chains	2014	-5.278855978486359	12.229136482339944	225366
225422	EDA	cone of influence analysis at the electronic system level using machine learning	2013	-4.055904907845109	10.96602879868706	225449
225482	Logic	a delayed promotion policy for parity games	2016	-0.1139115410189764	8.178622611175332	225509
225506	EDA	handling behavioral components in multi-level concurrent fault simulation	2000	-2.632204309092771	11.87169373169975	225533
225545	EDA	making split fabrication synergistically secure and manufacturable	2017	-5.374648269961079	13.677036583954635	225572
225549	EDA	a systematic way of functional testing for vlsi chips	2004	-5.231687884579504	11.380975098881164	225576
225563	EDA	fpga-in-the-loop co-simulation of reentrant arrhythmia mechanism in one dimensional (1d) ring-shaped based on fitzhugh-nagumo model	2014	-3.25930172882684	11.307855427165427	225590
225613	EDA	source-level performance, energy, reliability, power and thermal (perpt) simulation	2017	-1.961802277099656	13.348070387422556	225640
225647	EDA	low power fsm design using huffman-style encoding	1997	-5.905957416063104	11.13616508573399	225674
225668	Robotics	fpga versus gpu for speed-limit-sign recognition	2018	-0.25306856289361146	12.0318482221752	225695
225677	EDA	a markov chain sequence generator for power macromodeling	2002	-6.666240464922375	12.227122622459865	225704
225739	EDA	a performance monitoring tool suite for 3d graphics soc application	2012	-0.5914819938954405	13.3341056427384	225766
225745	EDA	analysis of failures in deep submicron sram cells	1998	-4.656788724834208	11.732105347650164	225772
225768	Theory	accommodating fms operational contingencies through routing flexibility	1999	-1.3476870203967275	8.490698508482806	225795
225790	EDA	static timing analysis including power supply noise effect on propagation delay in vlsi circuits	2001	-6.5144758730691334	11.958835282759186	225817
225864	HPC	optimizing the lu factorization for energy efficiency on a many-core architecture	2013	-0.3973029342861345	14.190889334040088	225891
225877	Embedded	hardware/software design considerations for automotive embedded systems	2008	-2.7023811892004033	12.412284677265475	225904
225890	EDA	performance trade-off analysis of analog circuits by normal-boundary intersection	2003	-6.047575354687897	10.083064200215457	225917
225938	HPC	a memory management library for ct-reconstruction on gpus	2016	0.3444800983123857	10.357795966870471	225965
225943	SE	vlsi package reliability risk due to accelerated environmental testing	1989	-4.436874505748555	12.041767361613415	225970
226002	EDA	the challenges of correlating silicon and models in high variability cmos processes	2009	-5.688445998992555	12.797686330919651	226029
226023	Arch	advanced performance metrics for physical unclonable functions	2014	-5.488165547370341	14.913864103941036	226050
226038	Arch	vlsi architecture of the reconfigurable computing engine for digital signal processing applications	2004	-1.6388229318907466	13.014689824701428	226065
226082	EDA	a comparative study of one-shot statistical calibration methods for analog / rf ics	2015	-6.22432283636065	12.365357413840039	226109
226096	Embedded	architecture design of a scalable single-chip multi-processor	2002	-1.1348766793383185	12.978726204856429	226123
226136	HPC	cluster-and-connect: a more realistic model for the electric power network topology	2015	-2.2949781713915733	7.736575180606457	226163
226195	HPC	multithreaded pattern matching algorithm with data rearrangement	2010	-0.6492798625842111	10.63379188359944	226222
226205	EDA	lisard: labview integrated softcore architecture for reconfigurable devices	2011	-2.5008537940136666	12.216524317416706	226232
226252	EDA	global interconnect optimization with simultaneous macrocell placement and repeater insertion	2004	-6.755044027542209	12.507948489589698	226279
226289	EDA	signal processing implementation with a dual-bank memory	1988	-1.6967357437566395	12.206409330656696	226316
226327	Logic	tree automata with global constraints	2008	-6.628211546365237	8.338579155910375	226354
226385	Theory	on the capacity of capacitated automata	2016	-0.2944990496916672	8.225670124308675	226412
226395	EDA	application of multiple-valued switch-level algebra to the design and analysis of pass-transistor switch networks	1990	-6.304895432050047	11.770198675342494	226422
226426	Embedded	embedded code generation using the osqp solver	2017	0.4552892623832886	10.392521036442329	226453
226441	Embedded	software-based monitoring for calibration of measurement units in real-time systems	2018	-4.7258848347562	11.642711077148295	226468
226446	EDA	dag based context reasoning: optimised dag creation	2010	-2.691646629888556	8.387816212582582	226473
226509	Arch	flexigan: an end-to-end solution for fpga acceleration of generative adversarial networks	2018	-0.5226352336679396	11.897717411639194	226536
226533	Arch	wattch: a framework for architectural-level power analysis and optimizations	2000	-2.9823928455438597	12.642363283632033	226560
226551	EDA	a cycle-accurate, cycle-reproducible multi-fpga system for accelerating multi-core processor simulation	2012	-2.7777913097781384	12.428157793593595	226578
226578	EDA	on topology reconfiguration for defect-tolerant noc-based homogeneous manycore systems	2009	-2.831228582193783	14.351174789913735	226605
226586	HPC	auto-tuning dense matrix multiplication for gpgpu with cache	2010	0.1886634682395689	11.832348022406965	226613
226608	EDA	high-speed post-layout logic simulation using quasi-static clock event evaluation	2009	-5.7408900525157165	11.662570215092886	226635
226702	PL	instruction-level reverse execution for debugging	2002	0.3895834468793669	13.014104865881512	226729
226718	EDA	regaining trust in vlsi design: design-for-trust techniques	2014	-4.95509877326212	14.897779823351215	226745
226779	HPC	tridiagonal solvers with multiple right hand sides on k-dimensional mesh and torus interconnection networks	2003	-1.84498519474162	9.870576232536266	226806
226802	EDA	platform io and system memory test using l3 cache based test (cbt) and parallel execution of cpgc intel bist engine	2015	-2.750472885691549	13.203898910146489	226829
226877	EDA	a simple and effective compression scheme for test pins reduction	2002	-5.74007242534824	11.292613489159248	226904
226899	EDA	an improved timing monitor for deep dynamic voltage scaling system	2013	-6.5020587101403615	14.004129753879885	226926
226952	Arch	gate speed improvement at minimal power dissipation	2002	-6.693374193838684	12.989452927270676	226979
227099	SE	instruction-based online periodic self-testing of microprocessors with floating-point units	2009	-4.171658395268409	12.270684557588948	227126
227187	EDA	disjoint-support boolean decomposition combining functional and structural methods	2004	-6.355938392043539	10.027871596481472	227214
227189	EDA	hardware ip protection through gate-level obfuscation	2015	-5.1065147536769615	14.964998188922724	227216
227193	Logic	a well-structured framework for analysing petri net extensions	2004	0.0017772617646612532	7.867799344006571	227220
227248	EDA	fail-safe asynchronous machines with multiple-input changes	1976	-5.4919095550531765	10.189972218555413	227275
227250	HPC	exploiting algorithmic-level memory parallelism in distributed logic-memory architecture through hardware-assisted dynamic graph (abstract only)	2013	-1.014991913825582	13.749581214541731	227277
227281	EDA	a novel cell-based heuristic method for leakage reduction in multi-million gate vlsi designs	2008	-6.604875676591727	11.816224437323687	227308
227284	EDA	automated test bench generation for high-level synthesis flow abelite	2011	-3.3458240763303113	11.081550124875506	227311
227305	Robotics	optimal path planning for surveillance with temporal-logic constraints*	2011	-0.5433886793449504	8.40598598142858	227332
227312	EDA	towards using the graphics processing unit (gpu) for embedded systems	2012	-0.4169385083190827	12.224522135854473	227339
227330	EDA	quantum circuit's reliability assessment with vhdl-based simulated fault injection	2010	-4.444363573527031	11.542708763159249	227357
227388	EDA	the effectiveness of iddq, functional and scan tests: how many fault coverages do we need?	1992	-5.303570176927638	11.598053051826108	227415
227396	EDA	coware - a design environment for heterogeneous hardware/software systems	1996	-2.496518595683868	12.008048168546177	227423
227439	EDA	leveraging infrastructure ip for soc yield	2003	-4.2935854349384215	12.712215321119185	227466
227447	Embedded	a model predictive approach for cyber-attack detection and mitigation in control systems	2013	-2.7774806681418127	8.186285997829412	227474
227494	Theory	on models for diagnosable systems and probabilistic fault diagnosis	1976	-5.505393087753495	9.804013763109376	227521
227559	EDA	security evaluation of asynchronous circuits	2003	-5.244069450046458	14.718856537971382	227586
227564	HPC	hybrid parallel computing strategies for scientific computing applications	2013	0.4773076715664366	11.54772013405384	227591
227569	AI	a sat-based decision procedure for the boolean combination of difference constraints	2004	-3.240268385530176	7.525152891395618	227596
227587	EDA	circuit parameter independent test pattern generation for interconnect open defects	2014	-5.668714794771273	12.172491581826543	227614
227619	Arch	the modiac multiprocessor - a 286-based design giovanni neri and tullio salmon cinotti university of bologna	1986	-1.6496262917283535	11.757806847719927	227646
227626	EDA	critical path selection for delay fault testing based upon a statistical timing model	2004	-6.446047535456221	11.538311247948046	227653
227654	Logic	a software tool for the automatic synthesis of minimally restrictive liveness enforcing supervisory policies for a class of general petri net models of manufacturing- and service-systems	2015	0.3288168235574627	9.074449009605123	227681
227727	Theory	interruptible algorithms for multiproblem solving	2018	-5.1709336118220754	7.630036253779344	227754
227736	Arch	a component-based simulator for mips32 processors	2010	-2.712157133321368	11.186690396159305	227763
227753	HPC	larrabee: a many-core intel architecture for visual computing	2010	-0.0798212490078597	12.198537249682104	227780
227755	AI	a distinguishability criterion for selecting efficient diagnostic tests	1968	-5.110044112226705	10.323744143101028	227782
227794	Arch	high performance supercomputers: should the individual processor be more than a brick?	2012	0.3984136663195228	12.06052206684936	227821
227842	Embedded	otl: on-demand thread stack allocation scheme for real-time sensor operating systems	2007	0.20743761881159736	15.084299883831516	227869
227856	EDA	general simulation of multiprocessor interconnection networks	1985	-1.5398077415589555	14.120989003003693	227883
227886	Arch	high-speed dfg-level seu vulnerability analysis for applying selective tmr to resource-constrained cgra	2013	-4.5179008614968135	13.403640628595124	227913
227920	Theory	preemptive online partitioning of sequences	2017	-5.399345898159945	7.897030540778463	227947
227950	Arch	dynamic core partitioning for energy efficiency	2010	0.16576132102388635	14.160216977417164	227977
227956	Theory	the two-processor scheduling problem is in r-nc	1985	-4.616311069713468	8.051966986003977	227983
227990	EDA	transistor-level gate modeling for nano cmos circuit verification considering statistical process variations	2010	-6.233093891827023	12.607807578112213	228017
228035	ECom	dynamic games with asymmetric information and resource constrained players with applications to security of cyberphysical systems	2017	-2.5796276379991308	7.955714561179968	228062
228046	Arch	system design of a cellular apl computer	1970	-1.7208917986555847	11.167041635202523	228073
228050	EDA	configurable platforms with dynamic platform management: an efficient alternative to application-specific system-on-chips	2004	-1.959000971404331	13.32122817763714	228077
228056	Logic	csp-based counter abstraction for systems with node identifiers	2014	0.05494133485983689	8.296910884028172	228083
228065	HPC	novo-g#: a multidimensional torus-based reconfigurable cluster for molecular dynamics	2016	0.2827821905889837	11.669512108063936	228092
228076	EDA	temperature-aware test scheduling for multiprocessor systems-on-chip	2008	-6.266971474058213	12.58264781788438	228103
228127	EDA	routing-aware application mapping considering steiner points for coarse-grained reconfigurable architecture	2010	-1.4293924636247803	12.745017069470663	228154
228190	EDA	atpg for heat dissipation minimization during test application	1994	-5.687751451748874	11.35926611957292	228217
228233	Vision	integrated modelling and generation of a reconfigurable network-on-chip	2005	-2.2102010322539503	13.091096297035401	228260
228246	EDA	a subthreshold symmetric sram cell with high read stability	2014	-6.642670893146239	14.02144861644629	228273
228260	EDA	energy-delay efficiency of vlsi computations	2002	-6.842893951250306	11.549869849141071	228287
228346	EDA	closed-form bounds for interconnect-aware minimum-delay gate sizing	2005	-6.670999624052076	12.047100568219376	228373
228372	EDA	timing analysis of erroneous systems	2014	-2.9479915748925154	13.402793988107765	228399
228445	EDA	dynamic test set generation for analog circuits and systems	1998	-5.089570392820061	11.315418754065266	228472
228458	Arch	a comparative analysis of low-power low-voltage dual-edge-triggered flip-flops	2002	-6.758378107420057	13.598667789916187	228485
228460	EDA	an alternate design paradigm for low-power, low-cost, testable hybrid systems using scaled ltps tfts	2008	-5.7051829266424345	13.51049095006985	228487
228486	Theory	online load balancing of temporary tasks	1993	-5.267493158245012	7.788081434630879	228513
228512	EDA	a hilbert curve-based delay fault characterization method for fpgas	2011	-5.895810785600972	12.078961552683149	228539
228522	ML	a transformation-based approach to static multiprocessor scheduling	2008	-4.124504125634013	8.239800210985713	228549
228557	EDA	a 373 f2 2d power-gated ee sram physically unclonable function with dark-bit detection technique	2018	-6.481486392358514	14.391088959483811	228584
228591	EDA	design challenges in 3-d soc stacked with a 12.8 gb/s tsv wide i/o dram	2016	-6.572881364479952	14.116653560156644	228618
228608	Arch	book review: multiprocessor performance by erol gelenbe (j. wiley & sons, chichester, england)	1991	-0.0735747294968518	10.379905043101948	228635
228633	Embedded	toc-bisr: a self-repair scheme for memories in embedded systems	2005	-3.880815690778056	13.534391291308275	228660
228673	HPC	a parallel metaheuristic framework based on harmony search for scheduling in distributed computing systems	2012	-3.2821307082699778	8.661627763874291	228700
228745	EDA	an ultra low power fault tolerant sram design in 90nm cmos	2009	-6.724154316574231	14.130522266042163	228772
228777	HPC	scheduling for energy minimization on restricted parallel processors	2015	-5.077981152273928	7.955054757692244	228804
228834	EDA	addressing noc reliability through an efficient fibonacci-based crosstalk avoidance codec design	2015	-5.782358269747133	13.658647923599801	228861
228845	EDA	prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip	2000	-6.842755695132692	11.769878185637273	228872
228860	EDA	virtual compression through test vector stitching for scan based designs	2003	-5.347184429868423	11.395707137451954	228887
228866	DB	algorithmic aspects of parallel query processing	2018	-1.019150623159495	9.34279549991393	228893
228876	Theory	complexity results for multiprocessor scheduling under resource constraints	1975	-4.774383220819709	8.145747285842837	228903
228920	EDA	an investigation of power delay trade-offs for dual v/sub t/ cmos circuits	1999	-6.344350561178661	13.470758663162627	228947
228926	Logic	observing continuous-time mdps by 1-clock timed automata	2011	0.31118502806420056	8.726986078047588	228953
228952	OS	a case study of a system-level approach to power-aware computing	2003	-0.5635383196112739	15.046943290543823	228979
228994	EDA	fbt: filled buffer technique to reduce code size for vliw processors	2008	-1.0354582091062114	13.803766695780535	229021
229013	EDA	circuit retiming applied to decomposed software pipelining	1998	-1.8623697511143318	10.46425047822631	229040
229015	EDA	a compilable read-only-memory library for asic deep sub-micron applications	1998	-3.2605002635166	12.17486074641286	229042
229046	Security	rosetta: toward a model of learning problems	1989	-3.4109326881147672	13.39385734528354	229073
229071	HPC	parallel logic and fault simulation algorithms for shared memory vector machines	1992	-0.8296007940795956	11.629720713202175	229098
229077	EDA	energy efficient coarse-grain reconfigurable array for accelerating digital signal processing	2008	-1.7386821358407027	13.230375148180261	229104
229078	HPC	numerical accuracy analysis in simulations on hybrid high-performance computing systems	2013	-0.0010004564430651443	9.777179403293928	229105
229110	Embedded	accurate measurement of power consumption overhead during fpga dynamic partial reconfiguration	2016	-3.809862840891772	13.134786281111687	229137
229116	Theory	widening the boundary between decidable and undecidable hybrid systems	2002	-6.800529387919233	8.547774640195724	229143
229125	EDA	an integrated flow for technology remapping and placement of sub-half-micron circuits	1998	-6.877420958395858	11.805652498348046	229152
229135	Networks	macroflows and microflows: enabling rapid network innovation through a split sdn data plane	2012	-2.188230236368126	13.764067448733568	229162
229137	SE	specification of software pipelining using petri nets	1994	-2.6107525025112306	10.656406841122141	229164
229170	Robotics	c-step diagnosis	2006	-5.4247670727787	9.736313676445576	229197
229269	EDA	fault diagnosis in memory bist environment with non-march tests	2011	-5.027143984589912	11.318470941215795	229296
229280	DB	two theorems about galiukschov semicontextual languages	1985	-7.1041434949653075	7.845400181496083	229307
229297	EDA	defect level and fault coverage in coefficient based analog circuit testing	2012	-5.645622925210508	10.232746886023806	229324
229313	Arch	targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor	2011	-0.8024528550048943	13.338960555948134	229340
229349	EDA	a structured codesign approach to many-core architectures for embedded systems	2011	-1.8804967996438282	12.453685098700598	229376
229354	Arch	design of a novel real-shared memory module for high performance parallel processor system with shared memory	2004	-1.7226774916103595	14.692387307528207	229381
229382	PL	efficient run-time program allocation on a parallel coprocessor	1995	0.4079853358556078	11.663672505370133	229409
229402	EDA	high-level power analysis for intellectual property-based digital systems	2013	-3.5510435163458616	12.750750317385547	229429
229434	EDA	automating the design of an asynchronous dlx microprocessor	2003	-3.581362922908768	11.427956592529984	229461
229449	DB	survey on applications of formal methods in reverse engineering and intellectual property protection	2018	-3.9615769620959003	11.02762248215326	229476
229452	EDA	energy and delay tradeoffs of soft-error masking for 16-nm finfet logic paths: survey and impact of process variation in the near-threshold region	2017	-6.106808826105514	13.91358500762374	229479
229475	EDA	accurate booleanization of continuous dynamics for analog/mixed-signal design	2016	-4.116618314315484	10.984081113248227	229502
229504	Robotics	online sensor activation for detectability of discrete event systems	2013	0.10690393850614703	9.0298098829624	229531
229530	Theory	brief announcement: computing automatically the stabilization time against the worst and the best schedules	2006	-1.178049015915844	8.231518447307792	229557
229677	EDA	a cmos reduced-area sram cell	2000	-6.6405860676804185	13.660480965850454	229704
229718	EDA	implementation of openvg 1.0 using opengl es	2007	-0.4382626274928352	12.046703708793304	229745
229923	AI	on the combination of argumentation solvers into parallel portfolios	2017	-2.239309173006483	8.818980506886026	229950
229956	Embedded	ijtag integration of complex digital embedded instruments	2014	-3.5179217500931825	12.010619733934993	229983
229961	EDA	fault escapes in duplex systems	2000	-4.642424787157839	13.418251660903545	229988
229971	EDA	472mhz throughput asynchronous fifo design on a virtex-5 fpga device	2011	-6.755904694406094	13.910066288452613	229998
229981	Arch	system design of a dynamic microprocessor	1970	-0.8591708929274909	10.588774594076645	230008
229991	EDA	(as)2: accelerator synthesis using algorithmic skeletons for rapid design space exploration	2015	-1.30362940933646	12.192230000243649	230018
230016	Visualization	assessing trends in performance per watt for signal processing applications	2016	-2.742733756692061	12.906335588750414	230043
230057	Crypto	a theory of network security: principles of natural selection and combinatorics	2016	-2.1458102389716616	7.980869242468223	230084
230066	PL	lazy tree splitting	2012	-4.956522929098623	8.91992222274652	230093
230085	EDA	using a wlfsr to embed test pattern pairs in minimum time	2002	-6.125257339983058	10.56681468721225	230112
230123	AI	on-line 2-satisfiability	1990	-3.3482776793805606	7.671015431885802	230150
230133	EDA	latency-sensitive high-level synthesis for multiple word-length dsp design	2011	-1.336820275482178	13.655904920361685	230160
230138	Logic	parameterized model checking of weighted networks	2014	0.3848971543491385	8.19328969542431	230165
230159	Embedded	processor expert enhances matlab simulink facilities for embedded software rapid development	2006	-2.282731044642828	11.4541432327914	230186
230181	Logic	alternation elimination for automata over nested words	2011	-6.638002036023555	8.316737691524487	230208
230193	HPC	performance analysis through synthetic trace generation	2000	0.2508770070080171	13.007894832481814	230220
230296	Arch	beyond tool-specific machine descriptions	1994	-1.7401063514086776	11.542607626029625	230323
230320	PL	synthesizing parallel graph programs via automated planning	2015	-1.6581555764541545	10.490264562744363	230347
230368	Logic	computing relaxed abstract semantics w.r.t. quadratic zones precisely	2010	0.03612922756602946	7.530472375727558	230395
230387	EDA	implementing serial bus interfaces using general purpose digital instrumentation	2010	-2.8501608981149555	11.783355807883199	230414
230392	Arch	anycore: a synthesizable rtl model for exploring and fabricating adaptive superscalar cores	2016	-2.5514223410187618	12.998433003541413	230419
230408	ML	using proxies for node immunization identification on large graphs	2017	-2.0740150723645514	7.844237421738108	230435
230475	ML	modular fixed-size vlsi architectures for general multisplitting iteration	1995	-1.254046898773859	10.383335274821434	230502
230496	EDA	imitation learning for dynamic vfi control in large-scale manycore systems	2017	-0.9158314685474692	14.963051062916813	230523
230503	Logic	on the complexity of symbolic verification and decision problems in bit-vector logic	2014	-0.12354059002706155	7.810515028613054	230530
230521	Arch	balanced cache: reducing conflict misses of direct-mapped caches	2006	-0.2622035580299652	14.750391375812061	230548
230593	EDA	synchronous non-volatile logic gate design based on resistive switching memories	2014	-5.987275344919361	13.825963404523552	230620
230660	EDA	a survey of the graphic alternate method for boolean functions simplification	2005	-4.356721310700791	10.603503555601256	230687
230681	HPC	satellite communications research under the ec's fifth framework programme	2004	-1.382350915073659	8.35237673337315	230708
230693	EDA	a fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters	2011	-2.3228184118977206	14.420962976370774	230720
230698	EDA	increasing stability and distinguishability of the digital fingerprint in fpgas through input word analysis	2009	-5.193600032669112	14.96145401666789	230725
230855	Theory	online scheduling to minimize maximum response time and maximum delay factor	2012	-5.414933460895419	7.905343045957276	230882
230864	EDA	hardwired networks on chip in fpgas to unify functional and con?guration interconnects	2008	-3.2372238210619804	13.685584377102801	230891
230868	EDA	an integration mechanism for design models in the design environment date	1992	-3.3681922816163565	11.717132483172016	230895
230891	EDA	synchronous reactive fine grain tasks management for homogeneous many-core architectures	2011	0.09663134142277777	11.259215866090855	230918
230895	EDA	fx: a fast approximate fault simulator for the switch-level using vhdl	1996	-5.598116166894819	11.098314846919568	230922
230899	HPC	distributed cyber-physical algorithms for wide-area control of power systems	2017	-2.8490252069495963	7.975208103765018	230926
230908	Robotics	implementation of a dynamic fault-tolerance scaling technique on a self-adaptive hardware architecture	2009	-2.558759357997131	13.148014567397457	230935
230971	Robotics	formal verification of maneuver automata for parameterized motion primitives	2014	0.00970701893181973	8.603408731618465	230998
230999	Theory	using a balanced quad list quad tree to speed up a hierarchical vlsi compaction scheme	1992	-7.209368265946168	10.766284679222373	231026
231022	EDA	single cycle access structure for logic test	2012	-5.789649857675856	11.72531580183941	231049
231023	Security	secure estimation against complex-valued attacks	2016	-3.009937018158854	8.450523321729124	231050
231024	Embedded	general loop fusion technique with improved timing performance and minimal code size	2012	-0.4037059448550939	10.377446471073695	231051
231038	Logic	symbolic minimum expected time controller synthesis for probabilistic timed automata	2015	0.15622994147556604	8.51625757466384	231065
231062	EDA	freqleak: a frequency step based method for efficient leakage power characterization in a system	2015	-5.586981341176378	13.207284374862262	231089
231082	EDA	on false data injection attacks against railway traction power systems	2016	-2.76962136502505	8.152871796877083	231109
231092	HPC	performance of parallel cholesky factorization algorithms using blas	1992	-0.5862291968864548	10.5058803307819	231119
231210	EDA	efficient sequential atpg for functional rtl circuits	2003	-5.0979962980254605	9.923659836563367	231237
231224	EDA	gate sizing for large cell-based designs	2009	-7.073841484150806	11.612911903326946	231251
231226	EDA	towards the automatic design of more efficient digital circuits	2000	-5.202388434190389	9.65622400634224	231253
231272	EDA	a multiobjective cooptimization of buffer and wire sizes in high-performance clock trees	2017	-7.1079218285074015	12.077158592752676	231299
231293	ML	a hybrid coding strategy for optimized test data compression	2003	-6.110372271298307	11.125295555558347	231320
231299	PL	constructing control system abstractions from modular components	2018	0.2273489230848234	8.944698303520724	231326
231328	PL	a characterisation of languages on infinite alphabets with nominal regular expressions	2012	-6.620620615972115	8.227340809347115	231355
231404	AI	translating iterative algorithms into automaton ones	2002	-6.632079361420453	8.579411915772093	231431
231412	Theory	longest wait first for broadcast scheduling [extended abstract]	2009	-5.40439737582036	7.755454249983993	231439
231476	EDA	a new traffic compression method for end-to-end memory accesses in 3d chip-multiprocessors	2017	-0.4538483909460625	15.04016501675961	231503
231528	OS	an algorithm for selection of migration candidates	1984	-2.9476037870761345	8.784072184350581	231555
231553	Arch	register port prediction for a banked register file	2015	-0.7842090092128546	14.58898019229558	231580
231568	EDA	behavioral synthesis of property specification language (psl) assertions	2007	-3.2156154033688233	11.397914796412435	231595
231590	Embedded	reducing the area overhead of tmr-systems by protecting specific signals	2010	-4.8479717467391845	12.075877786366465	231617
231613	EDA	optimizing high speed flip-flop using genetic algorithm	2006	-6.041475321207442	10.255754476696683	231640
231614	AI	closed-loop live marked graphs under generalized mutual exclusion constraint enforcement	2009	0.4110980624958651	9.013364539723225	231641
231650	Arch	the microprocessor operating system interface project	1984	-0.042702216431818985	10.159144262543203	231677
231659	EDA	selective scan slice repetition for simultaneous reduction of test power consumption and test data volume	2009	-5.801444119090741	11.556267168307619	231686
231671	Arch	a unitable computing architecture for chip multiprocessors	2011	0.11560838418852995	13.742941418365744	231698
231681	Arch	a hardware implement of bus bridge based on single cpu and dual bus architecture	2008	-2.256910330473875	11.560965941555814	231708
231690	HPC	on the folded hypercube and bi-folded hypercube	2009	-2.789962474505149	9.62466263432292	231717
231699	EDA	mathematical ``lower bounds'' and the logic circuit designer	1970	-6.748266756789103	10.202140334528623	231726
231714	EDA	fsm re-engineering and its application in low power state encoding	2005	-5.726697260975918	10.389809401643255	231741
231761	EDA	energy-delay tradeoffs in 32-bit static shifter designs	2008	-6.8300912697065685	13.556446801903178	231788
231840	DB	masc: a bitmap index encoding algorithm for fast data retrieval	2016	-0.4546783925951565	9.248858987868099	231867
231852	EDA	design of 9t sram for dynamic voltage supplies by a multiobjective optimization approach	2010	-6.579054758772192	13.266296680781824	231879
231907	Theory	termination analysis with recursive calling graphs	2016	-1.0443194782231795	7.56884377898304	231934
231912	ML	identification of critical variables for soft error detection	2016	-4.113749130387841	13.952225502330448	231939
231949	EDA	application-dependent diagnosis of fpgas	2004	-4.829997263769077	11.735596806658766	231976
231998	HPC	efficiency analysis of the server-side numerical computations	2009	-0.9215303465750604	10.08386946376198	232025
232002	EDA	a new ageing-aware approach via path isolation	2018	-5.9486165825707	13.566586263536475	232029
232004	Embedded	the shift to multicores in real-time and safety-critical systems	2015	-0.46471346133329794	13.143326247272807	232031
232019	EDA	impact of body bias on delay fault testing of nanoscale cmos circuits	2004	-6.061483440185173	13.243986827252805	232046
232049	AI	observations from parallelising three maximum common (connected) subgraph algorithms	2018	-1.40516942099442	9.507231781445373	232076
232115	EDA	towards soc validation through prototyping: a systematic approach based on reconfigurable platform	2003	-2.7379140208240957	12.091051088318267	232142
232143	EDA	low-impact processor for dynamic runtime power management	2008	-2.0602602326944357	13.846480185041086	232170
232189	Arch	speedups and energy savings of microprocessor platforms with a coarse-grained reconfigurable data-path	2007	-1.3831643461727865	13.45386374111831	232216
232196	Visualization	from high-level specification to high-performance code	2018	0.12190944568332356	12.31269847644096	232223
232243	HPC	self-checking instructions — reducing instruction redundancy for concurrent error detection	2006	-3.7653829758386976	14.01126155411078	232270
232264	EDA	runtime power management of 3-d multi-core architectures under peak power and temperature constraints	2011	-2.074324211284577	14.734065868946047	232291
232280	Arch	power-efficient multiple producer-consumer	2014	-0.12041979287515647	15.067475735504889	232307
232324	Arch	parallelism via multithreaded and multicore cpus	2010	-0.5932970755565314	11.960261334079535	232351
232333	HPC	p2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator	2012	-0.349626061767618	12.780248039032154	232360
232339	EDA	state assignment and optimization of ultra-high-speed fsms utilizing tristate buffers	2016	-6.6921447743608615	11.468845806663781	232366
232363	EDA	dynamic power management for multicores: case study using the intel scc	2012	-0.4595556909444034	14.240558616802065	232390
232387	Arch	towards a power-aware application level scheduler for a multithreaded runtime environment	2010	-0.10155587457234984	14.223245094000774	232414
232410	EDA	echo state networks for black-box modeling of integrated circuits	2016	-5.088945150668226	10.974994126169976	232437
232434	EDA	new prospects for clocking synchronous and quasi-asynchronous systems	2005	-4.368245978462562	13.647719294525313	232461
232461	Crypto	canonical forms for information-lossless finite-state logical machines	1959	-7.042073763641077	9.32893691531742	232488
232532	EDA	language-based high level transaction extraction on on-chip buses	2006	-3.0926200185095785	11.15287572745916	232559
232554	ML	testing and diagnosis offft arrays	1991	-5.474362528869709	10.263684443839912	232581
232581	Graphics	using node merging to enhance graph coloring	1999	-0.3298476776336472	11.774515313328607	232608
232585	HPC	a monitoring system for nocs	2010	-1.9250614097402432	12.950523485356104	232612
232604	Arch	a 16-nm multiprocessing system-on-chip field-programmable gate array platform	2016	-1.2624472833758709	12.80068775879544	232631
232679	Arch	circlets: circuits as applets	1998	-1.710314045136024	11.641061222012846	232706
232702	Logic	an algebraic framework for defining behaviours of concurrent systems. part 1: the constructive presentation	2009	0.4004297838861474	7.659375490271981	232729
232732	Arch	low budget forensic drive imaging using arm based single board computers	2016	-2.0536819714024004	10.714667991599557	232759
232832	EDA	runtime task mapping based on hardware configuration reuse	2010	-1.6667186338932758	13.404366009267598	232859
232846	EDA	hierarchical model order reduction for signal-integrity interconnect synthesis	2001	-6.844584417303528	11.678682338068409	232873
232890	Arch	gpgpu acceleration using opencl for a spotlight sar simulator	2017	-0.8067902210517067	11.440330046867722	232917
232896	EDA	an approach for hardware-software codesign	1994	-2.146703780703469	11.932786647900608	232923
232954	EDA	model-based precision analysis and optimization for digital signal processors	2011	-1.8753028543890229	11.747927845306995	232981
232975	ECom	on multiple context-free grammars	1991	-6.526536020483147	8.154428297913201	233002
233026	Robotics	fault behavior observation of a microprocessor system through a vhdl simulation-based fault injection experiment	1996	-3.7022566224725737	12.624939032037673	233053
233040	Crypto	design and implementation of highly reliable dual-computer systems	2009	-3.772877997083489	13.106042778320106	233067
233076	OS	optimization of online disk scheduling algorithms	2006	-3.79026175682214	8.97190604995596	233103
233102	EDA	comparative analysis of conventional and statistical design techniques	2007	-6.186982025836349	13.03290449928452	233129
233169	Arch	compiler-directed functional unit shutdown for microarchitecture power optimization	2007	-1.0064997882802402	14.913449280381709	233196
233317	EDA	synthesis of moore finite state machines based on pseudoequivalent states	2013	-6.01263471275968	10.231820115692877	233344
233326	EDA	jaguar: a next-generation low-power x86-64 core	2013	-2.7036420974681943	13.45132302544758	233353
233354	EDA	defacto: a design environment for adaptive computing technology	1999	-1.9541082382831856	12.262949013685674	233381
233380	EDA	analysis on impact of behavioral modeling in performance of synthesis process	2012	-3.320365131600764	12.037745009179616	233407
233384	Arch	dynamic reconfiguration for irregular code using fnc-pae processor cores	2011	-0.9457508656218954	12.61492056704886	233411
233405	Arch	a parallel optical computer architecture for large database and knowledge based systems	2004	-1.2486247772265562	10.124283334756306	233432
233420	HPC	multi-level optimization of matrix multiplication for gpu-equipped systems	2011	-0.43501029800460495	11.497150596488535	233447
233425	EDA	temperature sensing rram architecture for 3-d ics	2014	-5.083639808099392	13.913084706340372	233452
233476	HPC	processor-oblivious parallel stream computations	2008	-1.3553024778413618	10.193209710261684	233503
233503	EDA	thermal-reliable 3d clock-tree synthesis considering nonlinear electrical-thermal-coupled tsv model	2013	-6.735645240244603	12.79856945185806	233530
233508	Embedded	a 16nm dual-port sram with partial suppressed word-line, dummy read recovery and negative bit-line circuitries for low vmin applications	2016	-6.431978766427113	14.077583654867768	233535
233572	DB	improving large graph processing on partitioned graphs in the cloud	2012	-0.8936404315803114	9.30283392192359	233599
233584	DB	automatic synthesis of out-of-core algorithms	2013	-0.27970431373093985	12.208427883910227	233611
233589	Embedded	a hardware redundancy reconfiguration scheme for tolerating multiple module failures	1980	-4.843547267049855	12.128187015900906	233616
233638	EDA	determinisitic routing on the array with reconfigurable optical buses	1997	-3.0639500327882696	10.4914201965537	233665
233641	Embedded	actor-oriented design patterns for performance modeling of wireless communications in cyber-physical systems	2018	-0.4493956374013737	13.666928834037614	233668
233730	EDA	reliability assessment of backward error recovery for sram-based fpgas	2014	-4.334443941100592	13.52120731159803	233757
233739	EDA	synthesis of initializable asynchronous circuits	1996	-5.393821858539437	10.43071596245583	233766
233741	EDA	symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths	1997	-5.778980751821259	10.962219590288727	233768
233820	AI	parallel variable elimination on cnf formulas	2013	-2.9978532280339913	7.754001909688165	233847
233872	EDA	reducing code size by graph coloring register allocation and assignment algorithm for mixed-width isa processor	2009	-0.5231814879749671	13.613033445021527	233899
233918	EDA	towards dynamically reconfigurable socs (drsocs) in industrial automation: state of the art, challenges and opportunities	2018	-2.2878148079249736	12.521762629770505	233945
233957	AI	on computing minimal correction subsets	2013	-3.852071043076353	7.475033281143878	233984
234023	Arch	leakage power modeling and optimization in interconnection networks	2003	-2.735694207374925	14.851498107394269	234050
234033	EDA	a systemc library for specifying pipeline abstractions	2014	-2.1314037794599514	11.89471613214061	234060
234095	HPC	highly efficient compensation-based parallelism for wavefront loops on gpus	2018	0.1211904160189941	11.520887551860067	234122
234165	Networks	the vaxstation 4000 model 90	1992	-1.9573808845859584	11.845287731274176	234192
234307	Embedded	improving processor utilization with a task classification model based application specific hard real-time architecture	1997	-0.6274980412537423	13.69969663586848	234334
234311	EDA	on reconfigurable single-electron transistor arrays synthesis using reordering techniques	2013	-6.683314517675519	13.209728618733909	234338
234330	EDA	soc test scheduling algorithm using aco-based rectangle packing	2006	-6.679693410070722	11.278905112446461	234357
234340	EDA	comparison of single source shortest path algorithms on two recent asynchronous many-task runtime systems	2015	-1.295248388063448	9.595736701837847	234367
234356	EDA	creating a serial driver chip for commanding robotic arms	2013	-2.5407463424820182	11.146958407467249	234383
234390	EDA	on an initial transient deletion rule with rigorous theoretical support	2006	-0.6568869889291016	9.582874634248574	234417
234393	Logic	on probabilistic timed automata	2003	0.1842993458988563	8.497716839171613	234420
234407	HPC	memory optimizations for fast power-aware sparse computations	2007	-0.20216757621005169	13.68075139706192	234434
234413	EDA	the superstrider architecture: integrating logic and memory towards non-von neumann computing	2017	-1.2798480204447409	12.378060317476384	234440
234420	Arch	energy trade-offs analysis using equal-energy maps	2014	0.3995609657171307	10.620802090014848	234447
234422	OS	trials, tribulations and triumph: a first experience with beowulf cluster software.	2003	0.2283141398576837	9.79559138026057	234449
234503	PL	cumodp: a cuda library for modular polynomial computation	2017	-0.8329309488145968	10.664335072609607	234530
234515	EDA	make: multiobjective algorithm for k-way equipartitioning of a point set	2009	-7.086961101438988	10.307086765019724	234542
234604	HPC	a power-aware symbiotic scheduling algorithm for concurrent gpu kernels	2015	0.4585688621085057	13.576051921912414	234631
234609	EDA	fakefault: a silicon debug software tool for microprocessor embedded memory arrays	1998	-3.814684895075693	11.811519727426589	234636
234615	ML	algorithms and architectures for dynamic programming on markov chains	1989	-2.364975135488132	10.784519100159798	234642
234664	Theory	task scheduling with restricted preemptions	2011	-5.094379923897312	7.6716215864454185	234691
234668	Arch	fusing loops with backward inter loop data dependence	1994	0.2993668643608532	10.94004211701057	234695
234678	EDA	programmable logic core enhancements for high-speed on-chip interfaces	2009	-4.695545080303878	12.610735988359778	234705
234778	DB	two-dimensional distributed inverted files	2009	-5.352374758074798	9.05815636793341	234805
234867	Visualization	efficient internode communications in reconfigurable binary trees	1984	-1.6174726868848492	10.489192483616065	234894
234882	SE	adaptive test optimization through real time learning of test effectiveness	2011	-5.149593716608064	11.398029873651831	234909
234976	Arch	beyond the memory wall: a case for memory-centric hpc system for deep learning	2018	0.4028100486638913	13.065212633798675	235003
234995	EDA	leakage/temperature-aware dynamic voltage scaling and dynamic cache reconfiguration to reduce power consumption	2018	-1.3137753905187777	14.610742950824564	235022
235010	HPC	implementing openmp on a high performance embedded multicore mpsoc	2009	-0.08705465896271589	12.660222228920604	235037
235026	EDA	silent: serialized low energy transmission coding for on-chip interconnection networks	2004	-3.8753009420462714	14.283890839488675	235053
235029	Theory	the equivalence of unidirectional lambek categorial grammars and context-free grammars	1985	-6.598731989616687	7.802352679517325	235056
235071	HPC	developing genetic algorithms using different mapreduce frameworks: mpi vs. hadoop	2018	-2.5961066161011965	8.958088632524449	235098
235093	Arch	memory in processor: a novel design paradigm for supercomputing architectures	2004	-0.8512045277227497	13.153041994630222	235120
235129	EDA	iddq testing of bridging faults in logic resources of reconfigurable field programmable gate arrays	1998	-4.82637771903566	11.817862532464854	235156
235193	DB	mocgraph: scalable distributed graph processing using message online computing	2014	-0.7463446851132898	9.441399508739359	235220
235231	HPC	a task parallel algorithm for finding all-pairs shortest paths using the gpu	2012	-0.9065891568443804	10.330654751761193	235258
235293	EDA	automated estimation of power consumption for rapid system level design	2014	-2.2254439989133306	12.777776392103426	235320
235368	DB	efficient parallel hierarchical clustering algorithms	2004	-2.013997760485132	9.343767261402212	235395
235369	EDA	pepper - a timing driven early floorplanner	1995	-4.68209487925945	11.892234757011224	235396
235376	SE	assembly-level pre-injection analysis for improving fault injection efficiency	2005	-3.723298348209717	13.538940351265609	235403
235390	EDA	vlsi programming of a low-power asynchronous reed-solomon decoder for the dcc player	1995	-3.937269287846573	13.49714323183173	235417
235398	EDA	a hw/sw co-simulation framework for the verification of multi-cpu systems	2008	-1.5926280332764755	12.687429398077011	235425
235412	Robotics	temporal logic control for an autonomous quadrotor in a nondeterministic environment	2013	-0.15243750373985615	8.54559931227342	235439
235495	Logic	a fast, probabilistic algorithm for functional testing of random access memory systems	1985	-3.9986713970705785	10.190803545961217	235522
235505	EDA	flashbench: a workbench for a rapid development of flash-based storage devices	2012	-0.8523403480945521	13.616636066275944	235532
235528	EDA	synthesis of instruction extensions on hypercell, a reconfigurable datapath	2014	-3.505929658811944	12.293509843636233	235555
235531	EDA	communication speed selection for embedded systems with networked voltage-scalable processors	2002	-1.7485355982912982	14.071110452352569	235558
235545	EDA	an interactive logic synthesis system based upon ai techniques	1982	-3.6947686787737983	11.040942137280416	235572
235615	Security	packet leak detection on hardware-trojan infected nocs for mpsoc systems	2017	-4.932649220238692	14.909424536729544	235642
235621	Arch	an operation placement and scheduling scheme for cache and communication localities in fine-grain parallel architectures	1997	0.0892838265300447	13.4832862114228	235648
235660	Arch	compact dictionaries for diagnosis of unmodeled faults in scan-bist	2004	-5.328944561388937	10.635557438876473	235687
235687	EDA	variation and power issues in vlsi clock networks	2009	-7.000876101792926	12.325295552343533	235714
235689	Embedded	redefine®™: a case for wcet-friendly hardware accelerators for real time applications (work-in-progress)	2017	-1.1674285450825608	12.801681908379926	235716
235730	AI	the complexity of coverage	2013	-0.8509094559463136	8.254666187422249	235757
235743	Embedded	load squared: adding logic close to memory to reduce the latency of indirect loads in embedded and general systems	2006	0.11467310402497576	14.503839283745126	235770
235786	Embedded	petri net based rapid prototyping of digital complex system	2008	-2.819354972688129	11.210644551537664	235813
235811	EDA	from secured logic to ip protection	2016	-5.053969511433041	14.923855193356323	235838
235884	EDA	bart: a bridging fault test generator for sequential circuits	1997	-5.409090187063956	11.057554243641551	235911
235903	EDA	in-line-test of variability and bit-error-rate of hfox-based resistive memory	2015	-5.853595831504323	12.986085782035296	235930
235906	EDA	exploring configurable non-volatile memory-based caches for energy-efficient embedded systems	2016	-0.6461182848168839	15.01035777804508	235933
235908	HPC	a framework for genetic algorithms based on hadoop	2013	-2.921919995754418	8.808275982184758	235935
235911	Arch	efficient cycle-accurate simulation of the ultrasparc iii cpu	2007	-0.02505945958892176	13.111569375006276	235938
236049	EDA	a bist scheme for fpga interconnect delay faults	2005	-5.318457372337449	11.554805000886955	236076
236068	Logic	reachability over word rewriting systems	2009	-6.520763238516332	8.154084630227059	236095
236072	EDA	an automated method for test model generation from switch level circuits	2003	-4.038456420232399	11.310106991846462	236099
236162	AI	a method of constructing cpu for programmable controllers	1990	-2.1009897103520325	10.365907954986168	236189
236189	EDA	an effective heuristic-based approach for partitioning	2013	-3.817478593598703	9.26812076572932	236216
236199	Embedded	efficient scheduling of task graphs to multiprocessors using a combination of modified simulated annealing and list based scheduling	2010	-3.5664247847123507	8.703298285476233	236226
236220	Logic	energy parity games☆	2010	-1.3309734916343223	7.897041340948975	236247
236238	EDA	value prediction as a cost-effective solution to improve embedded processors performance	2000	-0.8099053229770666	12.709839837288609	236265
236296	EDA	intuitive eco synthesis for high performance circuits	2013	-5.181367548557048	11.531890819324039	236323
236328	EDA	thermal sensor based hardware trojan detection in fpgas	2017	-5.272295027730369	14.908383824224634	236355
236329	EDA	power-aware minimum nbti vector selection using a linear programming approach	2013	-6.429690009754322	13.114374828612222	236356
236331	AI	parallel performance of declarative programming using a pgas model	2013	-2.4949694249198693	8.866250096974868	236358
236334	AI	analysis and synthesis for a class of stochastic switching systems against delayed mode switching: a framework of integrating mode weights	2019	-2.7437483920887247	9.671488298037039	236361
236336	SE	diagnosis strategies for hardware or software systems	2002	-4.645786718021591	10.091555033184404	236363
236354	EDA	reusing trace buffers as victim caches	2018	-4.129521189623011	12.923033553223373	236381
236395	Theory	improving the representation of infinite trees to deal with sets of trees	2000	-0.4297664641916711	7.455681244480488	236422
236406	EDA	a security-aware pre-partitioning technique for 3d integrated circuits	2017	-5.0279976918979195	14.784414888006776	236433
236478	EDA	test set and fault partitioning techniques for static test sequence compaction for sequential circuits	2000	-5.709424654211078	10.590673151392672	236505
236489	AI	vlsi computing architectures for ising model simulation	1989	-2.9494521809237653	10.48866926287159	236516
236508	Vision	functionally reconfigurable general purpose parallel machines and some image processing and pattern recognition applications	1985	-1.6183556083766326	11.330499300728299	236535
236559	HPC	input/output intensive massively parallel computing	1997	0.23509459806368624	10.572325814307828	236586
236573	EDA	transistor-level optimization of supergates	2006	-6.5987938436462485	11.434325491406216	236600
236595	Embedded	introduction to the special section on scopes'09	2012	-2.1530974272916694	12.625140622228516	236622
236602	Visualization	highlights of a study of floating-point instructions	1977	-1.592845724246439	10.738400965874998	236629
236653	EDA	hybrid source-level simulation of data caches using abstract cache models	2012	0.3946340841796326	13.032676117205925	236680
236718	Logic	erratum to: energy-aware analysis of electrically long high speed i/o links	2012	-3.0848110324500175	10.311489333047033	236745
236733	EDA	energy-aware system design using circuit reconfigurability with a focus on low-power srams	2014	-3.120841392492069	14.093808506252403	236760
236741	Embedded	an operand-optimized asynchronous ieee 754 double-precision floating-point adder	2010	-3.1282266815087163	13.773628667489252	236768
236785	EDA	mith-dyn: a multi vth dynamic logic design style using mixed mode finfets	2014	-7.112800465688441	13.878985680369075	236812
236810	EDA	automatic synthesis of large telescopic units based on near-minimum timed supersetting	1999	-4.113266686041343	10.864014047304671	236837
236875	AI	automatic move pruning revisited	2012	-4.053878059321175	7.6243973741996465	236902
236877	HPC	mhgrid: towards an ideal optimization environment for global optimization problems using grid computing	2007	-2.940855978647511	8.651692240479086	236904
236923	Arch	interprocedural placement-aware configuration prefetching for fpga-based systems	2010	-0.5319910791622792	13.824123683121133	236950
236924	Theory	efficient randomized load distribution for tree structured computations on parallel and distributed computer systems	1999	-1.5458236353351853	10.010358464452858	236951
236926	OS	fast and concurrent rdf queries with rdma-based distributed graph exploration	2016	0.18371063623260425	10.078010647433276	236953
236931	EDA	clock distribution networks in 3-d integrated systems	2011	-5.238854869998521	13.286756402638053	236958
236944	HPC	scaling computation on gpus using powerlists	2015	-0.40820754402395704	10.758044034581099	236971
237033	Embedded	partial and dynamic reconfiguration of fpgas: a top down design methodology for an automatic implementation	2006	-2.441121813503302	12.427882348500404	237060
237052	EDA	evaluation of a concurrent error detection method for microprogrammed control units	1988	-5.666775140605728	11.150635276996086	237079
237055	OS	software encoded processing: building dependable systems with commodity hardware	2007	-3.8820748239621383	13.957037430728864	237082
237056	Arch	a dsp with caches-a study of the gsm-efr codec on the ti c6211	1999	-0.4175596957264428	14.001068532102218	237083
237084	Arch	polymorphic puf: exploiting reconfigurability of cpu+fpga soc to resist modeling attack	2017	-5.430743838359477	14.999268279047786	237111
237100	EDA	selection of the state variables for partial enhanced scan techniques	2011	-5.50842588744264	10.782901569682313	237127
237140	Arch	squashing microcode stores to size in embedded systems while delivering rapid microcode accesses	2009	-1.6500725204439526	13.822861213733393	237167
237316	EDA	exploring the problems of placement and mapping in noc-based reconfizurable systems	2013	-6.0910192660354365	11.864936261281136	237343
237324	Embedded	a transition sequence generator for ram fault detection	1988	-6.108865704356754	10.295539394398661	237351
237355	EDA	modeling ip responses in testcase generation for systems-on-chip verification	2003	-4.170144383864826	10.920511986053938	237382
237358	Logic	on the computation of supremal sublanguages relevant to supervisory control	2012	0.3832939890468539	8.738393510993129	237385
237380	HPC	minimal data dependence abstractions for loop transformations: extended version	1995	-1.1269995773778851	8.150464447756635	237407
237455	Arch	cuckoo directory: a scalable directory for many-core systems	2011	0.22291204936214004	14.629026965236314	237482
237476	EDA	rigorous system level modeling and analysis of mixed hw/sw systems	2011	-1.9135328992207228	12.036674277253065	237503
237482	PL	learning a subclass of linear languages from positive structural information	1998	-6.967561731667951	8.007464744879444	237509
237492	Logic	ctl* and ectl* as fragments of the modal mu-calculus	1994	-0.2220226939440603	7.792381700432745	237519
237502	EDA	using autocorrelation coefficient-based cost functions in esop-based toffoloi gate cascade generation	2010	-6.591807537921383	10.277850357645844	237529
237549	DB	divide-and-conquer scheme for strictly optimal retrieval of range queries	2009	-5.324388120150911	8.970189387705604	237576
237644	EDA	delay partitioning helps reducing variability in 3dvlsi	2016	-5.670676674226367	12.58452323120606	237671
237646	HPC	fast, processor-cardinality agnostic prng with a tracking application	2008	-1.0873583855466529	10.754044155074382	237673
237702	EDA	a cosynthesis algorithm for application specific processors with heterogeneous datapaths	2004	-1.9406381913597464	12.786176577968881	237729
237739	PL	communication optimization and code generation for distributed memory machines	1993	0.20218743152789448	10.670985130294408	237766
237788	AI	control synthesis for multi-agent systems under metric interval temporal logic specifications	2017	0.26242207684278274	8.745674718605521	237815
237874	PL	an efficient context-free parsing algorithm	1970	-6.6821070732204255	8.47916863788646	237901
237911	EDA	asic prototyping with reprogrammable implementations of large asics	1996	-3.0135382522013665	12.58051192497778	237938
238009	OS	chronos: a graph engine for temporal graph analysis	2014	-0.8610371248235427	9.282041122617102	238036
238020	Visualization	an efficient real-time data pipeline for the chime pathfinder radio telescope x-engine	2015	-0.9598736076237904	11.565508080573599	238047
238021	EDA	a hierarchy-based distributed algorithm for layout geometry operations	2012	-6.843635205445754	10.69580153167828	238048
238023	EDA	low power decompressor and prpg with constant value broadcast	2011	-5.887636952374611	12.006146584160858	238050
238029	Arch	reverse state reconstruction for sampled microarchitectural simulation	2007	0.24783343083063605	14.435295566721587	238056
238056	Arch	session mp1b: interference alignment for the mimo interference channel	2011	-1.6457020603972086	8.588927057870539	238083
238062	EDA	suitable cache organizations for a novel biomedical implant processor	2008	-3.997012675913488	13.891182208700526	238089
238065	Arch	wire sizing alternative - an uniform dual-rail routing architecture	2008	-6.872342599187168	12.635363016021852	238092
238139	AI	synthesis of hybrid cbl/cmos cell using multiobjective evolutionary algorithms	2005	-5.494500242850192	9.894470799280203	238166
238177	HPC	techniques for effectively exploiting a zero overhead loop buffer	2000	-0.12340708393630698	13.898691997424178	238204
238223	Arch	digital signal processor trends	2000	-3.4479205526445567	13.002844377654649	238250
238407	HPC	a high-throughput, adaptive fft architecture for fpga-based space-borne data processors	2010	-1.282933595679584	11.873359270339614	238434
238413	EDA	towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory	2011	-0.7295838840675227	15.102852552808026	238440
238422	EDA	process variability at the 65nm node and beyond	2008	-3.834645356349408	13.222767478291905	238449
238433	EDA	system-level design: orthogonalization of concerns andplatform-based design	2000	-3.2249440613061453	11.944005587411482	238460
238434	Arch	exploiting microarchitectural redundancy for defect tolerance	2003	-4.703454990778423	13.684467931980945	238461
238488	EDA	theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing	1999	-7.14475026915182	11.264257719665537	238515
238514	Robotics	single event transient acquisition and mapping for space device characterization	2016	-5.344831821252668	12.376434587314925	238541
238561	EDA	test-data volume and scan-power reduction with low ate interface for multi-core socs	2011	-5.261889091517653	11.888476062572446	238588
238592	Arch	automatic synthesis of tta processor networks from rvc-cal dataflow programs	2011	-2.069998863647898	11.71174565191262	238619
238602	EDA	efficient binary translation system with low hardware cost	2009	-0.3418590415218369	13.491097225258516	238629
238623	EDA	n.mpc: a retrospective	1983	-2.6979160737049406	11.064678314650962	238650
238633	EDA	pipeline optimizations of architecting stt-ram as registers in rad-hard environment	2017	-4.071167689596216	14.11488083811817	238660
238659	EDA	an exploration-based binding and scheduling technique for synthesis of digital blocks for mixed-signal applications	2003	-3.4628996827095477	12.198203670646135	238686
238693	EDA	novel structure of a user-programmable integrated digital signal processor	1982	-1.7390823400473252	11.985875894947126	238720
238701	EDA	a note on clustering modules for floorplanning	1989	-5.29398423703628	10.53915215910561	238728
238737	EDA	automatic design of the analog integrated circuit based on equation-based and characterize results	2017	-4.55231065215103	12.145258159213778	238764
238762	Arch	low overhead message passing for high performance many-core processors	2013	-0.16471838964264526	13.470034954225413	238789
238767	HPC	hyper-systolic matrix multiplication	1996	-1.1219688320048231	10.318576744903286	238794
238780	EDA	a 1.5ghz third generation itanium® 2 processor	2003	-4.959736732796198	13.986735870178974	238807
238801	EDA	an efficient cmos bridging fault simulator: with spice accuracy	1996	-5.087200402679397	11.012536763406501	238828
238825	EDA	efficient reliability assessment of redundant systems subject to imperfect fault coverage using binary decision diagrams	2008	-5.0594850860897065	10.193329758572276	238852
238826	Arch	instruction cache design space exploration for embedded software applications	2015	-1.2749775774739145	13.538889249552579	238853
238858	EDA	test-cost modeling and optimal test-flow selection of 3-d-stacked ics	2015	-5.670410192210296	10.371717553111056	238885
238872	Metrics	speedup bounds and processor allocation for parallel programs on multiprocessors	1986	-0.9886992921104776	10.49022657145004	238899
238881	SE	design of a diagnosable and fault-tolerant input/output controller	1977	-4.188251534604343	12.397826194684765	238908
238906	Arch	parallel in-order execution architecture for low-power processor	2017	-0.5384058663489095	14.837502428327234	238933
238949	Logic	efficient construction of binary moment diagrams for verifying arithmetic circuits	1995	-6.546874070158807	10.168314767700672	238976
238979	SE	sensitivity analysis of critical parameters in board test	1996	-4.628487181258638	12.076393149172766	239006
238985	EDA	middleware based executive for embedded reconfigurable platforms	2012	-0.5252676102166339	12.915041709152096	239012
238990	Arch	dynamic and selective low power data tlb system	2004	-0.3763409957157688	14.76124161790692	239017
239004	SE	on accuracy-performance tradeoff frameworks for energy saving: models and review	2012	-1.0578510210278216	14.417006045485312	239031
239045	Arch	first-order performance prediction of cache memory with wafer-level 3d integration	2005	-4.49450886653688	13.958645793893735	239072
239052	Theory	towards analysis of semi-markov decision processes	2010	-0.9685924090006064	8.142986858286465	239079
239068	HPC	an 800mhz 320mw 16-core processor with message-passing and shared-memory inter-core communication mechanisms	2012	0.3013521911677798	13.970032859632044	239095
239072	HPC	va-de: valuable atape with dynamic embedding and super-pipeline scheduling on partitionable multistage interconnection	2017	-1.5727381432261187	10.344502836394014	239099
239205	HCI	design issues in the development of a modular mutliprocessor communications network	1979	-2.396282156815474	11.675092217465535	239232
239214	EDA	using a tightly-coupled pipeline in dynamically reconfigurable platform fpgas	2005	-1.497788518385649	12.653772445562126	239241
239225	EDA	mixed-mode bist using embedded processors	1998	-4.5072735862847075	11.567684355258573	239252
239243	Networks	self-timed ring for globally-asynchronous locally-synchronous systems	2003	-4.451613816582729	13.867324682110974	239270
239299	Embedded	physical watermarking for securing cyber physical systems via packet drop injections	2017	-2.979515914167149	8.35771341064059	239326
239404	HPC	design and implementation of aggregation platform for extended ethernet transport and services	2009	-2.590528369052873	13.51826397976012	239431
239408	Arch	resilient microring resonator based photonic networks	2011	-3.914966427819069	14.17871046496206	239435
239432	Embedded	automatic generation of cycle-approximate tlms with timed rtos model support	2009	-1.7700542783987174	12.320786683444991	239459
239448	EDA	trace-based framework for concurrent development of process and fpga architecture considering process variation and reliability	2008	-5.355696646922817	13.295544862256005	239475
239463	Arch	a reconfigurable soc architecture and caching scheme for 3d medical image processing	2004	-1.188069978738724	12.527923085024574	239490
239485	EDA	transpose-free variable-size fft accelerator based on-chip sram	2014	-1.8628312851209805	12.130026125975313	239512
239526	ML	robust benchmarking in noisy environments	2016	0.26027734800461466	12.988013272848686	239553
239531	HPC	parallelization of mrci based on hole-particle symmetry	2005	-0.5576825747934043	10.880781569437207	239558
239541	EDA	design of low cost rom based test generators	1992	-5.912431597011395	10.998319163942305	239568
239564	HPC	an algebraic theory for modeling multistage interconnection networks	1993	-1.7291889906401454	9.962580871991838	239591
239573	Embedded	gracefully degradable processor arrays	1985	-4.124418415540859	12.85591295176692	239600
239612	Arch	an experimental study of data retention behavior in modern dram devices: implications for retention time profiling mechanisms	2013	-5.159382073362801	14.131204155091163	239639
239638	HCI	towards an integrated strategy to preserve digital computing performance scaling using emerging technologies	2017	-3.8808529077709113	13.295173146495175	239665
239662	HPC	the multidimensional access memory in staran	1977	-3.7101597242536624	12.17304975989599	239689
239683	EDA	testing embedded cores using partial isolation rings	1997	-5.194365819328537	11.244143815880461	239710
239686	EDA	wakeup time and wakeup energy estimation in power-gated logic clusters	2011	-6.594455924426281	13.451145840490927	239713
239731	NLP	logic per track devices	1970	-3.6042384445090163	13.039581178643903	239758
239748	EDA	fault tolerant approaches to nanoelectronic programmable logic arrays	2007	-4.628102602475215	12.812533869802953	239775
239788	EDA	an approach to testability improvement of mixed-signal boards	1994	-4.108476044822092	11.798167812703936	239815
239800	EDA	mcma: a modular processing elements array based low-power coarse-grained reconfigurable accelerator	2013	-1.96732725837546	13.920707977088973	239827
239825	EDA	bridging the gap between software simulation and emulation on neuromorphic hardware: an investigation of causes, effects and compensation of network-level anomalies in a mixed-signal waferscale neuromorphic modeling platform	2014	-3.673483683815328	10.893126286921262	239852
239864	EDA	between sat and unsat: the fundamental difference in cdcl sat	2015	-3.5700585358608565	7.473689012964858	239891
239967	EDA	silicon photonics for computing systems	2018	-3.391956817721775	14.007243559060225	239994
240017	EDA	a fully-automated desynchronization flow for synchronous circuits	2007	-5.551436952795132	12.467753843926804	240044
240060	HPC	quantitatively measuring the memory locality leakage on numa systems based on instruction-based-sampling	2012	0.02660685098703195	14.894204043327848	240087
240167	HPC	readex: linking two ends of the computing continuum to improve energy-efficiency in dynamic applications	2017	0.4846711267572437	13.024471472292028	240194
240172	OS	multicore applications in real time systems	2010	0.21757605695788665	12.182474747230824	240199
240269	EDA	amdrel: a novel low-energy fpga architecture and supporting cad tool design flow	2005	-3.6423167201311344	13.014958769338074	240296
240283	EDA	the cat and mouse in split manufacturing	2018	-5.0266205944224085	14.851936965072756	240310
240284	EDA	fast-yet-accurate statistical soft-error-rate analysis considering full-spectrum charge collection	2013	-6.09167186655153	12.418513460496404	240311
240286	EDA	efficient test mode selection and insertion for rtl-bist	2000	-5.417643237105538	11.375610682898824	240313
240409	EDA	infant mortality tests for analog and mixed-signal circuits	2016	-5.107134253415461	11.769431204074836	240436
240440	EDA	efficient design methods for embedded communication systems	2006	-3.1781102919822355	12.610252434698785	240467
240474	Theory	probabilistic analysis of a network resource allocation algorithm. revision.	1985	-5.368878841252379	7.963533496620582	240501
240475	EDA	reducing leakage power in fixed coefficient arithmetic	2007	-7.175391822367718	13.466777715497043	240502
240526	EDA	tram: a tool for temperature and reliability aware memory design	2009	-5.547130986154731	13.794509067180268	240553
240561	EDA	test infrastructure design - for digital, mixed-signal and hierarchical socs	2011	-3.74747830732582	10.85911335303893	240588
240623	Arch	luminoc: a power-efficient, high-performance, photonic network-on-chip for future parallel architectures	2012	-2.2500147545500844	14.873084257903935	240650
240683	HPC	improved matrix triangularisation using a double pipeline systolic array	1990	-2.383114983192557	10.605394144398137	240710
240694	EDA	counterfeit electronics: a rising threat in the semiconductor manufacturing industry	2013	-4.747007935190744	14.765453634222025	240721
240695	EDA	a built-in self-repair scheme for semiconductor memories with 2-d redundancy	2003	-5.167752515130795	12.430925279196382	240722
240698	HPC	optimisation of maintenance scheduling strategies on the grid	2007	-2.811521575787802	8.391856920507621	240725
240735	Embedded	a cusum method to detect and counteract intrusions	2014	-2.6800209069078	7.715667806459707	240762
240752	AI	conformant planning as a case study of incremental qbf solving	2014	-3.5009152361630878	7.691082564580094	240779
240777	Arch	dream: an approach to estimate per-task dram energy in multicore systems	2016	-0.528437888748533	14.986183896887024	240804
240797	Networks	cloud networking and communications ii	2015	-1.3414029702874857	8.532362794724389	240824
240808	Theory	tighter bounds for makespan minimization on unrelated machines	2014	-5.5463038837160274	7.558658968809321	240835
240814	Visualization	using function folding to improve silicon efficiency of reconfigurable arithmetic arrays	2004	-2.017436369721708	13.383980027475607	240841
240857	EDA	high reliable remote terminal unit for space applications	2009	-2.5929336508306235	10.968154327828683	240884
240870	Logic	convex language semantics for nondeterministic probabilistic automata	2018	0.1495283978097192	8.265415118523304	240897
240895	Embedded	an invariant based approach to the design of hybrid control systems containing clocks	1995	0.3781397220158431	8.940358817155488	240922
240914	EDA	efficient generation of delay change curves for noise-aware static timing analysis	2002	-6.408473372779127	12.15340126585844	240941
240959	EDA	finding redundant constraints for fsm minimization	2004	-6.198516545284297	9.890828809232268	240986
240999	Theory	improved upper bounds for online malleable job scheduling	2015	-5.022448045476447	7.999059623581584	241026
241015	Arch	counter-based tree structure for row hammering mitigation in dram	2017	-4.288892222384689	14.235894980067886	241042
241031	ML	a loop-based scheduling algorithm for hardware description languages	1994	-0.8811457375783819	12.190370177929035	241058
241040	DB	an algorithm to decide feasibility of linear integer constraints occurrng in decision tables	1987	-4.043344221626926	7.760529883430272	241067
241062	Arch	dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers	2002	-1.815369485974528	11.972448169742249	241089
241068	Arch	functionally parallel architecture for array processors	1981	-1.6992539889607154	10.580818080489294	241095
241098	EDA	effort, resources, and abstraction vs performance in high-level synthesis: finding new answers to an old question	2012	-1.2209776178805407	12.472409218373675	241125
241133	Embedded	probability of correctness of processor-array outputs using periodic concurrent error detection	1996	-4.172781565067539	13.268426060213717	241160
241186	Arch	application resource management for exploitation of non-volatile memory in many-core systems	2017	-0.4309890474382663	14.939633708819358	241213
241194	EDA	tsv-virtualization for multi-protocol-interconnect in 3d-ics	2012	-4.850821858980806	13.975903506427665	241221
241221	Logic	graph expressions and graph rewritings	1987	-6.853270342059072	7.750223875059763	241248
241223	HPC	computational science and its applications – iccsa 2016	2016	0.10942465756711983	11.485243361163855	241250
241229	EDA	moving to green ict: from stand-alone power-aware ic design to an integrated approach to energy efficient design for heterogeneous electronic systems	2011	-3.604431003209169	13.608108406328206	241256
241309	PL	jinc: a multi-threaded library for higher-order weighted decision diagram manipulation	2009	-2.0209288821154865	9.455811213432074	241336
241384	EDA	a body bias clustering method for low test-cost post-silicon tuning	2012	-6.4457132801267285	13.382427291575803	241411
241434	EDA	physical design challenges beyond the 22nm node	2010	-4.708105080031585	12.950696701277645	241461
241507	Arch	an asymptotic performance/energy analysis and optimization of multi-core architectures	2009	-0.3202221773017268	14.101027993494627	241534
241540	AI	graph transformation for incremental natural language analysis	2014	-6.285682568454886	8.27972222610308	241567
241549	EDA	analytical results for reconfiguration of e-11/2- track switch torus arrays with multiple fault types	2001	-5.070024586657356	10.156497262605614	241576
241563	EDA	transaction-level models for amba bus architecture using systemc 2.0	2003	-2.288508689125585	12.30794628113576	241590
241577	DB	diagnosis of discrete event systems with petri nets and coding theory	2008	-4.822852702208307	8.941568318892609	241604
241583	EDA	increasing the fault coverage of processor devices during the operational phase functional test	2014	-4.1608398719859245	11.881147602011053	241610
241613	Arch	a multiprocessor architecture for inference systems: design and evaluation	1988	-0.08720474606898225	9.901091943772744	241640
241694	Mobile	the realization of distance-data acquisition by scm and communication design	2009	-2.4788157301401346	10.937913991179157	241721
241702	EDA	a multi objective ga based physical placement algorithm for heterogeneous dynamically reconfigurable arrays	2007	-1.8064269826818689	13.354593614093664	241729
241817	EDA	system design methodology of ultrasparc-i	1995	-3.5593160672122073	11.845370851741645	241844
241827	EDA	a super fast & memory efficient diagnostic simulation algorithm for combinatorial circuits	1994	-5.099091613151377	10.668871927546638	241854
241859	EDA	in-system silicon validation using a reconfigurable platform	2008	-3.685140323389929	12.107784176003133	241886
241869	SE	a web service for automated ip/soc verification using computers on network	2012	-2.283556571930669	11.869352409078365	241896
241902	AI	probabilistic plan synthesis for coupled multi-agent systems	2017	-0.1643003525878695	8.456357028585867	241929
241936	EDA	pvt-and-aging adaptive wordline boosting for 8t sram power reduction	2010	-6.238047342943523	14.052473099404626	241963
241961	EDA	exploration of distributed shared memory architectures for noc-based multiprocessors	2006	-0.9455503909325856	13.69309484958262	241988
242011	EDA	an efficient and flexible host-fpga pcie communication library	2014	-0.6441363032220294	13.141741463799493	242038
242071	Arch	software acceleration using programmable logic: is it worth the effort?	1997	-1.6964888993403642	12.463659911413894	242098
242159	Logic	two-way metalinear pc grammar systems and their descriptional complexity	2004	-6.687500178403268	8.17390658169624	242186
242171	Embedded	design method of a class of embedded combinational self-testing checkers for two-rail codes	2002	-6.3935496056418035	10.55530695805936	242198
242200	EDA	thermal sensor allocation and placement for reconfigurable systems	2006	-4.8754156892235185	13.926931797154516	242227
242217	EDA	ip generation targeting multiple bit-width standards	2006	-2.0069289623698	12.739668636891153	242244
242221	EDA	interlocking obfuscation for anti-tamper hardware	2013	-5.036475488479722	14.930503196863894	242248
242240	Arch	distributed data cache designs for clustered vliw processors	2005	0.31226097472812164	14.024888395888915	242267
242261	EDA	a modeling of a dynamically reconfigurable processor using systemc	2008	-1.818037687585516	12.513763305512779	242288
242263	Logic	a metric for linear temporal logic	2018	0.3127011597959171	8.129078788910462	242290
242279	Arch	casa: correlation-aware speculative adders	2014	-0.22414116331114636	14.083017037893741	242306
242285	Theory	games on dynamic networks: routing and connectivity	2013	-0.4884279483522468	8.469137593579633	242312
242365	HPC	efficient run-time support for irregular task computations with mixed granularities	1996	-0.10135227357511202	10.812063980792999	242392
242398	Arch	isa-dtmr: selective protection in configurable heterogeneous multicores	2018	-0.9348320833134192	14.62670249654532	242425
242405	AI	core-guided binary search algorithms for maximum satisfiability	2011	-3.78258121277003	7.571504870785476	242432
242458	EDA	multi-objective bdd optimization with evolutionary algorithms	2015	-5.398477377940337	9.238520185653195	242485
242508	HPC	sparse collective operations for mpi	2009	0.41724885680982104	10.823104638856304	242535
242535	EDA	novel dynamic state-deflection method for gate-level design obfuscation	2018	-5.086042434603471	14.922867735932384	242562
242565	Embedded	real-time low-power task mapping in networks-on-chip	2013	-1.9816923055705828	14.794132989261422	242592
242587	EDA	metamodeling driven ip reuse for system-on-chip integration and microprocessor design	2007	-2.972621779728817	11.66032790576885	242614
242589	HPC	a divide-and-conquer strategy and pvm computation environment for the matrix multiplication	2009	-0.5655354662961829	10.710045105951249	242616
242625	Embedded	issues of integrating the ieee std 1149.1 into a gate array	1991	-3.579844216154528	11.908955957920725	242652
242670	HPC	improving data access efficiency by using context-aware loads and stores	2015	0.04304946695743506	14.666140390861473	242697
242690	Arch	cost-effective radiation hardened techniques for microprocessor pipelines	2015	-4.660458800556032	13.705319568636265	242717
242726	Arch	reducing power density through activity migration	2003	-5.721758457923747	13.822299783785743	242753
242908	Arch	a general purpose fpga data filter for data stream processing.	2010	-0.7457794498739986	13.391843090416524	242935
242915	EDA	energy efficient array initialization using loop unrolling with partial gray code sequence	2013	-1.0894383085035066	14.03293140451214	242942
242925	Logic	weighted o-minimal hybrid systems	2009	0.4163527502475655	8.61148091745031	242952
242928	HPC	parallel reduction to condensed forms for symmetric eigenvalue problems using aggregated fine-grained and memory-aware kernels	2011	-0.2397473496809657	11.231986677457838	242955
242997	Robotics	provably-correct stochastic motion planning with safety constraints	2013	-0.4499305131766618	8.345916222643579	243024
243012	Arch	ilp-based instruction scheduling for ia-64	2001	-1.300912249700554	12.689943135232234	243039
243020	EDA	a multi-objectives scheduling algorithm based on cuckoo optimization for task allocation problem at compile time in heterogeneous systems	2016	-3.49083910068721	8.637435047034804	243047
243057	EDA	aliasing-free signature analysis for ram bist	1994	-5.6224893719787685	11.006068393470061	243084
243138	HPC	a transparent voltage conversion method and its application to a dual-supply-voltage register file	2003	-6.6660633334406425	14.163118989693803	243165
243144	Embedded	modular framework for multi-level multi-device mpsoc simulation	2011	-1.7964521849716808	13.285683351530318	243171
243242	DB	buffer allocation in regular dataflow networks: an approach based on coloring circular-arc graphs	1996	-5.0135531198132295	8.625398588797474	243269
243289	EDA	fault coverage estimation for non-random functional input sequences	2006	-5.848677058164916	11.0367351279242	243316
243296	Arch	using multi-op instructions as a way to generate asips with optimized pipeline structure	2014	-1.4753888022877968	13.162807617995725	243323
243329	EDA	mixed-signal bist: fact or fiction	2002	-3.7279254207049575	12.624528224498787	243356
243340	EDA	design of parasitic and process-variation aware nano-cmos rf circuits: a vco case study	2009	-6.502589836478353	13.387809487591063	243367
243376	Logic	parallel discrete event simulation - past, present and future	2015	0.3429749073799854	9.895831452634477	243403
243408	EDA	a 64-way vliw/simd fpga architecture and design flow	2004	-1.6350219664079644	12.593389907361665	243435
243465	DB	the use of triple-modular redundancy to improve computer reliability	1962	-3.847713061726235	10.755601873786757	243492
243471	EDA	thermal-uniformity-aware x-filling to reduce temperature-induced delay variation for accurate at-speed testing	2010	-6.07085034574346	13.033474964294276	243498
243511	Arch	carry select adder with sub-block power gating for reducing active-mode leakage in sub-32-nm vlsis	2011	-6.737632546131806	13.84914649782053	243538
243517	Arch	bus conflicts for logical memory banks on a cray y-mp type processor system	1991	-0.0149312992599946	10.106539445052386	243544
243534	EDA	fpga-based reconfigurable hardware for compute intensive data mining applications	2011	-1.2174445531697529	12.135739832508369	243561
243557	EDA	the role of fpgas in the push to modern and ubiquitous arrays	2016	-3.216279861259664	12.58575314594964	243584
243604	HPC	out-of-core solution of linear systems on graphics processors	2009	-0.14362341488444974	10.857813078455894	243631
243647	Embedded	dfc++ processing framework concept - a novel framework approach for flexible signal processing on embedded systems	2017	-2.544489584616597	12.878167602703845	243674
243664	Security	the need for intrinsic hardware security below 65nm	2015	-4.54435094572137	14.544863593870671	243691
243681	Arch	a parallel algorithm for global routing using an associative processor	1996	-2.063546529569132	11.534170362018207	243708
243708	EDA	timing optimization of nested loops considering code size for dsp applications	2004	-0.28730964855943586	12.632526992033224	243735
243723	EDA	low power configuration strategy of tcam lookup table	2008	-0.5922540841316372	14.773953694445266	243750
243751	DB	list-scheduling versus cluster-scheduling	2018	-4.291652211908724	8.42550069163937	243778
243807	EDA	parallel strategies for harmony search on cuda to solve traveling salesman problem	2015	-3.178671774700683	8.780219463877339	243834
243826	Embedded	an adaptive body-biaslna soc using in situ slack monitoring for runtime replica calibration	2018	-5.423154313396399	13.687262571074186	243853
243959	EDA	buffer insertion considering process variation	2005	-6.4824424674708965	12.002784705847391	243986
243998	EDA	performance and productivity evaluation of hybrid-threading hls versus hdls	2015	-1.546162585140359	12.209406190418505	244025
244044	HPC	massively parallel retrograde endgame analysis	1988	-0.26282732964674715	9.70980488139957	244071
244063	Visualization	modeling the effect of redundancy on yield and performance of vlsi systems	1987	-4.7111924424111296	12.626508986902973	244090
244069	Arch	efficient processor allocation in a reconfigurable cmp architecture for dark silicon era	2016	-1.1325174465390901	14.826554210388432	244096
244097	Embedded	pareto front based realistic soft real-time task scheduling with multi-objective genetic algorithm in unstructured heterogeneous distributed system	2010	-3.407497769823637	8.792764645198798	244124
244105	EDA	a 19nm 112.8mm2 64gb multi-level flash memory with 400mb/s/pin 1.8v toggle mode interface	2012	-3.6669367657215184	13.954291258362206	244132
244130	DB	opt: a new framework for overlapped and parallel triangulation in large-scale graphs	2014	-1.1066045141297904	9.247381921383711	244157
244156	EDA	code placement for reducing the energy consumption of embedded processors with scratchpad and cache memories	2007	-0.54649120337231	14.721097091250195	244183
244232	Arch	comparing the performance of a 64-bit fully-asynchronous superscalar processor versus its synchronous counterpart	2006	-2.2185144882703627	13.54602173917989	244259
244234	EDA	an automatic finite state machine synthesis using temporal logic decomposition	1991	-5.622583480504472	10.379943062091977	244261
244267	Arch	area/performance improvement of noc architectures	2006	-2.4208446538571176	13.967365992865465	244294
244343	Logic	representation of a class of nondeterministic semiautomata by canonical words	2006	-7.0271895488632055	8.356477694818322	244370
244387	EDA	a 128kb cmos static random-access memory	1991	-6.183848656900908	13.922971484954006	244414
244415	EDA	a flexible bit-stream level evolvable hardware platform based on fpga	2009	-4.101001308030642	9.804850217905237	244442
244445	HPC	software infrastructure for enabling fpga-based accelerations in data centers: invited paper	2016	0.1420370692450611	12.877593819452171	244472
244458	EDA	immunity modeling of integrated circuits: an industrial case	2010	-3.9314498413819607	10.335206045817028	244485
244509	Arch	functional test pattern generation for maximizing temperature in 3d ic chip stack	2012	-6.724492927054398	12.748344424277148	244536
244545	Arch	exploiting nvm in large-scale graph analytics	2015	0.38777071524609263	14.246566515774353	244572
244585	EDA	energy-performance design space exploration in smt architectures exploiting selective load value predictions	2010	-0.5022718498369798	14.558346935910444	244612
244641	Robotics	verifiable control of robotic swarm from high-level specifications	2018	0.10854898029785158	8.688562733350281	244668
244661	Arch	unreliable memory operation on a convolutional neural network processor	2017	-4.788818097636357	13.904965962636686	244688
244732	EDA	comparison of opencl based design for a medical device on heterogeneous architectures with cpu, gpu and fpga	2015	-1.4836071850159889	12.75537608714474	244759
244739	Embedded	exploring data placement in racetrack memory based scratchpad memory	2015	-0.1561850330643736	14.876402107218787	244766
244749	PL	component-level parallelization of triangular decompositions	2007	-0.2566826675535471	10.318530144784472	244776
244753	EDA	overview of the prototyping technologies for actel® rtax-s fpgas	2011	-3.5286955280073795	12.366440565208912	244780
244796	EDA	interconnect estimation for mesh-based reconfigurable computing	2006	-3.725801202385708	10.839784613086524	244823
244799	SE	on the importance of analysing microarchitecture for accurate software fault models	2018	-4.340838600847035	14.359228659400639	244826
244809	Arch	efficient hardware code generation for fpgas	2008	-0.8208873023562498	12.442459731633564	244836
244878	Arch	a system-level overview and comparison of three high-speed serial links: usb 3.0, pci express 2.0 and lli 1.0	2013	-2.587694735062419	14.779484047650154	244905
244918	EDA	impact analysis of stochastic transistor aging on current-steering dacs in 32nm cmos	2011	-6.170382019424928	13.499226005691213	244945
244920	EDA	clic - computer layout of integrated circuits	1968	-4.428247862193699	10.931775670298302	244947
244932	EDA	cost-effective lfsr synthesis for optimal pseudoexhaustive bist test sets	1993	-5.885607822276058	11.036024104713835	244959
244986	HPC	general parallel computation on commodity graphics hardware: case study with the all-pairs shortest paths problem.	2004	-0.5059145944114896	10.702546075961749	245013
245006	HPC	poster: statistical power and energy modeling of multi-gpu kernels	2012	0.06680794475701493	12.372064002224308	245033
245124	Arch	a framework for instruction encoding designs on embedded processors	2013	-1.1269249173771625	12.563139408035374	245151
245143	Arch	a thermal-friendly load-balancing technique for multi-core processors	2008	-1.0631489204869329	15.106299479211847	245170
245163	SE	polynomial throughput bounds for equal conflict petri nets with multi-guarded transitions	2008	0.3052452062105117	9.178211815020651	245190
245170	Arch	4-port unified data/instruction cache design with distributed crossbar and interleaved cache-line words	2007	-6.417031449656414	14.02960039621172	245197
245205	Logic	design of fault-tolerant solid state mass memory	1999	-4.790542422575571	13.22483576392913	245232
245219	Arch	high throughput architecture for cliché network on chip	2009	-2.5044632658972694	15.052262790451186	245246
245236	Embedded	a p1500 compliant programable bistshell for embedded memories	2001	-3.941582478623656	11.956410226601847	245263
245244	EDA	formal implementation verification of the bus interface unit for the alpha 21264 microprocessor	1997	-3.4870173842733427	11.035155805716412	245271
245255	EDA	a folding strategy for sat solvers based on shannon's expansion theorem	2010	-6.807701709735131	9.6317939304349	245282
245263	AI	system-level fault diagnosis using comparison models: an artificial-immune-systems-based approach	2006	-4.1846087488583015	9.241020504228931	245290
245277	Logic	graph easy sets of mute lambda terms	2016	-6.392155537441652	7.837549637069803	245304
245299	EDA	the optimal interconnection of circuit modules in microprocessor and digital system design	1977	-3.801618655121888	11.374010103868699	245326
245301	Vision	a net-structure learning system for pattern description	1976	-6.459373000020809	9.39237157006393	245328
245319	EDA	a 550ps access-time compilable sram in 65nm cmos technology	2007	-6.0368192171910735	13.8147878329057	245346
245323	Metrics	the impact of soft error event topography on the reliability of computer memories	2017	-4.580220773970681	13.669749400488849	245350
245371	EDA	ab-initio study on finfets and their application in lot aided robotics	2016	-6.036506022173816	13.995050812821894	245398
245380	ML	inside-outside estimation meets dynamic em	2001	-6.591844206995669	8.108587850840818	245407
245411	EDA	adaptive multilayer routing for incremental design of an soc	2015	-6.731214700889425	11.452803838833349	245438
245443	EDA	optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example	2008	-6.630053201446812	11.977703495356858	245470
245451	EDA	uncore rpd: rapid design space exploration of the uncore via regression modeling	2015	-0.4246775971655565	13.588112182354186	245478
245497	Vision	"""designing """"dual-personality"""" ieee 1149.1-compliant multi-chip modules"""	1994	-3.435272704404876	11.965570977590074	245524
245593	EDA	low power robust computing	2004	-4.017749115161648	12.7057786482877	245620
245616	EDA	transition-activity aware design of reduction-stages for parallel multipliers	2007	-6.371484742509611	12.5582037817771	245643
245630	Arch	alook: adaptive lookup for gpgpu acceleration	2019	-0.40249344745719945	14.122202907048981	245657
245659	EDA	utilizing custom registers in application-specific instruction set processors for register spills elimination	2007	-1.1594490795209809	13.471984019097016	245686
245663	EDA	on the assumption of mutual independence of jitter realizations in p-trng stochastic models	2014	-5.72092261698175	15.054900707746008	245690
245675	EDA	synthesis of reconfigurable high-performance multicore systems	2009	-1.2488844230566116	13.829501887641596	245702
245682	Theory	efficient programming in maple: a case study	1993	-1.52383952492526	9.606081068540997	245709
245696	Logic	low-complexity quantized switching controllers using approximate bisimulation	2012	0.3035436186866433	8.905061320477841	245723
245706	HPC	optimization of data distribution and processor allocation problem using simulated annealing	2003	-3.043259480369092	8.887637006363533	245733
245729	EDA	statistical modeling with systemc-ams for automotive systems	2008	-3.324618192020666	10.649228494483218	245756
245765	Logic	regular tree languages definable in fo and in fomod	2009	-6.841871156422526	8.316335337840718	245792
245788	EDA	opportunities and challenges in asymmetric device implementation [cmos device scaling]	2004	-5.9120779556685426	13.486399478949073	245815
245860	EDA	high-precision performance estimation for the design space exploration of dynamic dataflow programs	2018	-1.4264067289592504	13.228788331342216	245887
245910	EDA	a methodology for reliability enhancement of nanometer-scale digital systems based on a-priori functional fault- tolerance analysis	2005	-5.161306574113916	12.097758908444645	245937
245918	EDA	stochastic circuit design and performance evaluation of vector quantization	2015	-6.206109593665026	11.308256865151689	245945
245953	EDA	evaluating asic, dsp, and risc architectures for embedded applications	1998	-3.0504105615487624	12.510985684670406	245980
245956	Theory	on the complexity of existence of homing sequences for nondeterministic finite state machines	2014	-6.795090788634463	9.055459646197669	245983
246003	EDA	optimal test access architectures for system-on-a-chip	2001	-4.229604386857888	11.893872800748234	246030
246071	Arch	empowering flexible and scalable high performance architectures with embedded photonics	2018	-0.05853202273642862	13.044043187633367	246098
246133	EDA	keynotes: robustness challenges in the internet of things	2017	-3.5160583531448824	13.048979591575172	246160
246244	Logic	verification of markov decision processes using learning algorithms	2014	0.049793076365231774	8.524432946569654	246271
246251	EDA	a method to build reconfigurable architectures by extracting common subgraphs	2011	-4.872781015843919	10.414321388864273	246278
246255	EDA	high-level design and synthesis of a resource scheduler	2011	-2.150674923507737	12.022627177992456	246282
246263	HPC	stxxl: standard template library for xxl data sets	2008	-1.149948403183542	9.476501996817976	246290
246268	EDA	an application example of a run-time reconfigurable embedded system	2010	-2.153931250095078	12.205377011382675	246295
246278	HPC	adaptive implementation selection in the skepu skeleton programming library	2013	0.1680839078454962	12.351295065984564	246305
246290	HPC	hybrid algorithms for complete exchange in 2d meshes	2001	-1.3419212089414758	10.269506254861415	246317
246347	EDA	aizup-a pipelined processor design and implementation on xilinx fpga chip	1996	-2.9340016870515213	11.742569747478314	246374
246357	Theory	generating high-quality random numbers in parallel by cellular automata	1999	-3.514875425146313	9.745813998668366	246384
246383	EDA	seed selection procedure for lfsr-based bist with multiple scan chains and phase shifters	2004	-5.845991430027523	11.073257040549944	246410
246393	Theory	ambiguity in context free languages	1966	-6.54247511342437	8.167088238460627	246420
246408	HCI	efficient floorplan enumeration using dynamic programming	1993	-7.039194840584713	10.893671411669278	246435
246420	EDA	iips: infrastructure ip for secure soc design	2015	-4.891870333121884	14.90802206178052	246447
246480	Arch	improving processor performance by simplifying and bypassing trivial computations	2002	-0.3607826702291804	14.139303262078768	246507
246574	SE	built-in online and offline test of airborne digital systems	2005	-4.072739281324022	12.77830257488701	246601
246585	EDA	heterogeneous-asif: an application specific inflexible fpga using heterogeneous logic blocks (abstract only)	2010	-6.020391084314808	12.671505612783992	246612
246589	EDA	a delay budgeting algorithm ensuring maximum flexibility in placement	1997	-7.20095955403209	11.422508248261966	246616
246622	Theory	a fair carpool scheduling algorithm	1983	-5.243078038508098	7.680678115674219	246649
246640	EDA	a structural approach for space compaction for concurrent checking and bist	1998	-5.711584443818627	10.576990681472227	246667
246691	EDA	test data compression and test time reduction of longest-path-per-gate tests based on illinois scan architecture	2003	-5.6758979052852885	11.511432494798848	246718
246694	Arch	the versatile image processor v. i. p. (hardware design)	1992	-0.8955286804910021	12.573889505436526	246721
246701	EDA	optimized fpga implementations of demanding plc programs based on hardware high-level synthesis	2008	-2.2326768360617715	11.692879519119966	246728
246737	Arch	an asynchronous updating scheme for a cellular logic memory array	2016	-5.257926239159387	12.522799034163134	246764
246754	HPC	energy proportional computing with opencl on a fpga-based overlay architecture	2016	-0.5871435790605481	13.444533156833387	246781
246757	EDA	on how to improve fpga-based systems design productivity via sdaccel	2016	-1.8136674075602268	12.074052505892807	246784
246765	HPC	sparse tensor algebra as a parallel programming model	2015	-0.0966955234328333	10.383435128141187	246792
246784	EDA	generation of optimal universal logic modules	1999	-6.519909637024847	10.207396419359256	246811
246835	HPC	real-time emulation method for atm switching systems in broadband isdn	1996	-3.2418287446702547	12.46915800344565	246862
246877	EDA	the mgap-2: an advanced, massively parallel vlsi signal processor	1995	-1.8066272072683012	11.682226658155185	246904
246893	Arch	mainframe implementation with off-the-shelf lsi modules	1978	-2.09759664668972	11.604467735198273	246920
246918	Theory	current-mode network transformations	1994	-7.109755952026106	12.643637116684113	246945
246953	DB	an asynchronous distributed approach for the simulation of behavior-level models on parallel processors	1988	-1.5174197379107777	11.815150664313235	246980
247060	EDA	anyboard: an fpga-based, reconfigurable system	1992	-2.727580742296248	11.92234134968651	247087
247077	HPC	implementation of the finite strip method for structural analysis on a parallel computer	1990	-0.5883132015161381	9.612852403599954	247104
247110	Logic	longest common sequence problem on pipelined optical bus systems	2005	-2.6140143176464985	10.221060902248892	247137
247124	EDA	coarse-grain reconfigurable xpp devices for adaptive high-end mobile video-processing	2004	-0.9278833722601882	12.038721643568394	247151
247183	Arch	integration issues of a run-time configurable memory management unit to a risc processor on fpga	2017	-1.0592530982172157	13.899310385588924	247210
247204	EDA	csp transactors for asynchronous transaction level modeling and ip reuse	2007	-2.1065859832820104	11.651271046747796	247231
247361	EDA	low-power ic design challenge	2015	-3.5935811955751564	12.944173581800461	247388
247392	HPC	geometric partitioning and ordering strategies for task mapping on parallel computers	2018	-1.2826441596916291	10.079725676137304	247419
247411	EDA	thermal-aware clock tree design to increase timing reliability of embedded socs	2010	-6.2194390750844635	13.037354344372108	247438
247414	EDA	parasitic-aware common-centroid finfet placement and routing for current-ratio matching	2016	-6.728249934370852	13.000287619398575	247441
247419	EDA	synthèse automatique d'interfaces de communication matérielles pour la conception d'applications du domaine du traitement du signal. (automatic synthesis of hardware communication interfaces for data signal processing applications)	2007	-2.6272639338826367	12.61069768808664	247446
247441	EDA	bist of i/o circuit parameters via standard boundary scan	2010	-4.622420227929147	12.054803034632485	247468
247451	HPC	massively parallel augmenting path algorithms for the assignment problem	1997	-2.292764257120389	9.311209675928417	247478
247487	ECom	promoting resiliency in emergency communication networks: a network interdiction stylized initial case study model of a miami-dade county network	2017	-2.2566558825495844	7.4804226449964535	247514
247500	SE	physical-aware pattern selection for stuck-at faults	2017	-5.4155932193929255	11.123682862228923	247527
247505	EDA	hifsuite: tools for hdl code conversion and manipulation	2010	-2.1372891997275354	11.249408593309571	247532
247537	Arch	impacts of nbti and pbti effects on ternary cam	2013	-6.11496177073855	13.959026165574608	247564
247551	HPC	next generation environment for extremely fast test pattern generation	1993	-4.449204537645729	11.747081342174488	247578
247554	EDA	fault model independent, maximal compaction of test responses in the presence of unknown response bits	2012	-5.706739679835316	11.202144129908213	247581
247562	Arch	negative capacitance transistor to address the fundamental limitations in technology scaling: processor performance	2018	-4.447373629822222	13.671609982649686	247589
247617	EDA	yield estimation of vlsi circuits with downscaled layouts	1999	-6.210107157589848	11.85479543731367	247644
247619	DB	the distribution of the transaction processing time in a simple fork-join system	1987	0.24824551298796424	10.152742938129746	247646
247641	EDA	designing the combinational logic circuits with hybrid of generalized disjunction decomposition and evolutionary repair	2012	-5.280522267631883	9.587325456341356	247668
247647	HPC	a cost-effective implementation of multilevel tiling	2003	-0.9062432668859411	10.230075437682784	247674
247650	EDA	detecting/preventing information leakage on the memory bus due to malicious hardware	2010	-4.919707805295004	14.942388965586574	247677
247703	EDA	a multi-objective synthesis methodology in quantum-dot cellular automata technology.	2016	-7.155631348859519	12.761309645074643	247730
247785	Arch	evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches	2006	-6.706929678000946	14.067910112677346	247812
247787	EDA	a 16-context optically reconfigurable gate array	2009	-5.012842774229422	13.679254454215142	247814
247847	Arch	an area-efficient timing-driven routing algorithm for scalable fpgas with time-multiplexed interconnects	2008	-2.4705563873886724	15.082165922467606	247874
247902	EDA	a framework for open tiled manycore system-on-chip	2012	-0.7325294611709618	12.485005907130091	247929
248002	EDA	high-performance vlsi architecture for the viterbi algorithm	1997	-3.2634502923069757	11.482329113983795	248029
248012	OS	engineering aspects of multi-valued logic systems	1974	-6.423414593095709	9.846323921685645	248039
248017	EDA	operational fault detection and monitoring of a memristor-based lut	2015	-5.830559786142651	13.165771727102024	248044
248072	Arch	a reconfigurable parallel processor with microprogram control	1982	-2.29839003940661	11.4466811252659	248099
248095	EDA	power-aware high-level synthesis with clock skew management	2012	-6.421107631513536	12.275268394144287	248122
248135	EDA	variability-speed-consumption trade-off in near threshold operation	2011	-6.286229180864646	13.514591896142704	248162
248136	EDA	a computer algorithm for the synthesis of memoryless logic circuits	1974	-6.8791729522790375	10.000665004969306	248163
248187	EDA	resource management and task partitioning and scheduling on a run-time reconfigurable embedded system	2009	-1.3259784500781144	13.74728403072123	248214
248207	Logic	on form-equivalence of deterministic pure grammar forms	1982	-6.843796082914317	8.182289490738867	248234
248252	EDA	a cache system design for cmps with built-in coherence verification	2016	-3.88671042173316	11.670943678736766	248279
248297	AI	a comparison of simulated evolution and genetic evolution performance	1994	-5.338436188294763	9.48454710509768	248324
248380	EDA	logic minimization using two-column rectangle replacement	1991	-6.526411967991988	9.197765306031062	248407
248459	EDA	experiences using reconfigurable fpgas in implementing monte-carlo methods	1999	-1.047491903731113	9.806876611756142	248486
248476	EDA	resource-constrained algebraic transformation for loop pipelining	1996	-2.533648562760657	9.68366520030182	248503
248532	EDA	clock selection for performance optimization of control-flow intensive behaviors	2000	0.5047912411322399	14.044302460938265	248559
248607	AI	cyclic greedy generation method for limited number of iddq tests	2000	-5.745217408335912	10.682400703080306	248634
248611	EDA	a pipeline architecture incorporating a low-cost error detection and correction mechanism	2006	-4.7811637392459705	13.149562340897946	248638
248689	EDA	power conscious fixed priority scheduling for hard real-time systems	1999	-0.7917631533004976	14.602198235587318	248716
248790	Robotics	calculating restart states using reset transitions	2014	0.15921588110619966	8.999581212764587	248817
248798	Arch	hierarchical checking of multiprocessors using watchdog processors	1994	-0.0050977029663888	12.35025127156025	248825
248885	Crypto	optimal fixed message block size for computer communications	1971	-1.9808696537276769	8.737417258586973	248912
248944	EDA	3-d parallel fault simulation with gpgpu	2011	-0.6293462824928189	11.94759799264303	248971
248966	Crypto	vulnerability modelling of crypto-chips against scan-based attacks	2018	-3.780520109894897	10.164938445952231	248993
248994	Arch	utilization of cache area in on-chip multiprocessor	2000	-0.11350539314025698	14.574307771829915	249021
248997	EDA	low-capture-power at-speed testing using partial launch-on-capture test scheme	2010	-5.662595820641338	10.89882335792016	249024
249028	Arch	evaluation of interconnect fabrics for an embedded mpsoc in 28 nm fd-soi	2015	-1.755266895927569	14.027847821870196	249055
249042	Arch	a 22nm ia multi-cpu and gpu system-on-chip	2012	-1.2929424518715142	14.612427994357612	249069
249043	HPC	high performance computing in science and engineering	2017	-0.6313590283146819	10.75520112467416	249070
249049	DB	nslpa: a node similarity based label propagation algorithm for real-time community detection	2014	-1.0345381576674368	8.961014408304298	249076
249164	EDA	hardware acceleration with multi-threading of java-based high level synthesis tool	2017	-0.1927314964463223	11.552822776581195	249191
249175	Theory	structures of the affine families of switching functions	1969	-7.193470176022759	9.707056552868778	249202
249187	Logic	the design and implementation of rrcgs (retargetable risc code generator for the suif)	2000	-0.8912090899542517	11.457187593704909	249214
249193	Theory	easily testable cellular carry lookahead adders	2003	-6.250319229331193	10.848897328530263	249220
249255	DB	the assignment of computational tasks among processors in a distributed system	1981	-3.662407327789565	8.58466440722759	249282
249285	Embedded	towards performance analysis of sdfgs mapped to shared-bus architectures using model-checking	2013	0.4481640711693066	14.361979920319287	249312
249286	EDA	standard cell like via-configurable logic blocks for structured asic in an industrial design flow	2012	-3.6683178514851535	11.905427208165632	249313
249306	EDA	design of testing circuit and test generation for built-in current testing	1993	-5.399435112161827	11.475546116852849	249333
249365	EDA	pre-synthesis resource generation and estimation for transport-triggered architecture (tta)-like architecture	2008	-2.671883156253963	12.294562754561053	249392
249380	EDA	diagnosis and synthesis for defective reconfigurable single-electron transistor arrays	2016	-5.766811725664724	12.540991660074784	249407
249396	ML	performance modeling for dft algorithms in fftw	2009	-0.08774487570047447	11.336924085260474	249423
249430	Theory	partitioned feasibility tests for sporadic tasks on heterogeneous machines	2016	-4.944111854185223	8.103703393622473	249457
249478	EDA	joint precision optimization and high level synthesis for approximate computing	2015	-2.2586973612025543	13.49059303465285	249505
249481	Arch	application-level correctness and its impact on fault tolerance	2007	-3.511907460152376	14.111102940077943	249508
249489	EDA	through chip interface based three-dimensional fpga architecture exploration	2015	-2.888041723768509	10.249223404565136	249516
249496	DB	fbsgraph: accelerating asynchronous graph processing via forward and backward sweeping	2018	-1.0408367831408312	9.566452582657584	249523
249517	HPC	energy- and performance-aware scheduling of tasks on parallel and distributed systems	2012	0.15442279997387195	13.617001889343907	249544
249537	Logic	chomskian hierarchies of families of sets of piecewise continuous functions	2004	-6.993790788009112	8.799306383896909	249564
249544	EDA	specialty foundry technology and design enablement for rf, high performance analog, and power	2010	-3.8457813219382975	12.796308411198574	249571
249565	Arch	throughput enhancement for phase change memories	2014	-0.19982585620947851	14.939980554738344	249592
249566	HPC	optimal scheduling of task graphs on parallel systems	2007	-3.4774959643662164	8.843576791875217	249593
249586	EDA	intrinsic nbti-variability aware statistical pipeline performance assessment and tuning	2009	-6.0730825598139	13.099313751876593	249613
249598	EDA	minimization of power consumption in digital integrated circuits by reduction of switching activity	1999	-6.159558598375267	11.708624507748453	249625
249641	EDA	design of a fft/ifft module as an ip core suitable for embedded systems	2007	-2.5175961265021325	12.312153203881335	249668
249672	HPC	comprehensive scaling analysis of current induced switching in magnetic memories based on in-plane and perpendicular anisotropies	2016	-6.175480418308965	14.055263284948001	249699
249675	HPC	adding a vector unit to a superscalar processor	1999	-1.090124330574959	13.518684375047526	249702
249692	Theory	a note on the incomparability of the eol family with certain families of languages generated by cooperating grammar systems	1997	-6.962157960510514	7.904362305088536	249719
249722	EDA	low power datapath design using transformation similar to temporal localization of sfgs	1999	-5.650404621283878	12.04266463844846	249749
249745	AI	filtering for a continuous multi-resources cumulative constraint with resource consumption and production	2008	-5.307110157897833	7.455544577222406	249772
249750	Arch	cool interconnect low power interconnection technology for scalable 3d lsi design	2011	-3.9069032530138688	13.733365630545268	249777
249757	HPC	the role of power dissipation and locality of reference in the specification of high performance graphics algorithms	1993	-1.2086417793332764	12.22127589340202	249784
249769	Logic	on testing effective computability of magic programs	1991	-0.3005435502056373	7.6347337522967385	249796
249774	PL	compiler-directed selection of dynamic memory layouts	2001	-0.2780139696317562	13.743099400717169	249801
249806	Arch	i-biras: interconnect built-in self-repair and adaptive serialization in 3d integrated systems	2011	-4.379984941992837	13.780691320630016	249833
249824	EDA	boundary scan with cellular-based built-in self-test	1988	-4.6807867729118495	11.30096123497218	249851
249839	EDA	implementation complexity of algorithms for optimization of galois field expressions for multiple-valued functions.	2007	-6.5209248474223	9.898571483685817	249866
249860	EDA	integration of energy reduction into high-level synthesis by partitioning	2006	-2.1530227487067566	14.329566353013822	249887
249904	EDA	guest editorial: low-voltage integrated circuits and systems	2017	-3.7533531576928465	12.621497521828868	249931
249950	Arch	adaptive power capping for servers with multithreaded workloads	2012	-0.4252697669386317	15.002363381085464	249977
250004	Arch	hexcell: a hexagonal cell for evolvable systolic arrays on fpgas: (abstract only)	2018	-2.087306143143697	13.02845601983537	250031
250049	Arch	a 32-bit, 200-mhz gaas risc for high-throughput signal processing environments	1987	-3.955240812992453	13.247789276692364	250076
250063	EDA	shielding area optimization under the solution of interconnect crosstalk	2004	-6.569660204946669	12.360074682465159	250090
250086	EDA	statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application	2007	-6.2286779368755205	12.483775742257142	250113
250197	EDA	some observations on the physical design of the next decade	2016	-4.12165092449388	13.275088726596415	250224
250216	Graphics	interface for rapid data transfer and evaluation	1974	-2.3675852007813742	9.855123314303425	250243
250341	EDA	power-/energy efficient bist schemes for processor data paths	2000	-5.2888105890637584	13.46453314438397	250368
250355	EDA	setup time, hold time and clock-to-q delay computation under dynamic supply noise	2010	-6.710425779281755	12.558998255457759	250382
250401	Arch	energy-efficient execution of cryptographic hash functions on big.little architecture	2018	-0.29876202025492216	12.775820860790873	250428
250453	HPC	efficient computation of galois field expressions on hybrid cpu-gpu platforms	2016	-1.9677918559197325	9.936538655035287	250480
250456	EDA	energy aware compilation for dsps with simd instructions	2002	-1.0724419512482923	14.170916292772205	250483
250461	EDA	timing closure based on physical hierarchy	2002	-4.322240492630985	11.797519509696851	250488
250505	Arch	pre-silicon validation of ipf memory ordering for multi-core processors	2005	-2.5758224462104864	11.8968911594156	250532
250537	Arch	the impact of 3-dimensional integration on the design of arithmetic units	2006	-6.2433163468054325	12.94187984446202	250564
250542	Visualization	the design of a highly parallel computer organization	1969	-1.2458960007843385	11.482156063795722	250569
250576	EDA	power management in external memory using pa-cdram	2007	-0.3540056842161997	14.824639012532424	250603
250585	Logic	on the ambiguity and finite-valuedness problems in acceptors and transducers	2015	-7.05706660345351	8.433119932589463	250612
250589	Embedded	scheduling parallelizable tasks to minimize make-span and weighted response time	2002	-5.110846625449743	7.6353456263880775	250616
250592	EDA	on estimation of nbti-induced delay degradation	2010	-5.9447445446678	12.892426919549873	250619
250614	Metrics	parallelising the mean value analysis algorithm	1999	-0.3860703057127149	10.337872223081174	250641
250616	EDA	implementation of a barotropic operator for ocean model simulation using a reconfigurable machine	2007	0.3605814381555983	11.336869776764637	250643
250640	EDA	guest editors' introduction: the network-on-chip paradigm in practice and research	2005	-3.411712788897185	13.087881798685913	250667
250642	Arch	a distributed hardware barrier in an optical bus-based distributed shared memory multiprocessor.	1992	-0.1582121746672288	10.669415237499877	250669
250685	EDA	semi-synthetic circuit generation using graph monomorphism for testing incremental placement and incremental routing tools	2006	-6.248388597638347	10.986079022003457	250712
250785	AI	cumulative scoring-based induction of default theories	2018	-3.5590193828852486	7.453147897522466	250812
250787	EDA	soc scan-chain verification utilizing fpga-based emulation platform and sce-mi interface	2014	-4.12658246025404	11.94169185387516	250814
250883	HPC	communication-avoiding parallel minimum cuts and connected components	2018	-1.4572304964060334	9.336881084784748	250910
250928	SE	efficient probabilistic fault tree analysis of safety critical systems via probabilistic model checking	2016	-4.245701489085708	10.827000324141308	250955
250930	Arch	gsm: an efficient code generation algorithm for dynamic binary translator	2011	-0.5318798872685014	13.12281175137584	250957
250941	Theory	threshold realization of arithmetic circuits	1962	-7.229697948733754	10.246323572833195	250968
250979	EDA	a 64-pe folded-torus intra-chip communication fabric for guaranteed throughput in network-on-chip based applications	2009	-2.983788874554965	14.807579674613173	251006
251027	EDA	formal verification of content addressable memories using symbolic trajectory evaluation	1997	-5.035606111588108	10.332619402788147	251054
251034	EDA	boltzmann machine incorporated hybrid neural fuzzy system for hardware/software partitioning in embedded system design	2007	-3.798999074831951	9.668191116390297	251061
251139	EDA	a hierarchical approach to analog behavioral modeling of neural networks using hdl-a	1996	-4.393727130556028	10.810611139920029	251166
251207	EDA	an analog leaf cell for analog circuit design	2005	-3.8485392095279134	10.925753278528305	251234
251208	HPC	optimizing large-scale ode simulations	2014	0.10134742926872403	11.664564064956048	251235
251226	Embedded	algorithms for the dichotomous representation of systems	1967	-6.4065625621143925	9.513041474849569	251253
251257	EDA	mathematical models and control algorithms for dynamic optimization of multicore platforms: a complex dynamics approach	2015	-1.0055538499135184	14.88213418621991	251284
251282	Logic	reachability in biochemical dynamical systems by quantitative discrete approximation (extended abstract)	2011	0.4260041427693244	8.767961189414983	251309
251312	Theory	on l × n boolean matrices with all l × k submatrices having 2k distinct row vectors	1991	-6.891125741618545	10.247734277152103	251339
251319	EDA	efficient sequential test generation based on logic simulation	2002	-5.404196156545509	10.445584850538014	251346
251320	EDA	design overview of processor based implantable pacemaker	2008	-4.518303639916328	13.829122671192243	251347
251389	Arch	architecture exploration for ambient energy harvesting nonvolatile processors	2015	-5.702342720554075	14.028622346720223	251416
251397	EDA	a fault-tolerant technique using quadded logic and quadded transistors	2015	-5.407286042373035	13.128763085789727	251424
251403	Arch	energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis	2010	-1.3182835070605772	14.533699729765196	251430
251404	Arch	practical problems in the design of fault-tolerant hardware	1991	-4.574278692456157	10.38425000188501	251431
251423	EDA	evaluation of soc-based embedded real-time simulators for electromechanical systems	2016	-2.193843733870552	12.090193199706276	251450
251430	EDA	evolvability and reconfigurability	2004	-4.264500468824799	10.007762263450667	251457
251451	EDA	openhmc - a configurable open-source hybrid memory cube controller	2015	-1.3274966060631024	12.9828444897612	251478
251509	EDA	thrifty btb: a comprehensive solution for dynamic power reduction in branch target buffers	2008	-0.2866148646914617	14.817095616635227	251536
251596	SE	achieving sub 100 dppm defect levels on vdsm and nanometer asics	2004	-5.1799074687377455	11.794870411720334	251623
251599	Arch	strategies for managing the register file in risc	1983	0.4032694336330689	13.884810242290015	251626
251682	HPC	a novel parallel genetic algorithm for the graph coloring problem in vlsi channel routing	2007	-3.180377292139986	9.000536942822954	251709
251708	EDA	"""comments on """"checking experiments for sequential machines"""""""	1975	-7.125986001027088	8.970949715420113	251735
251752	EDA	design synthesis and silicon compilation	1990	-3.1860244224092265	11.417554205591752	251779
251753	EDA	operation limits in rtd-based ternary quantizers	2007	-6.776077952261313	10.313563119950985	251780
251793	EDA	resource allocation and design techniques of prebond testable 3-d clock tree	2013	-6.886262472544494	12.527694208530068	251820
251802	EDA	finite state machines with input multiplexing: a performance study	2015	-4.091902254544731	12.031241293575466	251829
251815	HPC	parameterisation to tailor commodity clusters to applications	2003	-0.5010949457811757	10.750260727231376	251842
251884	EDA	constructive multi-phase test point insertion for scan-based bist	1996	-5.680270684421616	10.584144472559695	251911
251902	Arch	custom designed cpu architecture based on a hardware scheduler and independent pipeline registers - architecture description	2012	-0.8669518464436736	13.785270428663738	251929
251943	EDA	mamba: closing the performance gap in productive hardware development frameworks	2018	-1.6547507427862322	11.927979099146675	251970
251962	Logic	binary decision graphs	1999	-0.3964645729145089	7.459592993686465	251989
251969	EDA	rethinking the synthesis of buses, data mapping, and memory allocation for mpsoc	2009	-1.5590585261909478	14.058193575324779	251996
251972	EDA	statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations	2008	-6.8030644928411474	11.943847512776038	251999
252016	EDA	understanding the design space of dram-optimized hardware fft accelerators	2014	-0.3280210046014823	13.3090677399577	252043
252019	EDA	a new scheme of test data compression based on equal-run-length coding (erlc)	2012	-6.220332464015999	11.242379559420524	252046
252023	EDA	comba: a comprehensive model-based analysis framework for high level synthesis of real applications	2017	-1.9077874968164732	12.258627620324932	252050
252039	EDA	valve: variable length value encoder for off-chip data buses	2005	-6.916223709248118	13.782557454660832	252066
252040	EDA	low-power weighted random pattern testing	2000	-5.820957466209048	11.880003992746156	252067
252041	Arch	an fpga-based multi-core platform for testing and analysis of architectural techniques	2012	-1.3868103400893423	12.500061489334085	252068
252119	EDA	system-level modeling of a network switch soc	2002	-3.0715596453200025	11.756440959195675	252146
252147	HPC	ada multitasking and the single source shortest path problem	1987	-0.86968746010161	9.960448647735113	252174
252171	EDA	redundant wire insertion for yield improvement	2009	-6.630802760376484	12.080895328928829	252198
252188	Arch	a read-monitored write circuit for 1t1m multi-level memristor memories	2011	-6.024202853204678	13.943524303054485	252215
252201	AI	the cost of eliminating vanishing markings from generalized stochastic petri nets	1989	-0.16357008094033365	9.042349103437516	252228
252254	EDA	design for testability of qca logic under stuck-at-value fault model	2008	-4.705526147908925	10.83951506392136	252281
252324	EDA	scan chain clustering for test power reduction	2008	-5.70974301879026	11.637241394347539	252351
252385	Embedded	dual-edge-triggered ff with timing error detection capability	2012	-5.4134558879000485	12.773790858821588	252412
252393	Robotics	parallel image processing by using homogeneous computing structures	1996	-0.42723578868655226	9.77675643116411	252420
252406	HPC	energy efficiency analysis of heterogeneous platforms: early experiences	2016	0.20938397648278645	14.331865245961266	252433
252408	Networks	an architecture for electronic textiles	2008	-2.9613083017400674	10.688595771939019	252435
252433	Embedded	a new approach to realizing fault-tolerant multiprocessor scheduling by exploiting implicit redundancy	1997	-1.3918832090264142	10.076246280326384	252460
252437	EDA	a logarithmic binary decision diagram-based method for multistate system analysis	2008	-4.8628524407719365	9.868545223260938	252464
252475	EDA	extending an embedded risc microprocessor for efficient translation based java execution	2009	-0.07237792077856643	12.517322075893144	252502
252535	HPC	bitonic sort on a chained-cubic tree interconnection network	2014	-1.7987654843665792	10.06995786216418	252562
252551	Networks	scheduling jobs with equal processing times and a single server on parallel identical machines	2016	-5.218685971743915	7.49275012870586	252578
252575	Embedded	an optimal real-time scheduling approach: from multiprocessor to uniprocessor	2011	-4.455648890524434	8.323340777724436	252602
252591	EDA	detailed routing violation prediction during placement using machine learning	2017	-6.751409442938877	11.485564886985411	252618
252630	Logic	semi-formal verification of the steady state behavior of mixed-signal circuits by sat-based property checking	2008	-3.866531036639123	10.770200286732397	252657
252670	Logic	an efficient algorithm for learning event-recording automata	2011	-7.2044763050916325	8.693620185613021	252697
252694	Logic	relativizations for the logic-automata connection	2005	-0.20006566734307712	7.487076640647218	252721
252738	Visualization	crossing the chasm to new solid-state storage architectures [the art of storage]	2016	-3.325140239944565	12.863698072339966	252765
252744	HPC	integrating 3d resistive memory cache into gpgpu for energy-efficient data processing	2015	-0.6846852051624713	14.471865735508638	252771
252759	HPC	rchc: a holistic runtime system for concurrent heterogeneous computing	2016	-0.17562861487704687	14.413728692471237	252786
252829	Robotics	an optimal fault-tolerant design approach for array processors	1994	-3.2472497907025883	10.476273282137326	252856
252890	EDA	the design and implementation of amba interfaced high-performance sdram controller for hdtv soc	2009	-2.6665372512031724	12.877380436469391	252917
252892	EDA	exploiting deterministic tpg for path delay testing	2000	-5.647286314248063	10.968949329636713	252919
252979	EDA	high-level synthesis for dynamically reconfigurable hardware/software systems	1998	-2.444064646977153	12.355504041331466	253006
252991	Visualization	special issue of silicon photonics [scanning the issue]	2018	-3.4390516485181686	10.104012213415368	253018
252992	Arch	a scalable shared buffer atm switch architecture	1995	-2.0313227285638096	15.023895422113654	253019
253007	Crypto	securing medical devices against hardware trojan attacks through analog-, digital-, and physiological-based signatures	2018	-5.032692705917935	14.831894859957464	253034
253093	NLP	fault-tolerant neural architectures: the use of rotated operands	1995	-4.647589165778784	12.592304059696614	253120
253110	EDA	exploiting built-in delay lines for applying launch-on-capture at-speed testing on self-timed circuits	2018	-5.1995717535512105	12.162805915197008	253137
253147	Robotics	a comparison of two metaheuristic algorithms for scheduling problem on a heterogeneous cpu/fpga architecture with communication delays	2017	-3.5316731157545256	8.685734777143056	253174
253150	EDA	self-checking fsm design with observing only fsm outputs	2000	-5.427208128987612	10.253497646185226	253177
253160	Arch	mitigating the memory bottleneck with approximate load value prediction	2016	0.2620731665970519	14.47165258186919	253187
253173	HPC	combining local and global history hashing in perceptron branch prediction	2007	0.3154970792023803	14.319247100883393	253200
253202	EDA	architecture description and packing for logic blocks with hierarchy, modes and complex interconnect	2011	-2.8694686156471443	12.116495407740045	253229
253225	EDA	reusable intellectual property core protection for both buyer and seller	2018	-5.107641990086597	14.914033662745615	253252
253226	Arch	high-endurance bipolar reram-based non-volatile flip-flops with run-time tunable resistive states	2018	-5.690150512967366	14.15308216484024	253253
253257	Arch	a compiler scheme for reusing intermediate computation results	2004	-0.3605005842457584	13.486987706773002	253284
253261	EDA	data mining based prediction paradigm and its applications in design automation	2012	-4.8374533908998085	11.53816748017709	253288
253274	EDA	gigahertz sige bicmos fpgas with new architectures and novel power management schemes	2002	-6.91233553127439	13.923183940767565	253301
253283	Arch	low-cost, high-performance barrier synchronization on networks of workstations	1997	0.3591699158828392	13.006512880699866	253310
253356	EDA	leakage current reduction techniques for 7t sram cell in 45 nm technology	2013	-6.733574521112749	13.922425810929186	253383
253419	EDA	transistor-level synthesis for low-power applications	2007	-6.5526197584367845	12.590101002966133	253446
253423	Arch	stepwise sleep depth control for run-time leakage power saving	2012	-6.318350642987126	13.335036686655009	253450
253434	Robotics	collaborative model-based fallback control for secured networked control systems	2018	-2.8018302150815124	8.345899684930908	253461
253453	Crypto	memory test-debugging test vectors without ate	1997	-3.7109379637702213	11.583754727397457	253480
253550	Robotics	easypr — an easy usable open-source pr system	2013	-2.10615759970773	12.1188040957325	253577
253599	HPC	integrating an array processor into a scientific computing system	1981	0.04174558404023017	10.894145123954036	253626
253671	EDA	reram write circuit with dynamic uniform and small overshoot compliance current under pvt variations	2017	-6.141812233497702	13.858825018674233	253698
253821	EDA	evaluating the potential of low power systems for headphone-based spatial audio applications	2015	-0.888280742363455	12.08749460592275	253848
253840	HPC	non-stationary random process for large-scale failure and recovery of power distributions	2012	-2.337357419050128	7.666712516819867	253867
253856	HPC	improving the gpu space of computation under triangular domain problems	2012	-1.305256418380549	9.924562409157577	253883
253865	EDA	a novel high level synthesis approach	2007	-5.171963138906458	10.022334655436703	253892
253898	Arch	microcode with embedded timing constraints.	2006	-4.696147807422103	11.458504667767205	253925
253915	ML	a combinatorial algorithm for horn programs	2013	-3.3334847587453083	7.610390457911365	253942
253937	EDA	computation of floating mode delay in combinational circuits: theory and algorithms	1993	-5.794863706730554	10.459401261076122	253964
253959	Arch	an efficient cpi stack counter architecture for superscalar processors	2012	-0.591219700501849	13.726292445305045	253986
253983	EDA	enhancing multi-threaded legalization through $k$-d tree circuit partitioning	2018	-7.05187580762165	11.39960326974669	254010
253984	EDA	statistical modeling and analysis of chip-level leakage power by spectral stochastic method	2009	-6.901387068010715	12.223459686994723	254011
253992	EDA	on-chip process variability monitoring flow	2010	-4.954983011107256	12.878043799917554	254019
254071	Arch	will network processor units live up to their promise?	2004	-2.4974181343904225	12.929566833007277	254098
254098	Theory	hybrid extended finite automata	2007	-7.182219656506772	8.379290294457347	254125
254116	EDA	evolutionary design of the memory subsystem	2018	-1.5386483832376283	13.916373841610485	254143
254223	PL	trace-based register allocation in a jit compiler	2016	0.41023299124160056	12.713213074797055	254250
254287	EDA	methods of handling the tolerance and test-point selection problem for analog-circuit fault diagnosis	2011	-5.626723086868042	10.485110023354352	254314
254351	Crypto	cray blitz's mate-in-10 position	1985	0.048537112824330486	9.883769783663183	254378
254405	Logic	on infinite transition graphs having a decidable monadic theory	1996	-7.119757875845548	7.876338615175905	254432
254408	Theory	hairpin finite automata	2011	-7.066115754104677	8.083211785304794	254435
254411	EDA	a spiffy tool for the simultaneous placement and global routing for three-dimensional field-programmable gate arrays	1999	-6.543970724041209	11.69026093654896	254438
254447	Theory	classes of szilard languages in nc^1	2009	-7.211769185972174	8.16553734661926	254474
254474	EDA	variations in nanometer cmos flip-flops: part ii—energy variability and impact of other sources of variations	2015	-6.163676938029134	13.2630374383424	254501
254482	Arch	a loosely synchronizing asynchronous router for tdm-scheduled nocs	2014	-3.5796200017899937	12.118354965546652	254509
254502	EDA	computer aids for the design of large scale integrated circuits	1983	-3.755404132234232	10.10741324553689	254529
254508	EDA	design of variable input delay gates for low dynamic power circuits	2005	-7.225633495169134	13.288854661061073	254535
254563	ML	technical aspects of data communication (3. ed.)	1988	-1.4285848541562851	8.662820554464282	254590
254571	EDA	increasing the energy efficiency of microcontroller platforms with low-design margin co-processors	2017	-1.373260256865398	14.853180284243553	254598
254599	Theory	sara: self-aware resource allocation for heterogeneous mpsocs	2018	-0.16284124951445084	14.896804658419335	254626
254635	EDA	delay dependent power optimisation of combinational circuits using and-inverter graphs	2010	-6.917555959207334	12.619979685939875	254662
254668	Arch	low power and scalable many-core architecture for big-data stream computing	2014	0.09850851707359884	12.467564171381404	254695
254714	HPC	two methods for combining original memory access coalescing and equivalent memory access coalescing on gpgpu	2016	0.4538496332230344	12.747255671941895	254741
254745	HPC	analysis and optimization of financial analytics benchmark on modern multi- and many-core ia-based architectures	2012	0.01583086788238468	11.576831838020926	254772
254750	Crypto	linear independence as evaluation criterion for two-dimensional test pattern generators	2000	-6.048762493912263	10.678754515304766	254777
254821	EDA	sub-operation parallelism optimization in simd processor core synthesis	2005	-1.5766989089656784	13.134972337259095	254848
254875	DB	communication vs distributed computation: an alternative trade-off curve	2017	-4.7225290496749475	8.829844191514908	254902
254902	EDA	power and thermal modeling for communication systems	2016	-4.209830951319127	11.067770054137316	254929
254917	HPC	the fpga-based high-performance computer rivyera for applications in bioinformatics	2014	0.16992880764188847	10.306814658668513	254944
254950	Embedded	towards low-cost fault detection strategy of fpga configuration memory in real-time systems	2014	-3.2630105463976973	12.728381748263581	254977
254951	ML	implementation and analysis of stable pufs using gate oxide breakdown	2018	-5.819483838592013	14.936745721920564	254978
254972	HPC	tuning the granularity of parallelism for distributed graph processing	2017	-0.8446683350458822	9.620262859446033	254999
255004	PL	dynamic transformations in optimized code generation for digital signal processors	1995	-1.6741295317966125	12.150194711007956	255031
255011	EDA	spatial correlation modeling for probe test cost reduction in rf devices	2012	-5.092789256721961	11.662790524434044	255038
255050	HPC	a simulated annealing approach for multimedia data placement	2004	-3.116441250035136	9.286250920151419	255077
255081	PL	subregularly tree controlled grammars and languages	2008	-6.919003342360842	8.184880944827594	255108
255088	EDA	automated design and optimization of circuits in emerging technologies	2009	-5.900194812224552	10.524129483063962	255115
255101	Arch	schedule-independent storage mapping for loops	1998	-1.064421838338964	10.560971083936415	255128
255110	Logic	ltl-model-checking via model composition	2012	0.02575109074667721	7.909318307423023	255137
255112	Embedded	ultra-low energy data driven computing using asynchronous micropipelines and nano-electro-mechanical relays	2017	-6.6833556043728395	13.54432153025731	255139
255121	EDA	a cross-layer fault-tolerant design method for high manufacturing yield and system reliability	2013	-3.9427573635138375	14.274951851468694	255148
255122	Theory	yield learning perspectives	2012	-3.8312806062906812	12.183252799458025	255149
255129	DB	linear hashing with separators - a dynamic hashing scheme achieving one-access retrieval	1988	-5.388221727597006	9.164121218194593	255156
255158	Arch	hardware/software codesign for automotive applications: challenges of the architectural level	2001	-2.5614486423931973	11.08328688773584	255185
255159	EDA	test generation in circuits constructed by input decomposition	1990	-6.344245522999247	10.340575900262863	255186
255172	EDA	an efficient bi-objective optimization framework for statistical chip-level yield analysis under parameter variations	2016	-6.798350985334027	12.369451061833889	255199
255185	HPC	pasm: a partitionable simd/mimd system for image processing and pattern recognition	1981	-0.8487960665803861	11.709197761926038	255212
255216	EDA	a new system interconnection architecture based on rapidio using partial reconfiguration	2013	-2.365805842018624	13.363344507518166	255243
255329	EDA	minimization of exclusive or and logical equivalence switching circuits	1970	-7.1328294682796844	9.992944158985749	255356
255341	Arch	program-invariant checking for soft-error detection using reconfigurable hardware	2015	-3.669998915480988	13.880345714229026	255368
255379	EDA	pds: pseudo-differential sensing scheme for stt-mram	2016	-6.814103953444889	14.284723962349	255406
255382	EDA	partial bist insertion to eliminate data correlation	1999	-5.737796241641762	10.981844226423187	255409
255395	HPC	towards green computing using diskless high performance clusters	2011	-0.12109128928035827	14.263112983120234	255422
255421	EDA	novel variability aware path selection for self-referencing based hardware trojan detection	2018	-5.110108442683076	14.752167873493118	255448
255431	EDA	tlm power3: power estimation methodology for systemc tlm 2.0	2012	-3.058625259375336	13.21848166798441	255458
255538	Arch	multicore surprises: lessons learned from optimizing sweep3d on the cell broadband engine	2007	-0.029340958265746942	11.823640294363608	255565
255557	EDA	mapping algorithms for a multi-bit data path processing reconfigurable chip rhw	2000	-2.8475557454113063	13.22424617768902	255584
255619	Arch	improving fpga performance with a s44 lut structure	2018	-7.1496978353969025	12.210459348053849	255646
255639	EDA	an efficient algorithm for the extraction of compressed diagnostic information from embedded memory cores	2003	-4.6467976717675885	11.617875280142467	255666
255751	EDA	mist - a design aid for programmable pipelined processors	1994	-0.9653864667326396	13.166299867863971	255778
255807	EDA	computation of cross-coupling for reliable system operation	2012	-4.799127311788107	13.324866068181846	255834
255816	Arch	tag overflow buffering: reducing total memory energy by reduced-tag matching	2009	-0.3895090877628795	14.838550079771535	255843
255874	Metrics	a hybrid markov model for accurate memory reference generation	2007	-0.19140356753542068	13.924830810208187	255901
255908	HPC	compiler and runtime support for irregular reductions on a multithreaded architecture	2002	0.3686713098534963	11.507138049728859	255935
255936	Embedded	poet: a portable approach to minimizing energy under soft real-time constraints	2015	-0.3879619989326256	14.96324759381596	255963
255937	Arch	the impact of technology scaling on lifetime reliability	2004	-5.3768740576608245	13.624505681361521	255964
255943	Vision	yield and performability evaluation of vlsi reconfigurable multiprocessor structures	1987	-2.0106111194348344	10.448247722957476	255970
255969	EDA	wire sizing with scattering effect for nanoscale interconnection	2006	-6.366597874956452	12.737858675846699	255996
255977	Arch	implications of integrated cpu-gpu processors on thermal and power management techniques	2018	-0.5948028499801677	14.610537065764635	256004
256042	EDA	coupling aware rlc-based clock routings for crosstalk minimization	2006	-7.143118369109371	12.515493233270956	256069
256046	EDA	a modified line expansion algorithm for device-level routing of analog integrated circuits	1998	-6.686542931716215	11.596222798833535	256073
256050	EDA	performance and thermal management on self-adaptive hybrid multi-cores	2013	-0.6914747504534327	11.859926535067105	256077
256088	EDA	fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation	2013	-3.2585290911081226	14.451021215328815	256115
256112	Robotics	a graph-theoretic optimal control problem for terminating discrete event processes	1992	0.1876074914080317	8.887160457088438	256139
256173	Logic	on the construction of universal series-parallel functions for logic module design	1997	-7.018115865696238	10.391966690399345	256200
256209	HPC	block sparse cholesky algorithms on advanced uniprocessor computers	1993	-0.37926019553512186	10.632326703657432	256236
256243	Arch	efficient custom computing of fully-streamed lattice boltzmann method on tightly-coupled fpga cluster	2013	-0.4692650567139381	12.438357603629141	256270
256254	Theory	codeterministic lindenmayer schemes and systems	1979	-6.827632561028037	8.03362122100358	256281
256256	EDA	representations for reasoning about digital circuits	1981	-3.5263350064110113	11.078257196928003	256283
256295	PL	fusing filters with integer linear programming	2014	-1.936049947186945	10.737978861092268	256322
256389	DB	oblivious vs. distribution-based sorting: an experimental evaluation	2005	-1.4598476919306598	10.012534048163511	256416
256402	EDA	a new approach to latency insensitive design	2004	-6.119890669930534	12.109272668764786	256429
256415	Theory	parallel algorithms for generating random networks with given degree sequences	2015	-1.1974832339744186	9.14920328622896	256442
256420	Theory	maintaining arc consistency algorithms during the search without additional space cost	2005	-4.142237600462116	7.667510685241322	256447
256475	EDA	on the charge sharing problem in cmos stuck-open fault testing	1990	-5.93676515974505	11.697451717720762	256502
256647	SE	limitations in predicting defect level based on stuck-at fault coverage	1994	-5.1708333061676734	11.161309422348868	256674
256650	Arch	decomposition of task-level concurrency on c programs applied to the design of multiprocessor soc	2008	-1.4443422875277954	12.762350149873257	256677
256732	EDA	optimum cmos stack generation with analog constraints	1995	-6.214315352035759	10.490531265043609	256759
256742	EDA	the maclaurin's and taylor's series expansions of the symbolic multiple valued logic functions	1998	-6.877756092853838	9.644885130788682	256769
256760	EDA	jbits implementation and design verification in space compressor design of digital circuits	2003	-4.022780401080013	10.697066033654	256787
256806	Arch	guest editorial: revolutionary technologies for acceleration of emerging petascale applications	2009	-2.4556124867988736	13.623434345775387	256833
256842	Theory	some structural aspects of hypergraph languages generated by hyperedge replacement	1987	-6.614718980138214	7.943137950641201	256869
256981	OS	g-thinker: big graph mining made easier and faster	2017	-0.9407594835940584	9.256730096064267	257008
257014	EDA	optimal design on asynchronous system with gate-level pipelining	2015	-5.880883656346171	12.014303211409645	257041
257018	HPC	a hybrid mimd/df compiler for parallel processing	1992	-0.4367944325852102	9.972508562675008	257045
257043	EDA	genetic fuzzy c-mean clustering-based decomposition for low power fsm synthesis	2017	-6.315891749538298	10.554311173716343	257070
257052	EDA	fast performance-driven optimization for buffered clock trees based on lagrangian relaxation	1996	-7.107839790566239	11.489378814613016	257079
257053	Visualization	c-based complex event processing on reconfigurable hardware	2013	-0.926785617224616	12.360102433663206	257080
257057	ML	a study of parallel data compression using proper orthogonal decomposition on the k computer	2014	-0.5308733362973478	11.113520887821009	257084
257070	EDA	improving efficiency of implicit markov chain state classification	2004	-5.762922509568173	9.51817409516106	257097
257175	SE	experimental results for iddq and vlv testing	1998	-5.348697879467204	11.907298737738259	257202
257230	NLP	the string generating power of context-free hypergraph grammars	1991	-6.530729881710041	8.253170686575254	257257
257284	EDA	fault coverage analysis of peak-detector based bist for rf lnas	2010	-5.458580094665194	11.910827008907182	257311
257288	EDA	optimization of robust asynchronous circuits by local input completeness relaxation	2007	-6.733551546133499	12.058780018093383	257315
257329	Arch	multi-objective optimization of noc standard architectures using genetic algorithms	2010	-2.282679247456638	14.81224435804262	257356
257345	NLP	necessary and sufficient conditions for task automaton decomposition	2011	0.053884427001570284	8.796313571604676	257372
257366	SE	determination of test configurations for pair-wise interaction coverage	2000	-4.194662579657716	9.770162158701249	257393
257410	EDA	genetic algorithms and artificial neural networks to combinational circuit generation on reconfigurable hardware	2010	-4.405903162757574	9.926331052158906	257437
257429	AI	online scheduling on two uniform machines to minimize the makespan with a periodic availability constraint	2010	-5.253523154399064	7.53820867132081	257456
257521	DB	reducing energy consumption of queries in memory-resident database systems	2004	0.4871530433410925	14.875315284415024	257548
257533	EDA	statistical sampling and regression analysis for rt-level power evaluation	1996	-6.170001656313505	12.15660309362895	257560
257564	Embedded	automatic cache partitioning and time-triggered scheduling for real-time mpsocs	2014	0.07445181980082446	14.296800035442644	257591
257634	DB	on-the-fly composition of fpga-based sql query accelerators using a partially reconfigurable module library	2012	-0.9632783525728199	13.02614593729542	257661
257712	Arch	variable instruction scheduling for mimd interpretation on pipelined simd machines and for compositional instruction sets	1997	-0.009710830448850277	12.31636328296896	257739
257783	DB	facilitating easier access to fpgas in the heterogeneous cloud ecosystems	2018	0.054223965594552496	13.005105637012086	257810
257815	EDA	bist-puf: online, hardware-based evaluation of physically unclonable circuit identifiers	2014	-5.341989286686487	15.087451261761393	257842
257816	EDA	combinational part structure simplification of fully delay testable sequential circuit	2014	-5.978792213908874	10.325485964617243	257843
257913	EDA	an evolutionary approach to configuring an embedded system based on power consumption	2003	-2.3725742540303503	12.92345856388552	257940
257961	HPC	estimation of nested loops execution time by integer arithmetic in convex polyhedra	1994	-0.983901156843165	10.116113844500912	257988
257976	ML	kl1 in condition graphs on a connection machine	1988	-0.3450672423301615	9.653767097763131	258003
257979	DB	processor allocation in hypercube multiprocessors	1995	-3.3596847218273744	14.851199895996633	258006
257984	Robotics	reliability, yield and stress burn-in: a unified approach for microelectronics systems manufacturing and software development	1999	-4.0437287934969435	10.958201049447162	258011
258008	HPC	chip multiprocessing and the cell broadband engine	2006	-0.3651963221839216	13.473668364920444	258035
258015	Arch	characterizing 3d floating gate nand flash: observations, analyses, and implications	2018	-4.02077121737242	14.108607206763173	258042
258075	EDA	security vs. test quality: can we really only have one at a time?	2004	-4.6960200542697645	14.789122334892236	258102
258108	HPC	parallel sparse pluq factorization modulo p	2017	-1.1575227327354765	10.161891803451038	258135
258129	Robotics	diagnosable discrete event system design: a case study of automatic temperature control system	2008	0.4059470578689217	9.00495184921768	258156
258180	AI	game theoretical designs of resilient cooperative systems	2015	-2.8748359048460475	8.124398478902133	258207
258248	Logic	first-order logic definability of free languages	2015	-6.282053197223537	8.234827399385205	258275
258310	EDA	reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits	2016	-6.842643954622239	13.319482734222186	258337
258362	EDA	static timing analysis of embedded software	1997	-0.5085877560729721	13.545874483543562	258389
258370	Logic	model checking memoryful linear-time logics over one-counter automata	2010	0.02205179037492392	8.138177103114858	258397
258395	EDA	effect of oxide breakdown on rs latches	2007	-6.274665235895029	13.565813162426164	258422
258399	EDA	fast online synthesis of digital microfluidic biochips	2014	-6.907746330777037	11.337717200719915	258426
258426	Logic	a product version of dynamic linear time temporal logic	1997	-0.26295155141802656	7.647982986643343	258453
258435	Arch	boosting gpu performance by profiling-based l1 data cache bypassing	2015	0.16858119445662964	13.8810875554434	258462
258445	Visualization	a vlsi support for gks	1984	-2.353793835775462	11.263124837177203	258472
258462	DB	high performance associative coprocessor architecture for advanced database searching	2004	-0.8195162461793478	10.027317056513448	258489
258469	EDA	teh reliability of the integrated circuits in automotive industry	1993	-3.827129709873975	10.727421386008439	258496
258495	PL	the lax braided structure of streaming i/o	2011	0.3766498518721417	7.487282276683249	258522
258572	Arch	computerized tritium measurements with a liquid scintillation counter	1988	-2.7804083045993133	10.919140052833146	258599
258596	PL	distributed random number generation	1992	-3.9691250094868815	9.405932545272973	258623
258659	PL	campary: cuda multiple precision arithmetic library and applications	2016	-1.4677304425543454	10.45293461047648	258686
258666	EDA	hybrid history-based test overlapping to reduce test application time	2013	-5.814495125422247	11.376494728654096	258693
258668	EDA	a methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design	1999	-6.482200778564825	12.463820612321026	258695
258674	Robotics	a parallel approach to the picture restoration algorithm of geman and geman on an simd machine	1986	-1.6553044144838167	9.780668322674318	258701
258696	Theory	traffic noise and maximum-flow spanning trees on growing and static networks	2006	-2.0847169731184696	8.028479265843202	258723
258717	EDA	self-testing of user-programmed fpgas based on the concept of linear segments	2001	-4.695553396519797	11.20061548094341	258744
258734	SE	quantitative analysis of very-low-voltage testing	1996	-5.512205298641166	12.671202148681635	258761
258761	EDA	practical verification of power delivery networks for smart tv applications	2015	-4.1382125106877	12.306429761686568	258788
258785	HPC	accelerating cellular automata simulations using avx and cuda	2012	-0.1632203459776552	11.143968098404033	258812
258804	Arch	recycle:: pipeline adaptation to tolerate process variation	2007	-5.6721411585549255	13.975067648963828	258831
258890	EDA	wild: a workload-based learning model to predict dynamic delay of functional units	2016	-6.1448501965665905	12.740171858700943	258917
258915	EDA	an efficient transition detector exploiting charge sharing	2015	-6.046043049187652	13.749963457452559	258942
258944	EDA	technology mapping using fuzzy logic	1994	-5.941602598117468	9.940298533271896	258971
258962	EDA	static statistical mpsoc power optimization by variation-aware task and communication scheduling	2013	-2.0544486627765033	14.985605912963324	258989
259044	EDA	simulation of socs with embedded mixed-signal cores using a verilog high-speed virtual serial interface	2006	-3.822203547206122	12.291210526613007	259071
259129	EDA	some results on the design of regular structured sequential circuits	1985	-4.330243864662664	10.19454971127418	259156
259150	EDA	erlangen slot machine: an fpga-based dynamically reconfigurable computing platform	2010	-1.5750433756447009	12.887232380198872	259177
259154	NLP	an axiomatic definition of context-free rewriting and its application to nlc graph grammars	1987	-6.8855406837396025	7.832718393506885	259181
259198	EDA	design of concurrent test hardware for linear analog circuits with constrained hardware overhead	2004	-5.01311050310697	11.837972906099065	259225
259267	Arch	digital cmos logic operation in the sub-threshold region	2000	-7.047928247262113	13.681986257088456	259294
259315	Security	event-based information-theoretic privacy: a case study of smart meters	2016	-3.9769828320616964	8.595427569157255	259342
259324	Arch	redesign modern ip router chips in a 3d technology	2012	-2.9912065649613733	14.287506770046143	259351
259343	Arch	controlled-load limited switch dynamic logic circuit	2005	-6.942989661715673	13.457237124446564	259370
259349	HPC	analytical modeling of the energy consumption for the high performance linpack	2013	-0.3496082425515608	14.414954484440493	259376
259350	EDA	analog layout retargeting using geometric programming	2011	-6.6074070113371315	10.799204804945543	259377
259352	SE	adaptive source bias for improved resistive-open defect coverage during sram testing	2013	-5.5750174551467415	12.892029835459892	259379
259402	Arch	a hypergraph-based model for port allocation on multiple-register-file vliw architectures	1995	-0.5622406558803896	12.907918943273096	259429
259443	EDA	an ir-drop aware test pattern generator for scan-based at-speed testing	2016	-6.136832650019162	12.016442401570034	259470
259446	Arch	automated design of an asip for image processing applications (research note)	2000	-1.6644050163004265	12.242496808279688	259473
259560	Logic	don't care words with an application to the automata-based approach for real addition	2006	0.11129073724249593	8.009113464575075	259587
259575	Embedded	virtual i/o based on scratchpad memory for embedded system	2010	-0.7763054558488331	14.562179537572716	259602
259603	Theory	maximizing revenues for on-line dial-a-ride	2014	-5.246441314229589	7.532042290944254	259630
259677	EDA	automatic synthesis of asynchronous circuits from high-level specifications	1989	-4.642421037820912	10.627725650936355	259704
259729	EDA	optimized multicore architectures for data parallel fast fourier transform	2013	-1.2928807263321562	12.823667435021827	259756
259777	EDA	a refinement methodology for clock gating optimization at layout level in digital circuits	2010	-4.522716042942809	10.981211915858047	259804
259795	Logic	the expressive power, satisfiability and path checking problems of mtl and tptl over non-monotonic data words	2016	-0.0610128382742564	8.071666569348793	259822
259809	EDA	layout driven re-synthesis for low power consumption lsis	1997	-6.096009229763568	12.14423837759518	259836
259856	EDA	an efficient bayesian yield estimation method for high dimensional and high sigma sram circuits	2018	-6.38340334187816	11.996527670752284	259883
259861	EDA	cost-effective lifetime and yield optimization for noc-based mpsocs	2014	-4.724932541981273	13.037601199030313	259888
259927	EDA	low-power current mode logic for improved dpa-resistance in embedded systems	2005	-6.8404408539027175	14.251174151768314	259954
259945	Arch	failure mechanisms in semiconductor memory circuits	2000	-4.511532005079459	11.9875742309638	259972
259981	EDA	reliability modeling and management of nanophotonic on-chip networks	2012	-4.374033600132333	13.784372606919955	260008
259992	HPC	learning-based dynamic pinning of parallelized applications in many-core systems	2018	0.2427544709746338	14.649863491248693	260019
260043	Theory	optimal networks of nor-or gates for functions of three variables	1972	-6.951589698634561	10.279789788243118	260070
260080	EDA	switching activity minimization in combinational logic design	2004	-6.386264133779193	11.434770429947982	260107
260082	Robotics	robust processor allocation for independent tasks when dollar cost for processors is a constraint	2005	-4.766262347810488	7.6744348385046015	260109
260091	HPC	design and optimization aspects of a distributed programmable architecture for monitoring gigabit networks	2003	-2.862124783408361	10.629676751687832	260118
260118	Robotics	cost reduction of system-level tests with stressed structural tests and svm	2015	-5.043788749150097	11.849485508370615	260145
260132	HPC	an auction-based weighted matching implementation on massively parallel architectures	2012	-1.9140826188931441	9.224145956358637	260159
260138	DB	distributed processing for automotive data stream management system on mixed single- and multi-core processors	2016	-0.34074463687228845	13.01835658835292	260165
260147	EDA	power-efficient i/o design considerations for high-bandwidth applications	2011	-3.2695683663108714	13.794881996925547	260174
260195	EDA	session 3: method and tools for system design	2016	-1.8265557105329329	12.34142075265291	260222
260209	EDA	template-based memory access engine for accelerators in socs	2011	-0.9836395275649884	13.789160508086074	260236
260228	HPC	performance evaluation of large-scale parallel clustering in now environments	1997	0.017650002879193355	10.432336239383991	260255
260279	Arch	optimizing address code generation for array-intensive dsp applications	2005	-0.7127070428873699	13.412055222516985	260306
260316	Embedded	energy-efficient multi-task computing on mpsocs: a case study from a memory perspective	2012	-0.8381526921693413	14.294524190866186	260343
260342	Arch	dependable computing in the context of mobility, nomadicity, ubiquity, and pervasiveness	2005	-4.338231305020522	13.489917177304337	260369
260343	Embedded	scheduling tasks with resource requirements in hard real-time systems	1987	-3.916480649406545	8.550086079181602	260370
260358	Arch	emergpu: understanding and mitigating resonance-induced voltage noise in gpu architectures	2016	-4.533635639057867	14.177500282541844	260385
260369	EDA	a stt-ram-based low-power hybrid register file for gpgpus	2015	-0.4941883291470655	14.753438535919788	260396
260433	Theory	on the speed requirement for optimal deadline scheduling in overloaded systems	2001	-5.143145553209723	7.869883295953673	260460
260468	EDA	multiplexer-based routing fabric for reconfigurable logic	2007	-2.8631182213386706	14.34061894921132	260495
260488	EDA	a stochastic model for nbti-induced lsi degradation in field	2013	-5.731908837689335	12.886746177026472	260515
260506	Embedded	model-based design of time-triggered real-time embedded systems for digital manufacturing	2015	-1.7843563896589263	12.236336220912063	260533
260662	EDA	multi-objective optimization for application mapping and body bias control on a cgra	2017	-6.7241954082396616	12.91932096666763	260689
260663	Logic	deternimization of büchi automata as partitioned automata	2013	-0.2619455442879014	8.327745615662637	260690
260737	SE	diagnosis meets physical failure analysis: how long can we succeed?	2004	-4.3337848299300905	12.046298846996741	260764
260760	PL	sigmap/sigsam/signum(paper session)	1976	-1.0753452283116025	9.917907207387888	260787
260784	Mobile	ijwin special series: wideband wireless local access	1999	-1.7046001949838696	8.656271722583	260811
260808	Theory	online non-preemptive scheduling on unrelated machines with rejections	2018	-5.179326720537394	7.792615842650314	260835
260941	OS	on the effect of issq testing in reducing early failure rate	1995	-5.042333087978331	12.003652544683318	260968
260959	Embedded	an arm-based system-on-a-programmable-chip architecture for spoken language translation	2007	-2.5270880612850117	12.015008937615724	260986
