// Seed: 2290137366
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  tri1 id_2, id_3;
  assign {id_1} = id_2;
  wire id_4, id_5;
  module_0 modCall_1 ();
  id_6(
      id_2, 1
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always_comb id_2 <= -1;
  wire id_3;
  module_0 modCall_1 ();
  supply1 id_4, id_5 = 1;
  supply0 id_6, id_7 = id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  and primCall (id_1, id_2, id_3, id_5);
  parameter id_5 = id_3;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  wire id_6;
  wire id_7 = id_6;
endmodule
