{
    "0": {
        "name": "kernel_main",
        "file": "kernel.cpp",
        "fileloc": "9",
        "instructions": "43",
        "total_instructions": "89",
        "calls": "1",
        "basicblocks": "1",
        "memory_accesses": "0",
        "control_depth": "0",
        "def_use_depth": "4"
    },
    "1": {
        "name": "kernel_main_Pipeline_VITIS_LOOP_10_1",
        "file": "\/home\/jbookelm\/fpga_detray\/fpga-impl\/src\/kernel.cpp",
        "fileloc": "10",
        "instructions": "46",
        "total_instructions": "46",
        "calls": "",
        "basicblocks": "7",
        "memory_accesses": "9",
        "control_depth": "4",
        "def_use_depth": "2",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    }
}
