idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

###################################
# Setup LUTs used by HCWs

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  ldb qid LQ:*
  dir pool DP:* credit_cnt=0x1000 credit_limit=0x1000 freelist_base=0 freelist_limit=0xfff
  ldb pool LP:*  credit_cnt=0x3ffc credit_limit=0x4000 freelist_base=0 freelist_limit=0x3fff
  vas VS:* ldb_qidv:LQ=1
  ldb pp PP:0 gpa=0x80000000 vas=VS dir_pool=DP ldb_pool=LP ldb_credit_count=0x4 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 ldb_credit_hwm=0x200 ldb_credit_lwm=0x100
  ldb cq PP   gpa=0x80200000 qidv0=1 qidix0=LQ cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  msix_cq 8 addr=0x123456789abcdec data=0x55aacc33 is_ldb=1 cq=PP

cfg_end

wr credit_hist_pipe.cfg_ldb_cq_intr_armed0 0x00000001

rd hqm_pf_cfg_i.vendor_id
