// Generated by CIRCT firtool-1.62.0
module SimplerTimer(
  input  clock,
         reset,
         io_load,
         io_select,
  output io_done
);

  reg  [2:0] counterReg;
  wire       io_done_0 = counterReg == 3'h0;
  always @(posedge clock) begin
    if (reset)
      counterReg <= 3'h0;
    else if (io_load)
      counterReg <= io_select ? 3'h3 : 3'h5;
    else if (~io_done_0)
      counterReg <= counterReg - 3'h1;
  end // always @(posedge)
  assign io_done = io_done_0;
endmodule

