{"vcs1":{"timestamp_begin":1698770602.747054893, "rt":0.35, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1698770603.152807165, "rt":0.28, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1698770603.465906675, "rt":0.32, "ut":0.10, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698770602.412382840}
{"VCS_COMP_START_TIME": 1698770602.412382840}
{"VCS_COMP_END_TIME": 1698770603.854164161}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337404}}
{"stitch_vcselab": {"peak_mem": 222556}}
