# Wallace-Multiplier
Verilog implementation of a Wallace tree multiplier. Includes structural modeling, testbenches, and performance analysis compared to ripple-carry multiplication.
