# Decoder

## Self Study
- [Decoder](https://vlsiverify.com/verilog/verilog-codes/decoder/)

## Design
  - Write the RTL code

## Testbench
  - Write a self checking Testbench
