cswitch db version 0.5
# DO NOT DEPEND ON THIS FILE FORMAT, IT _WILL_ CHANGE.
attr db db arch id griffin-2.0
attr db db speed id -3
attr db db tile id griffin
attr db db top id demo_sd_to_lcd
cell CONST
output out
net out
endcell
cell M7S_IO_DDR
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_DQS
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr_en_rstn
output dqsr_en
output dqsr90_o
input dqsr90_1
input dqsr90_0
input clkpol_user
output clkpol_o
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr_en_rstn
net dqsr_en
net dqsr90_o
net dqsr90_1
net dqsr90_0
net clkpol_user
net clkpol_o
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_VREF
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input [7:0] TPU_in
input [7:0] TPD_in
input [4:0] PDR_in
inout PAD1
inout PAD0
input [4:0] NDR_in
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net [7:0] TPU_in
net [7:0] TPD_in
net [4:0] PDR_in
net PAD1
net PAD0
net [4:0] NDR_in
endcell
cell M7S_IO_CAL
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [1:0] od_d_1
input [1:0] od_d_0
output [1:0] id_q_1
output [1:0] id_q_0
input gsclk_in
input gsclk90_in
input gsclk270_in
input gsclk180_in
input dqsr90_1
input dqsr90_0
input clkpol_1
input clkpol_0
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input cal_start
output cal_done
output [7:0] TPU_out
output [7:0] TPD_out
output [4:0] PDR_out
inout PAD1
inout PAD0
output [4:0] NDR_out
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [1:0] od_d_1
net [1:0] od_d_0
net [1:0] id_q_1
net [1:0] id_q_0
net gsclk_in
net gsclk90_in
net gsclk270_in
net gsclk180_in
net dqsr90_1
net dqsr90_0
net clkpol_1
net clkpol_0
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net cal_start
net cal_done
net [7:0] TPU_out
net [7:0] TPD_out
net [4:0] PDR_out
net PAD1
net PAD0
net [4:0] NDR_out
endcell
cell M7S_IO_PCISG
input setn
input rstn
input oen
input od
output id
input clk_en
input clk
inout PAD
net setn
net rstn
net oen
net od
net id
net clk_en
net clk
net PAD
endcell
cell GND
output Y
net Y
endcell
cell VCC
output Y
net Y
endcell
cell LUT4
input f3
input f2
input f1
input f0
output dx
net f3
net f2
net f1
net f0
net dx
endcell
cell LUT4C
output s
input f3
input f2
input f1
input f0
output dx
output co
input ci
input ca
net s
net f3
net f2
net f1
net f0
net dx
net co
net ci
net ca
endcell
cell M7S_IO_LVDS
input setn_1
input setn_0
input rstn_1
input rstn_0
input oen_1
input oen_0
input [3:0] od_d_1
input [3:0] od_d_0
output io_reg_clk
output [3:0] id_q_1
output [3:0] id_q_0
output id_1
output id_0
input geclk90
input geclk270
input geclk180
input geclk
input clk_en_1
input clk_en_0
input clk_1
input clk_0
input alignwd
input align_rstn
inout PAD1
inout PAD0
net setn_1
net setn_0
net rstn_1
net rstn_0
net oen_1
net oen_0
net [3:0] od_d_1
net [3:0] od_d_0
net io_reg_clk
net [3:0] id_q_1
net [3:0] id_q_0
net id_1
net id_0
net geclk90
net geclk270
net geclk180
net geclk
net clk_en_1
net clk_en_0
net clk_1
net clk_0
net alignwd
net align_rstn
net PAD1
net PAD0
endcell
cell REGS
output up_o
input up_i
input shift
input sclk
output qx
output qs
input mclk_b
output down_o
input down_i
input di
input a_sr
net up_o
net up_i
net shift
net sclk
net qx
net qs
net mclk_b
net down_o
net down_i
net di
net a_sr
endcell
cell LBUF
input sr
output [1:0] sh
output sclk
input [1:0] rc
output mclk_b
input en
input clk
output a_sr
net sr
net [1:0] sh
net sclk
net [1:0] rc
net mclk_b
net en
net clk
net a_sr
endcell
cell CFG_CARRY_SKIP_IN
input r4_in_b
input p8_in_b
input p4_in_b
input mux_alt_cin
input c_skip8_in
input c_skip4_in
output c_in
input c4_in
net r4_in_b
net p8_in_b
net p4_in_b
net mux_alt_cin
net c_skip8_in
net c_skip4_in
net c_in
net c4_in
endcell
cell CARRY_SKIP_OUT
output r4_out_b
output p8_out_b
output p4_out_b
input p4_in_b
input p3b
input p2b
input p1b
input p0b
net r4_out_b
net p8_out_b
net p4_out_b
net p4_in_b
net p3b
net p2b
net p1b
net p0b
endcell
cell M7S_DLL
input pwrdown
output locked
input fp_dll_rst
input dllrst
input [3:0] dll_msel0_user
output clkout3
output clkout2
output clkout1
output clkout0
input clkin
net pwrdown
net locked
net fp_dll_rst
net dllrst
net [3:0] dll_msel0_user
net clkout3
net clkout2
net clkout1
net clkout0
net clkin
endcell
cell M7S_SOC
output uart1_txd_o
input uart1_rxd_i
output uart1_rts_o
input uart1_cts_i
output uart0_txd_o
input uart0_rxd_i
output uart0_rts_o
input uart0_cts_i
output spi1_ssn
output spi1_sck
output spi1_mosi
input spi1_miso
output spi0_ssn
output spi0_sck
output spi0_mosi
input spi0_miso
input rst_ahb_fp1_n
input rst_ahb_fp0_n
output pad_can1_oen_tx1
output pad_can1_oen_tx0
output pad_can1_o_tx1
output pad_can1_o_tx0
output pad_can1_o_clk
input pad_can1_i_rx0
output pad_can0_oen_tx1
output pad_can0_oen_tx0
output pad_can0_o_tx1
output pad_can0_o_tx0
output pad_can0_o_clk
input pad_can0_i_rx0
output i2c1_sda_oe_o
input i2c1_sda_i
output i2c1_scl_oe_o
input i2c1_scl_i
output i2c0_sda_oe_o
input i2c0_sda_i
output i2c0_scl_oe_o
input i2c0_scl_i
output [31:0] gpio_0_out_o
output [31:0] gpio_0_oe_o
input [31:0] gpio_0_in_i
input fp_lvds_sclk
input fp_clk_usb
input fp_clk_sys
input fp_clk_arm
input fp_clk_adc
input [15:0] fp_INTNMI
input fp2soc_rst_n
output fp1_s_ahb_write
output [31:0] fp1_s_ahb_wdata
output [1:0] fp1_s_ahb_trans
output [2:0] fp1_s_ahb_size
output fp1_s_ahb_sel
input fp1_s_ahb_resp
input fp1_s_ahb_readyout
input [31:0] fp1_s_ahb_rdata
output [3:0] fp1_s_ahb_prot
output fp1_s_ahb_mastlock
output [2:0] fp1_s_ahb_burst
output [31:0] fp1_s_ahb_addr
input fp1_m_ahb_write
input [31:0] fp1_m_ahb_wdata
input [1:0] fp1_m_ahb_trans
input [2:0] fp1_m_ahb_size
output fp1_m_ahb_resp
output fp1_m_ahb_ready
output [31:0] fp1_m_ahb_rdata
input [3:0] fp1_m_ahb_prot
input fp1_m_ahb_mastlock
input [2:0] fp1_m_ahb_burst
input [31:0] fp1_m_ahb_addr
output fp0_s_ahb_write
output [31:0] fp0_s_ahb_wdata
output [1:0] fp0_s_ahb_trans
output [2:0] fp0_s_ahb_size
output fp0_s_ahb_sel
input fp0_s_ahb_resp
input fp0_s_ahb_readyout
input [31:0] fp0_s_ahb_rdata
output [3:0] fp0_s_ahb_prot
output fp0_s_ahb_mastlock
output [2:0] fp0_s_ahb_burst
output [31:0] fp0_s_ahb_addr
input fp0_m_ahb_write
input [31:0] fp0_m_ahb_wdata
input [1:0] fp0_m_ahb_trans
input [2:0] fp0_m_ahb_size
output fp0_m_ahb_resp
output fp0_m_ahb_ready
output [31:0] fp0_m_ahb_rdata
input [3:0] fp0_m_ahb_prot
input fp0_m_ahb_mastlock
input [2:0] fp0_m_ahb_burst
input [31:0] fp0_m_ahb_addr
input clk_eth_tx
input clk_ahb_fp1
input clk_ahb_fp0
input c2r1_dll_clk
net uart1_txd_o
net uart1_rxd_i
net uart1_rts_o
net uart1_cts_i
net uart0_txd_o
net uart0_rxd_i
net uart0_rts_o
net uart0_cts_i
net spi1_ssn
net spi1_sck
net spi1_mosi
net spi1_miso
net spi0_ssn
net spi0_sck
net spi0_mosi
net spi0_miso
net rst_ahb_fp1_n
net rst_ahb_fp0_n
net pad_can1_oen_tx1
net pad_can1_oen_tx0
net pad_can1_o_tx1
net pad_can1_o_tx0
net pad_can1_o_clk
net pad_can1_i_rx0
net pad_can0_oen_tx1
net pad_can0_oen_tx0
net pad_can0_o_tx1
net pad_can0_o_tx0
net pad_can0_o_clk
net pad_can0_i_rx0
net i2c1_sda_oe_o
net i2c1_sda_i
net i2c1_scl_oe_o
net i2c1_scl_i
net i2c0_sda_oe_o
net i2c0_sda_i
net i2c0_scl_oe_o
net i2c0_scl_i
net [31:0] gpio_0_out_o
net [31:0] gpio_0_oe_o
net [31:0] gpio_0_in_i
net fp_lvds_sclk
net fp_clk_usb
net fp_clk_sys
net fp_clk_arm
net fp_clk_adc
net [15:0] fp_INTNMI
net fp2soc_rst_n
net fp1_s_ahb_write
net [31:0] fp1_s_ahb_wdata
net [1:0] fp1_s_ahb_trans
net [2:0] fp1_s_ahb_size
net fp1_s_ahb_sel
net fp1_s_ahb_resp
net fp1_s_ahb_readyout
net [31:0] fp1_s_ahb_rdata
net [3:0] fp1_s_ahb_prot
net fp1_s_ahb_mastlock
net [2:0] fp1_s_ahb_burst
net [31:0] fp1_s_ahb_addr
net fp1_m_ahb_write
net [31:0] fp1_m_ahb_wdata
net [1:0] fp1_m_ahb_trans
net [2:0] fp1_m_ahb_size
net fp1_m_ahb_resp
net fp1_m_ahb_ready
net [31:0] fp1_m_ahb_rdata
net [3:0] fp1_m_ahb_prot
net fp1_m_ahb_mastlock
net [2:0] fp1_m_ahb_burst
net [31:0] fp1_m_ahb_addr
net fp0_s_ahb_write
net [31:0] fp0_s_ahb_wdata
net [1:0] fp0_s_ahb_trans
net [2:0] fp0_s_ahb_size
net fp0_s_ahb_sel
net fp0_s_ahb_resp
net fp0_s_ahb_readyout
net [31:0] fp0_s_ahb_rdata
net [3:0] fp0_s_ahb_prot
net fp0_s_ahb_mastlock
net [2:0] fp0_s_ahb_burst
net [31:0] fp0_s_ahb_addr
net fp0_m_ahb_write
net [31:0] fp0_m_ahb_wdata
net [1:0] fp0_m_ahb_trans
net [2:0] fp0_m_ahb_size
net fp0_m_ahb_resp
net fp0_m_ahb_ready
net [31:0] fp0_m_ahb_rdata
net [3:0] fp0_m_ahb_prot
net fp0_m_ahb_mastlock
net [2:0] fp0_m_ahb_burst
net [31:0] fp0_m_ahb_addr
net clk_eth_tx
net clk_ahb_fp1
net clk_ahb_fp0
net c2r1_dll_clk
endcell
cell M7S_PLL
input pwrdown
input pllrst
output locked
input fp_pll_rst
input fbclkin
output clkout3
output clkout2
output clkout1
output clkout0
input clkin1
input clkin0
output CKBAD1
output CKBAD0
output ACTIVECK
net pwrdown
net pllrst
net locked
net fp_pll_rst
net fbclkin
net clkout3
net clkout2
net clkout1
net clkout0
net clkin1
net clkin0
net CKBAD1
net CKBAD0
net ACTIVECK
endcell
cell M7S_EMB18K
input wr_req_n
output wr_ack
output wfull_almost
output wfull
input web
input wea
output underflow
output rempty_almost
output rempty
input rd_req_n
output [5:0] rd_la
output [1:0] rd_ha
output rd_ack
output overflow
input [1:0] hab
input [1:0] haa
input fifo_clr
input ceb
input cea
input c1r4_web
input c1r4_wea
input c1r4_rstnb
input c1r4_rstna
output [17:0] c1r4_q
input [17:0] c1r4_db
input [17:0] c1r4_da
input c1r4_clkb
input c1r4_clka
input c1r4_ceb
input c1r4_cea
input [11:0] c1r4_ab
input [11:0] c1r4_aa
input c1r3_web
input c1r3_wea
input c1r3_rstnb
input c1r3_rstna
output [17:0] c1r3_q
input [17:0] c1r3_db
input [17:0] c1r3_da
input c1r3_clkb
input c1r3_clka
input c1r3_ceb
input c1r3_cea
input [11:0] c1r3_ab
input [11:0] c1r3_aa
input c1r2_web
input c1r2_wea
input c1r2_rstnb
input c1r2_rstna
output [17:0] c1r2_q
input [17:0] c1r2_db
input [17:0] c1r2_da
input c1r2_clkb
input c1r2_clka
input c1r2_ceb
input c1r2_cea
input [11:0] c1r2_ab
input [11:0] c1r2_aa
input c1r1_web
input c1r1_wea
input c1r1_rstnb
input c1r1_rstna
output [17:0] c1r1_q
input [17:0] c1r1_db
input [17:0] c1r1_da
input c1r1_clkb
input c1r1_clka
input c1r1_ceb
input c1r1_cea
input [11:0] c1r1_ab
input [11:0] c1r1_aa
net wr_req_n
net wr_ack
net wfull_almost
net wfull
net web
net wea
net underflow
net rempty_almost
net rempty
net rd_req_n
net [5:0] rd_la
net [1:0] rd_ha
net rd_ack
net overflow
net [1:0] hab
net [1:0] haa
net fifo_clr
net ceb
net cea
net c1r4_web
net c1r4_wea
net c1r4_rstnb
net c1r4_rstna
net [17:0] c1r4_q
net [17:0] c1r4_db
net [17:0] c1r4_da
net c1r4_clkb
net c1r4_clka
net c1r4_ceb
net c1r4_cea
net [11:0] c1r4_ab
net [11:0] c1r4_aa
net c1r3_web
net c1r3_wea
net c1r3_rstnb
net c1r3_rstna
net [17:0] c1r3_q
net [17:0] c1r3_db
net [17:0] c1r3_da
net c1r3_clkb
net c1r3_clka
net c1r3_ceb
net c1r3_cea
net [11:0] c1r3_ab
net [11:0] c1r3_aa
net c1r2_web
net c1r2_wea
net c1r2_rstnb
net c1r2_rstna
net [17:0] c1r2_q
net [17:0] c1r2_db
net [17:0] c1r2_da
net c1r2_clkb
net c1r2_clka
net c1r2_ceb
net c1r2_cea
net [11:0] c1r2_ab
net [11:0] c1r2_aa
net c1r1_web
net c1r1_wea
net c1r1_rstnb
net c1r1_rstna
net [17:0] c1r1_q
net [17:0] c1r1_db
net [17:0] c1r1_da
net c1r1_clkb
net c1r1_clka
net c1r1_ceb
net c1r1_cea
net [11:0] c1r1_ab
net [11:0] c1r1_aa
endcell
cell demo_sd_to_lcd
output [3:0] tx_out_p
output [3:0] tx_out_n
output spi_ssn
output spi_sck
output spi_mosi
input spi_miso
input rstn_i
input display_sel
output clk_out_p
output clk_out_n
input clk_i
input buttonIn4
input buttonIn3
input buttonIn2
net u_sdram_to_RGB_v_valid_r__reg[1]|qx_net
net u_sdram_to_RGB_v_valid_r__reg[1].sr_out
net u_sdram_to_RGB_v_valid_r__reg[1].sh0
net u_sdram_to_RGB_v_valid_r__reg[1].sclk_out
net u_sdram_to_RGB_v_valid_r__reg[1].mclk_out
net u_sdram_to_RGB_v_valid_r__reg[0]|qx_net
net u_sdram_to_RGB_v_valid_r__reg[0].sr_out
net u_sdram_to_RGB_v_valid_r__reg[0].sh0
net u_sdram_to_RGB_v_valid_r__reg[0].sclk_out
net u_sdram_to_RGB_v_valid_r__reg[0].mclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
net u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out
net u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out
net u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net
net u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net
net u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net
net u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net
net u_sdram_to_RGB_text__reg[9]|qx_net
net u_sdram_to_RGB_text__reg[9].sr_out
net u_sdram_to_RGB_text__reg[9].sh0
net u_sdram_to_RGB_text__reg[9].sclk_out
net u_sdram_to_RGB_text__reg[9].mclk_out
net u_sdram_to_RGB_text__reg[8]|qx_net
net u_sdram_to_RGB_text__reg[7]|qx_net
net u_sdram_to_RGB_other_1_beat_valid__reg|qx_net
net u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[8].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[15].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[13].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out
net u_sdram_to_RGB_emb_rdata_r__reg[10].sh0
net u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out
net u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out
net u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net
net u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0
net u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out
net u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0
net u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out
net u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[8].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[6].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out
net u_sdram_to_RGB_emb_addr_wr__reg[2].sh0
net u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
net u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[9].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[8].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[7].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out
net u_sdram_to_RGB_emb_addr_rd__reg[3].sh0
net u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out
net u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net
net u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net
net u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net
net u_sdram_to_RGB_dma_start_xfer__reg|qx_net
net u_sdram_to_RGB_dma_start_xfer__reg.sr_out
net u_sdram_to_RGB_dma_start_xfer__reg.sh0
net u_sdram_to_RGB_dma_start_xfer__reg.sclk_out
net u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
net u_sdram_to_RGB_dma_addr__reg[9]|qx_net
net u_sdram_to_RGB_dma_addr__reg[8]|qx_net
net u_sdram_to_RGB_dma_addr__reg[7]|qx_net
net u_sdram_to_RGB_dma_addr__reg[6]|qx_net
net u_sdram_to_RGB_dma_addr__reg[5]|qx_net
net u_sdram_to_RGB_dma_addr__reg[4]|qx_net
net u_sdram_to_RGB_dma_addr__reg[3]|qx_net
net u_sdram_to_RGB_dma_addr__reg[31]|qx_net
net u_sdram_to_RGB_dma_addr__reg[31].sr_out
net u_sdram_to_RGB_dma_addr__reg[31].sh0
net u_sdram_to_RGB_dma_addr__reg[31].sclk_out
net u_sdram_to_RGB_dma_addr__reg[31].mclk_out
net u_sdram_to_RGB_dma_addr__reg[30]|qx_net
net u_sdram_to_RGB_dma_addr__reg[30].sr_out
net u_sdram_to_RGB_dma_addr__reg[30].sh0
net u_sdram_to_RGB_dma_addr__reg[30].sclk_out
net u_sdram_to_RGB_dma_addr__reg[30].mclk_out
net u_sdram_to_RGB_dma_addr__reg[2]|qx_net
net u_sdram_to_RGB_dma_addr__reg[29]|qx_net
net u_sdram_to_RGB_dma_addr__reg[28]|qx_net
net u_sdram_to_RGB_dma_addr__reg[28].sr_out
net u_sdram_to_RGB_dma_addr__reg[28].sh0
net u_sdram_to_RGB_dma_addr__reg[28].sclk_out
net u_sdram_to_RGB_dma_addr__reg[28].mclk_out
net u_sdram_to_RGB_dma_addr__reg[27]|qx_net
net u_sdram_to_RGB_dma_addr__reg[27].sr_out
net u_sdram_to_RGB_dma_addr__reg[27].sh0
net u_sdram_to_RGB_dma_addr__reg[27].sclk_out
net u_sdram_to_RGB_dma_addr__reg[27].mclk_out
net u_sdram_to_RGB_dma_addr__reg[26]|qx_net
net u_sdram_to_RGB_dma_addr__reg[25]|qx_net
net u_sdram_to_RGB_dma_addr__reg[24]|qx_net
net u_sdram_to_RGB_dma_addr__reg[23]|qx_net
net u_sdram_to_RGB_dma_addr__reg[23].sr_out
net u_sdram_to_RGB_dma_addr__reg[23].sh0
net u_sdram_to_RGB_dma_addr__reg[23].sclk_out
net u_sdram_to_RGB_dma_addr__reg[23].mclk_out
net u_sdram_to_RGB_dma_addr__reg[22]|qx_net
net u_sdram_to_RGB_dma_addr__reg[21]|qx_net
net u_sdram_to_RGB_dma_addr__reg[20]|qx_net
net u_sdram_to_RGB_dma_addr__reg[20].sr_out
net u_sdram_to_RGB_dma_addr__reg[20].sh0
net u_sdram_to_RGB_dma_addr__reg[20].sclk_out
net u_sdram_to_RGB_dma_addr__reg[20].mclk_out
net u_sdram_to_RGB_dma_addr__reg[19]|qx_net
net u_sdram_to_RGB_dma_addr__reg[18]|qx_net
net u_sdram_to_RGB_dma_addr__reg[17]|qx_net
net u_sdram_to_RGB_dma_addr__reg[17].sr_out
net u_sdram_to_RGB_dma_addr__reg[17].sh0
net u_sdram_to_RGB_dma_addr__reg[17].sclk_out
net u_sdram_to_RGB_dma_addr__reg[17].mclk_out
net u_sdram_to_RGB_dma_addr__reg[16]|qx_net
net u_sdram_to_RGB_dma_addr__reg[15]|qx_net
net u_sdram_to_RGB_dma_addr__reg[15].sr_out
net u_sdram_to_RGB_dma_addr__reg[15].sh0
net u_sdram_to_RGB_dma_addr__reg[15].sclk_out
net u_sdram_to_RGB_dma_addr__reg[15].mclk_out
net u_sdram_to_RGB_dma_addr__reg[14]|qx_net
net u_sdram_to_RGB_dma_addr__reg[13]|qx_net
net u_sdram_to_RGB_dma_addr__reg[12]|qx_net
net u_sdram_to_RGB_dma_addr__reg[12].sr_out
net u_sdram_to_RGB_dma_addr__reg[12].sh0
net u_sdram_to_RGB_dma_addr__reg[12].sclk_out
net u_sdram_to_RGB_dma_addr__reg[12].mclk_out
net u_sdram_to_RGB_dma_addr__reg[11]|qx_net
net u_sdram_to_RGB_dma_addr__reg[10]|qx_net
net u_sdram_to_RGB_display_period_align__reg|qx_net
net u_sdram_to_RGB_display_period_align__reg.sr_out
net u_sdram_to_RGB_display_period_align__reg.sh0
net u_sdram_to_RGB_display_period_align__reg.sclk_out
net u_sdram_to_RGB_display_period_align__reg.mclk_out
net u_sdram_to_RGB_display_before_bmp__reg|qx_net
net u_sdram_to_RGB_display_before_bmp__reg.sr_out
net u_sdram_to_RGB_display_before_bmp__reg.sh0
net u_sdram_to_RGB_display_before_bmp__reg.sclk_out
net u_sdram_to_RGB_display_before_bmp__reg.mclk_out
net u_sdram_to_RGB_de_o__reg|qx_net
net u_sdram_to_RGB_de_o__reg.sr_out
net u_sdram_to_RGB_de_o__reg.sh0
net u_sdram_to_RGB_de_o__reg.sclk_out
net u_sdram_to_RGB_de_o__reg.mclk_out
net u_sdram_to_RGB_de_i_start_pulse__reg|qx_net
net u_sdram_to_RGB_de_i_start_pulse__reg.sr_out
net u_sdram_to_RGB_de_i_start_pulse__reg.sh0
net u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out
net u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out
net u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0
net u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out
net u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out
net u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net
net u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net
net u_sdram_to_RGB_de_i_r__reg[1]|qx_net
net u_sdram_to_RGB_de_i_r__reg[0]|qx_net
net u_sdram_to_RGB_buffer_wr_sel__reg|qx_net
net u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net
net u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net
net u_sdram_to_RGB_buffer_rd_sel__reg|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0
net u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out
net u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net
net u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net
net u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0
net u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out
net u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out
net u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net
net u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out
net u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0
net u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out
net u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out
net u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
net u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
net u_sdram_to_RGB_addr_cnt__reg[9]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[8]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[8].sr_out
net u_sdram_to_RGB_addr_cnt__reg[8].sh0
net u_sdram_to_RGB_addr_cnt__reg[8].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[8].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[7]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[7].sr_out
net u_sdram_to_RGB_addr_cnt__reg[7].sh0
net u_sdram_to_RGB_addr_cnt__reg[7].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[7].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[6]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[5]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[5].sr_out
net u_sdram_to_RGB_addr_cnt__reg[5].sh0
net u_sdram_to_RGB_addr_cnt__reg[5].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[5].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[4]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[3]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[3].sr_out
net u_sdram_to_RGB_addr_cnt__reg[3].sh0
net u_sdram_to_RGB_addr_cnt__reg[3].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[2]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[2].sr_out
net u_sdram_to_RGB_addr_cnt__reg[2].sh0
net u_sdram_to_RGB_addr_cnt__reg[2].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[2].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[1]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[1].sr_out
net u_sdram_to_RGB_addr_cnt__reg[1].sh0
net u_sdram_to_RGB_addr_cnt__reg[1].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[1].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[10]|qx_net
net u_sdram_to_RGB_addr_cnt__reg[10].sr_out
net u_sdram_to_RGB_addr_cnt__reg[10].sh0
net u_sdram_to_RGB_addr_cnt__reg[10].sclk_out
net u_sdram_to_RGB_addr_cnt__reg[10].mclk_out
net u_sdram_to_RGB_addr_cnt__reg[0]|qx_net
net u_pll_pll_u0|locked_net
net u_pll_pll_u0|clkout1_net
net u_pll_pll_u0|clkout0_net
net u_lvds_pll_u0|clkout1_net
net u_lvds_pll_u0|clkout0_net
net u_colorgen_v_valid__reg|qx_net
net u_colorgen_v_cnt__reg[9]|qx_net
net u_colorgen_v_cnt__reg[9].sr_out
net u_colorgen_v_cnt__reg[9].sh0
net u_colorgen_v_cnt__reg[9].sclk_out
net u_colorgen_v_cnt__reg[9].mclk_out
net u_colorgen_v_cnt__reg[8]|qx_net
net u_colorgen_v_cnt__reg[8].sr_out
net u_colorgen_v_cnt__reg[8].sh0
net u_colorgen_v_cnt__reg[8].sclk_out
net u_colorgen_v_cnt__reg[8].mclk_out
net u_colorgen_v_cnt__reg[7]|qx_net
net u_colorgen_v_cnt__reg[7].sr_out
net u_colorgen_v_cnt__reg[7].sh0
net u_colorgen_v_cnt__reg[7].sclk_out
net u_colorgen_v_cnt__reg[7].mclk_out
net u_colorgen_v_cnt__reg[6]|qx_net
net u_colorgen_v_cnt__reg[5]|qx_net
net u_colorgen_v_cnt__reg[4]|qx_net
net u_colorgen_v_cnt__reg[3]|qx_net
net u_colorgen_v_cnt__reg[2]|qx_net
net u_colorgen_v_cnt__reg[1]|qx_net
net u_colorgen_v_cnt__reg[0]|qx_net
net u_colorgen_h_valid__reg|qx_net
net u_colorgen_h_cnt__reg[9]|qx_net
net u_colorgen_h_cnt__reg[9].sr_out
net u_colorgen_h_cnt__reg[9].sh0
net u_colorgen_h_cnt__reg[9].sclk_out
net u_colorgen_h_cnt__reg[9].mclk_out
net u_colorgen_h_cnt__reg[8]|qx_net
net u_colorgen_h_cnt__reg[8].sr_out
net u_colorgen_h_cnt__reg[8].sh0
net u_colorgen_h_cnt__reg[8].sclk_out
net u_colorgen_h_cnt__reg[8].mclk_out
net u_colorgen_h_cnt__reg[7]|qx_net
net u_colorgen_h_cnt__reg[6]|qx_net
net u_colorgen_h_cnt__reg[5]|qx_net
net u_colorgen_h_cnt__reg[5].sr_out
net u_colorgen_h_cnt__reg[5].sh0
net u_colorgen_h_cnt__reg[5].sclk_out
net u_colorgen_h_cnt__reg[5].mclk_out
net u_colorgen_h_cnt__reg[4]|qx_net
net u_colorgen_h_cnt__reg[3]|qx_net
net u_colorgen_h_cnt__reg[2]|qx_net
net u_colorgen_h_cnt__reg[2].sr_out
net u_colorgen_h_cnt__reg[2].sh0
net u_colorgen_h_cnt__reg[2].sclk_out
net u_colorgen_h_cnt__reg[2].mclk_out
net u_colorgen_h_cnt__reg[1]|qx_net
net u_colorgen_h_cnt__reg[10]|qx_net
net u_colorgen_h_cnt__reg[0]|qx_net
net u_arm_u_soc|spi0_ssn_net
net u_arm_u_soc|spi0_sck_net
net u_arm_u_soc|spi0_mosi_net
net u_arm_u_soc|gpio_0_out_o[1]_net
net u_arm_u_soc|gpio_0_out_o[0]_net
net u_arm_u_soc|fp0_m_ahb_resp_net
net u_arm_u_soc|fp0_m_ahb_ready_net
net u_arm_u_soc|fp0_m_ahb_rdata[9]_net
net u_arm_u_soc|fp0_m_ahb_rdata[8]_net
net u_arm_u_soc|fp0_m_ahb_rdata[7]_net
net u_arm_u_soc|fp0_m_ahb_rdata[6]_net
net u_arm_u_soc|fp0_m_ahb_rdata[5]_net
net u_arm_u_soc|fp0_m_ahb_rdata[4]_net
net u_arm_u_soc|fp0_m_ahb_rdata[3]_net
net u_arm_u_soc|fp0_m_ahb_rdata[31]_net
net u_arm_u_soc|fp0_m_ahb_rdata[30]_net
net u_arm_u_soc|fp0_m_ahb_rdata[2]_net
net u_arm_u_soc|fp0_m_ahb_rdata[29]_net
net u_arm_u_soc|fp0_m_ahb_rdata[28]_net
net u_arm_u_soc|fp0_m_ahb_rdata[27]_net
net u_arm_u_soc|fp0_m_ahb_rdata[26]_net
net u_arm_u_soc|fp0_m_ahb_rdata[25]_net
net u_arm_u_soc|fp0_m_ahb_rdata[24]_net
net u_arm_u_soc|fp0_m_ahb_rdata[23]_net
net u_arm_u_soc|fp0_m_ahb_rdata[22]_net
net u_arm_u_soc|fp0_m_ahb_rdata[21]_net
net u_arm_u_soc|fp0_m_ahb_rdata[20]_net
net u_arm_u_soc|fp0_m_ahb_rdata[1]_net
net u_arm_u_soc|fp0_m_ahb_rdata[19]_net
net u_arm_u_soc|fp0_m_ahb_rdata[18]_net
net u_arm_u_soc|fp0_m_ahb_rdata[17]_net
net u_arm_u_soc|fp0_m_ahb_rdata[16]_net
net u_arm_u_soc|fp0_m_ahb_rdata[15]_net
net u_arm_u_soc|fp0_m_ahb_rdata[14]_net
net u_arm_u_soc|fp0_m_ahb_rdata[13]_net
net u_arm_u_soc|fp0_m_ahb_rdata[12]_net
net u_arm_u_soc|fp0_m_ahb_rdata[11]_net
net u_arm_u_soc|fp0_m_ahb_rdata[10]_net
net u_arm_u_soc|fp0_m_ahb_rdata[0]_net
net u_arm_dll_u0|clkout0_net
net [3:0] tx_out_p
net [3:0] tx_out_n
net spi_ssn
net spi_sck
net spi_mosi
net spi_miso
net sbid1_0_1_c_in
net sbid1_0_0_r4_out_b
net sbid1_0_0_p8_out_b
net sbid1_0_0_p4_out_b
net sbid1_0_0_dx3_out
net sbid1_0_0_dx2_out
net sbid1_0_0_dx1_out
net sbid1_0_0_dx0_out
net sbid1_0_0_c_in
net rstn_i
net rstn_final__reg|qx_net
net rstn_final__reg.sr_out
net rstn_final__reg.sh0
net rstn_final__reg.sclk_out
net rstn_final__reg.mclk_out
net io_cell_spi_miso_inst|id_q_net
net io_cell_rstn_i_inst|id_q_net
net io_cell_display_sel_inst|id_q_net
net io_cell_clk_i_inst|id_q_net
net io_cell_buttonIn3_inst|id_q_net
net io_cell_buttonIn2_inst|id_q_net
net ii0782|dx_net
net ii0781|dx_net
net ii0780|dx_net
net ii0779|dx_net
net ii0778|dx_net
net ii0777|dx_net
net ii0776|dx_net
net ii0765|s_net
net ii0764|s_net
net ii0764|co_net
net ii0763|s_net
net ii0763|co_net
net ii0762|s_net
net ii0762|co_net
net ii0761|s_net
net ii0761|co_net
net ii0760|s_net
net ii0760|co_net
net ii0759|s_net
net ii0759|co_net
net ii0758|co_net
net ii0757|dx_net
net ii0756|dx_net
net ii0755|dx_net
net ii0754|dx_net
net ii0753|dx_net
net ii0752|dx_net
net ii0751|dx_net
net ii0750|dx_net
net ii0749|dx_net
net ii0748|dx_net
net ii0747|dx_net
net ii0746|dx_net
net ii0745|dx_net
net ii0744|dx_net
net ii0743|dx_net
net ii0742|dx_net
net ii0741|dx_net
net ii0740|dx_net
net ii0739|dx_net
net ii0738|dx_net
net ii0737|dx_net
net ii0736|dx_net
net ii0735|dx_net
net ii0734|dx_net
net ii0733|dx_net
net ii0732|dx_net
net ii0731|dx_net
net ii0730|dx_net
net ii0729|dx_net
net ii0728|dx_net
net ii0727|dx_net
net ii0726|dx_net
net ii0725|dx_net
net ii0724|dx_net
net ii0723|dx_net
net ii0722|dx_net
net ii0721|dx_net
net ii0720|dx_net
net ii0719|dx_net
net ii0718|dx_net
net ii0717|dx_net
net ii0716|dx_net
net ii0715|dx_net
net ii0714|dx_net
net ii0713|dx_net
net ii0712|dx_net
net ii0711|dx_net
net ii0710|dx_net
net ii0709|dx_net
net ii0708|dx_net
net ii0707|dx_net
net ii0706|dx_net
net ii0705|dx_net
net ii0704|dx_net
net ii0703|dx_net
net ii0702|dx_net
net ii0701|dx_net
net ii0700|dx_net
net ii0699|dx_net
net ii0698|dx_net
net ii0697|dx_net
net ii0696|dx_net
net ii0695|dx_net
net ii0694|dx_net
net ii0693|dx_net
net ii0692|dx_net
net ii0691|dx_net
net ii0690|dx_net
net ii0689|dx_net
net ii0688|dx_net
net ii0687|dx_net
net ii0686|dx_net
net ii0685|dx_net
net ii0684|dx_net
net ii0683|dx_net
net ii0682|dx_net
net ii0681|dx_net
net ii0680|dx_net
net ii0679|dx_net
net ii0678|dx_net
net ii0677|dx_net
net ii0676|dx_net
net ii0675|dx_net
net ii0674|dx_net
net ii0673|dx_net
net ii0672|dx_net
net ii0671|dx_net
net ii0670|dx_net
net ii0669|dx_net
net ii0668|dx_net
net ii0667|dx_net
net ii0666|dx_net
net ii0665|dx_net
net ii0664|dx_net
net ii0663|dx_net
net ii0662|dx_net
net ii0661|dx_net
net ii0660|dx_net
net ii0659|dx_net
net ii0658|dx_net
net ii0657|dx_net
net ii0656|dx_net
net ii0655|dx_net
net ii0654|dx_net
net ii0653|dx_net
net ii0652|dx_net
net ii0651|dx_net
net ii0650|dx_net
net ii0649|dx_net
net ii0648|dx_net
net ii0647|dx_net
net ii0646|dx_net
net ii0645|dx_net
net ii0644|dx_net
net ii0643|dx_net
net ii0642|dx_net
net ii0641|dx_net
net ii0640|dx_net
net ii0639|dx_net
net ii0638|dx_net
net ii0637|dx_net
net ii0636|dx_net
net ii0635|dx_net
net ii0634|dx_net
net ii0633|dx_net
net ii0632|dx_net
net ii0631|dx_net
net ii0630|dx_net
net ii0629|dx_net
net ii0628|dx_net
net ii0627|dx_net
net ii0626|dx_net
net ii0625|dx_net
net ii0624|dx_net
net ii0623|dx_net
net ii0622|dx_net
net ii0621|dx_net
net ii0620|dx_net
net ii0619|dx_net
net ii0618|dx_net
net ii0617|dx_net
net ii0616|dx_net
net ii0615|dx_net
net ii0614|dx_net
net ii0613|dx_net
net ii0612|dx_net
net ii0611|dx_net
net ii0610|dx_net
net ii0609|dx_net
net ii0608|dx_net
net ii0607|dx_net
net ii0606|dx_net
net ii0605|dx_net
net ii0604|dx_net
net ii0603|dx_net
net ii0602|dx_net
net ii0601|dx_net
net ii0600|dx_net
net ii0599|dx_net
net ii0598|dx_net
net ii0597|dx_net
net ii0596|dx_net
net ii0595|dx_net
net ii0594|dx_net
net ii0593|dx_net
net ii0592|dx_net
net ii0591|dx_net
net ii0590|dx_net
net ii0589|dx_net
net ii0588|dx_net
net ii0587|dx_net
net ii0586|dx_net
net ii0585|dx_net
net ii0584|dx_net
net ii0583|dx_net
net ii0582|dx_net
net ii0581|dx_net
net ii0580|dx_net
net ii0579|dx_net
net ii0578|dx_net
net ii0577|dx_net
net ii0576|dx_net
net ii0575|dx_net
net ii0574|dx_net
net ii0573|dx_net
net ii0572|dx_net
net ii0571|dx_net
net ii0570|dx_net
net ii0569|dx_net
net ii0568|dx_net
net ii0567|dx_net
net ii0566|dx_net
net ii0565|dx_net
net ii0564|dx_net
net ii0563|dx_net
net ii0562|dx_net
net ii0561|dx_net
net ii0560|dx_net
net ii0559|dx_net
net ii0558|dx_net
net ii0557|dx_net
net ii0556|dx_net
net ii0555|dx_net
net ii0554|dx_net
net ii0553|dx_net
net ii0552|dx_net
net ii0551|dx_net
net ii0550|dx_net
net ii0549|dx_net
net ii0548|dx_net
net ii0547|dx_net
net ii0546|dx_net
net ii0545|dx_net
net ii0544|dx_net
net ii0543|dx_net
net ii0542|dx_net
net ii0541|dx_net
net ii0540|dx_net
net ii0539|dx_net
net ii0538|dx_net
net ii0537|dx_net
net ii0536|dx_net
net ii0535|dx_net
net ii0534|dx_net
net ii0533|dx_net
net ii0532|dx_net
net ii0531|dx_net
net ii0530|dx_net
net ii0529|dx_net
net ii0528|dx_net
net ii0527|dx_net
net ii0526|dx_net
net ii0525|dx_net
net ii0524|dx_net
net ii0523|dx_net
net ii0522|dx_net
net ii0521|dx_net
net ii0520|dx_net
net ii0519|dx_net
net ii0518|dx_net
net ii0517|dx_net
net ii0516|dx_net
net ii0515|dx_net
net ii0514|dx_net
net ii0513|dx_net
net ii0512|dx_net
net ii0511|dx_net
net ii0510|dx_net
net ii0509|dx_net
net ii0508|dx_net
net ii0507|dx_net
net ii0506|dx_net
net ii0505|dx_net
net ii0504|dx_net
net ii0503|dx_net
net ii0502|dx_net
net ii0501|dx_net
net ii0500|dx_net
net ii0499|dx_net
net ii0498|dx_net
net ii0497|dx_net
net ii0496|dx_net
net ii0495|dx_net
net ii0494|dx_net
net ii0493|dx_net
net ii0492|dx_net
net ii0491|dx_net
net ii0490|dx_net
net ii0489|dx_net
net ii0488|dx_net
net ii0487|dx_net
net ii0486|dx_net
net ii0485|dx_net
net ii0484|dx_net
net ii0483|dx_net
net ii0482|dx_net
net ii0481|dx_net
net ii0480|dx_net
net ii0479|dx_net
net ii0478|dx_net
net ii0477|dx_net
net ii0476|dx_net
net ii0475|dx_net
net ii0474|dx_net
net ii0473|dx_net
net ii0472|dx_net
net ii0471|dx_net
net ii0470|dx_net
net ii0469|dx_net
net ii0468|dx_net
net ii0467|dx_net
net ii0466|dx_net
net ii0465|dx_net
net ii0464|dx_net
net ii0463|dx_net
net ii0461|dx_net
net ii0460|dx_net
net ii0459|dx_net
net ii0458|dx_net
net ii0456|dx_net
net ii0455|dx_net
net display_sel
net demo_sd_to_lcd_cs_vcc_net
net demo_sd_to_lcd_cs_gnd_net
net clk_out_p
net clk_out_n
net clk_i
net buttonIn4
net buttonIn3
net buttonIn2
inst CONST C19R17_ble0_const
attr inst C19R17_ble0_const sel uint 0
endinst
inst CONST C23R19_ble0_const
attr inst C23R19_ble0_const sel uint 1
endinst
inst CONST C23R19_ble1_const
attr inst C23R19_ble1_const sel uint 1
endinst
inst CONST C23R19_ble2_const
attr inst C23R19_ble2_const sel uint 0
endinst
inst CONST C25R19_ble0_const
attr inst C25R19_ble0_const sel uint 1
endinst
inst CONST C25R19_ble1_const
attr inst C25R19_ble1_const sel uint 0
endinst
inst CONST C25R19_ble2_const
attr inst C25R19_ble2_const sel uint 0
endinst
inst CONST C25R19_ble3_const
attr inst C25R19_ble3_const sel uint 1
endinst
inst CONST C27R14_ble1_const
attr inst C27R14_ble1_const sel uint 1
endinst
inst CONST C29R11_ble0_const
attr inst C29R11_ble0_const sel uint 0
endinst
inst CONST C29R13_ble0_const
attr inst C29R13_ble0_const sel uint 0
endinst
inst CONST C29R14_ble0_const
attr inst C29R14_ble0_const sel uint 1
endinst
inst CONST C29R14_ble1_const
attr inst C29R14_ble1_const sel uint 1
endinst
inst CONST C29R15_ble0_const
attr inst C29R15_ble0_const sel uint 1
endinst
inst CONST C29R15_ble1_const
attr inst C29R15_ble1_const sel uint 1
endinst
inst CONST C29R16_ble0_const
attr inst C29R16_ble0_const sel uint 0
endinst
inst CONST C29R18_ble2_const
attr inst C29R18_ble2_const sel uint 1
endinst
inst CONST C29R18_ble3_const
attr inst C29R18_ble3_const sel uint 1
endinst
inst CONST C29R19_ble0_const
attr inst C29R19_ble0_const sel uint 1
endinst
inst CONST C29R19_ble2_const
attr inst C29R19_ble2_const sel uint 1
endinst
inst CONST C33R12_ble0_const
attr inst C33R12_ble0_const sel uint 0
endinst
inst CONST C33R13_ble0_const
attr inst C33R13_ble0_const sel uint 1
endinst
inst CONST C33R13_ble1_const
attr inst C33R13_ble1_const sel uint 1
endinst
inst CONST C33R14_ble0_const
attr inst C33R14_ble0_const sel uint 0
endinst
inst CONST C33R14_ble1_const
attr inst C33R14_ble1_const sel uint 1
endinst
inst CONST C33R15_ble0_const
attr inst C33R15_ble0_const sel uint 1
endinst
inst CONST C33R17_ble2_const
attr inst C33R17_ble2_const sel uint 1
endinst
inst CONST C33R17_ble3_const
attr inst C33R17_ble3_const sel uint 1
endinst
inst CONST C33R18_ble0_const
attr inst C33R18_ble0_const sel uint 0
endinst
inst CONST C33R18_ble3_const
attr inst C33R18_ble3_const sel uint 1
endinst
inst CONST C33R19_ble0_const
attr inst C33R19_ble0_const sel uint 1
endinst
inst CONST C33R19_ble1_const
attr inst C33R19_ble1_const sel uint 1
endinst
inst CONST C35R10_ble1_const
attr inst C35R10_ble1_const sel uint 1
endinst
inst CONST C35R11_ble1_const
attr inst C35R11_ble1_const sel uint 1
endinst
inst CONST C35R11_ble2_const
attr inst C35R11_ble2_const sel uint 1
endinst
inst CONST C35R12_ble0_const
attr inst C35R12_ble0_const sel uint 1
endinst
inst CONST C35R12_ble1_const
attr inst C35R12_ble1_const sel uint 0
endinst
inst CONST C35R13_ble0_const
attr inst C35R13_ble0_const sel uint 1
endinst
inst CONST C35R13_ble1_const
attr inst C35R13_ble1_const sel uint 0
endinst
inst CONST C35R14_ble0_const
attr inst C35R14_ble0_const sel uint 1
endinst
inst CONST C35R14_ble1_const
attr inst C35R14_ble1_const sel uint 0
endinst
inst CONST C35R15_ble0_const
attr inst C35R15_ble0_const sel uint 0
endinst
inst CONST C35R16_ble0_const
attr inst C35R16_ble0_const sel uint 1
endinst
inst CONST C35R16_ble1_const
attr inst C35R16_ble1_const sel uint 0
endinst
inst CONST C35R17_ble0_const
attr inst C35R17_ble0_const sel uint 1
endinst
inst CONST C35R18_ble1_const
attr inst C35R18_ble1_const sel uint 0
endinst
inst CONST C35R18_ble3_const
attr inst C35R18_ble3_const sel uint 1
endinst
inst CONST C37R10_ble2_const
attr inst C37R10_ble2_const sel uint 0
endinst
inst CONST C37R11_ble1_const
attr inst C37R11_ble1_const sel uint 1
endinst
inst CONST C37R11_ble2_const
attr inst C37R11_ble2_const sel uint 0
endinst
inst CONST C37R12_ble0_const
attr inst C37R12_ble0_const sel uint 1
endinst
inst CONST C37R13_ble0_const
attr inst C37R13_ble0_const sel uint 1
endinst
inst CONST C37R14_ble1_const
attr inst C37R14_ble1_const sel uint 1
endinst
inst CONST C37R15_ble0_const
attr inst C37R15_ble0_const sel uint 1
endinst
inst CONST C37R15_ble1_const
attr inst C37R15_ble1_const sel uint 0
endinst
inst CONST C37R18_ble0_const
attr inst C37R18_ble0_const sel uint 1
endinst
inst CONST C39R10_ble0_const
attr inst C39R10_ble0_const sel uint 1
endinst
inst CONST C39R11_ble0_const
attr inst C39R11_ble0_const sel uint 1
endinst
inst CONST C39R12_ble0_const
attr inst C39R12_ble0_const sel uint 0
endinst
inst CONST C39R12_ble1_const
attr inst C39R12_ble1_const sel uint 0
endinst
inst CONST C39R13_ble0_const
attr inst C39R13_ble0_const sel uint 1
endinst
inst CONST C39R14_ble0_const
attr inst C39R14_ble0_const sel uint 0
endinst
inst CONST C39R14_ble1_const
attr inst C39R14_ble1_const sel uint 0
endinst
inst CONST C39R15_ble0_const
attr inst C39R15_ble0_const sel uint 1
endinst
inst CONST C39R15_ble1_const
attr inst C39R15_ble1_const sel uint 1
endinst
inst CONST C39R17_ble1_const
attr inst C39R17_ble1_const sel uint 0
endinst
inst CONST C39R18_ble0_const
attr inst C39R18_ble0_const sel uint 1
endinst
inst CONST C45R13_ble1_const
attr inst C45R13_ble1_const sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u207_inst
attr inst dedicated_io_cell_u207_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_nc uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u207_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u207_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u207_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u207_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u207_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u207_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u207_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u207_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u207_inst in_del_0 uint 0
attr inst dedicated_io_cell_u207_inst in_del_1 uint 0
attr inst dedicated_io_cell_u207_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst manual_en uint 0
attr inst dedicated_io_cell_u207_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u207_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u207_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u207_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u207_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u207_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u207_inst out_del_0 uint 0
attr inst dedicated_io_cell_u207_inst out_del_1 uint 0
attr inst dedicated_io_cell_u207_inst para_ref uint 0
attr inst dedicated_io_cell_u207_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u207_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u207_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u207_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u207_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u207_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u207_inst seri_ref uint 0
attr inst dedicated_io_cell_u207_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u207_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u207_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u207_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u207_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u207_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u207_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u207_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u207_inst vref_en uint 0
attr inst dedicated_io_cell_u207_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u211_inst
attr inst dedicated_io_cell_u211_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_nc uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u211_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u211_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u211_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u211_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u211_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u211_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u211_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u211_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u211_inst in_del_0 uint 0
attr inst dedicated_io_cell_u211_inst in_del_1 uint 0
attr inst dedicated_io_cell_u211_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst manual_en uint 0
attr inst dedicated_io_cell_u211_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u211_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u211_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u211_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u211_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u211_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u211_inst out_del_0 uint 0
attr inst dedicated_io_cell_u211_inst out_del_1 uint 0
attr inst dedicated_io_cell_u211_inst para_ref uint 0
attr inst dedicated_io_cell_u211_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u211_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u211_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u211_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u211_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u211_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u211_inst seri_ref uint 0
attr inst dedicated_io_cell_u211_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u211_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u211_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u211_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u211_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u211_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u211_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u211_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u211_inst vref_en uint 0
attr inst dedicated_io_cell_u211_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u213_inst
attr inst dedicated_io_cell_u213_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_nc uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u213_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u213_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u213_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u213_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u213_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u213_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u213_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u213_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u213_inst in_del_0 uint 0
attr inst dedicated_io_cell_u213_inst in_del_1 uint 0
attr inst dedicated_io_cell_u213_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst manual_en uint 0
attr inst dedicated_io_cell_u213_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u213_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u213_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u213_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u213_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u213_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u213_inst out_del_0 uint 0
attr inst dedicated_io_cell_u213_inst out_del_1 uint 0
attr inst dedicated_io_cell_u213_inst para_ref uint 0
attr inst dedicated_io_cell_u213_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u213_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u213_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u213_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u213_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u213_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u213_inst seri_ref uint 0
attr inst dedicated_io_cell_u213_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u213_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u213_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u213_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u213_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u213_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u213_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u213_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u213_inst vref_en uint 0
attr inst dedicated_io_cell_u213_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u215_inst
attr inst dedicated_io_cell_u215_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_nc uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u215_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u215_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u215_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u215_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u215_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u215_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u215_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u215_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u215_inst in_del_0 uint 0
attr inst dedicated_io_cell_u215_inst in_del_1 uint 0
attr inst dedicated_io_cell_u215_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst manual_en uint 0
attr inst dedicated_io_cell_u215_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u215_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u215_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u215_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u215_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u215_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u215_inst out_del_0 uint 0
attr inst dedicated_io_cell_u215_inst out_del_1 uint 0
attr inst dedicated_io_cell_u215_inst para_ref uint 0
attr inst dedicated_io_cell_u215_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u215_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u215_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u215_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u215_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u215_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u215_inst seri_ref uint 0
attr inst dedicated_io_cell_u215_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u215_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u215_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u215_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u215_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u215_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u215_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u215_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u215_inst vref_en uint 0
attr inst dedicated_io_cell_u215_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u219_inst
attr inst dedicated_io_cell_u219_inst bypassn_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst bypassn_cfg_90 uint 1
attr inst dedicated_io_cell_u219_inst cfg_burst_len uint 3
attr inst dedicated_io_cell_u219_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u219_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_dqsr_rstn_sel uint 1
attr inst dedicated_io_cell_u219_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_nc uint 0
attr inst dedicated_io_cell_u219_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u219_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u219_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u219_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u219_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u219_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u219_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u219_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u219_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u219_inst in_del_0 uint 0
attr inst dedicated_io_cell_u219_inst in_del_1 uint 0
attr inst dedicated_io_cell_u219_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst lfm_0 uint 1
attr inst dedicated_io_cell_u219_inst lfm_90 uint 1
attr inst dedicated_io_cell_u219_inst manual_en uint 0
attr inst dedicated_io_cell_u219_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u219_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u219_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u219_inst out_del_0 uint 0
attr inst dedicated_io_cell_u219_inst out_del_1 uint 0
attr inst dedicated_io_cell_u219_inst para_ref uint 0
attr inst dedicated_io_cell_u219_inst pdn_cfg uint 1
attr inst dedicated_io_cell_u219_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u219_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u219_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u219_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u219_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u219_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u219_inst seri_ref uint 0
attr inst dedicated_io_cell_u219_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u219_inst ssel1_90 uint 2
attr inst dedicated_io_cell_u219_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u219_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u219_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u219_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u219_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u219_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u219_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u219_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u219_inst vcsel_0 uint 1
attr inst dedicated_io_cell_u219_inst vcsel_90 uint 1
attr inst dedicated_io_cell_u219_inst vref_en uint 0
attr inst dedicated_io_cell_u219_inst vref_sel uint 1
endinst
inst M7S_IO_DDR dedicated_io_cell_u221_inst
attr inst dedicated_io_cell_u221_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_nc uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u221_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u221_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u221_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u221_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u221_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u221_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u221_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u221_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u221_inst in_del_0 uint 0
attr inst dedicated_io_cell_u221_inst in_del_1 uint 0
attr inst dedicated_io_cell_u221_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst manual_en uint 0
attr inst dedicated_io_cell_u221_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u221_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u221_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u221_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u221_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u221_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u221_inst out_del_0 uint 0
attr inst dedicated_io_cell_u221_inst out_del_1 uint 0
attr inst dedicated_io_cell_u221_inst para_ref uint 0
attr inst dedicated_io_cell_u221_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u221_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u221_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u221_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u221_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u221_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u221_inst seri_ref uint 0
attr inst dedicated_io_cell_u221_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u221_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u221_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u221_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u221_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u221_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u221_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u221_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u221_inst vref_en uint 0
attr inst dedicated_io_cell_u221_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u223_inst
attr inst dedicated_io_cell_u223_inst bypassn_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst bypassn_cfg_90 uint 1
attr inst dedicated_io_cell_u223_inst cfg_burst_len uint 3
attr inst dedicated_io_cell_u223_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u223_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_dqsr_rstn_sel uint 1
attr inst dedicated_io_cell_u223_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_nc uint 0
attr inst dedicated_io_cell_u223_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u223_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u223_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u223_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u223_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u223_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u223_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u223_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u223_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u223_inst in_del_0 uint 0
attr inst dedicated_io_cell_u223_inst in_del_1 uint 0
attr inst dedicated_io_cell_u223_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst lfm_0 uint 1
attr inst dedicated_io_cell_u223_inst lfm_90 uint 1
attr inst dedicated_io_cell_u223_inst manual_en uint 0
attr inst dedicated_io_cell_u223_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u223_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u223_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u223_inst out_del_0 uint 0
attr inst dedicated_io_cell_u223_inst out_del_1 uint 0
attr inst dedicated_io_cell_u223_inst para_ref uint 0
attr inst dedicated_io_cell_u223_inst pdn_cfg uint 1
attr inst dedicated_io_cell_u223_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u223_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u223_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u223_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u223_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u223_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u223_inst seri_ref uint 0
attr inst dedicated_io_cell_u223_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u223_inst ssel1_90 uint 2
attr inst dedicated_io_cell_u223_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u223_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u223_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u223_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u223_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u223_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u223_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u223_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u223_inst vcsel_0 uint 1
attr inst dedicated_io_cell_u223_inst vcsel_90 uint 1
attr inst dedicated_io_cell_u223_inst vref_en uint 0
attr inst dedicated_io_cell_u223_inst vref_sel uint 1
endinst
inst M7S_IO_VREF dedicated_io_cell_u227_inst
attr inst dedicated_io_cell_u227_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_nc uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u227_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u227_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u227_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u227_inst cfg_use_cal_0 net 1'b0
attr inst dedicated_io_cell_u227_inst cfg_use_cal_1 net 1'b0
attr inst dedicated_io_cell_u227_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u227_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u227_inst in_del_0 uint 0
attr inst dedicated_io_cell_u227_inst in_del_1 uint 0
attr inst dedicated_io_cell_u227_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst manual_en uint 0
attr inst dedicated_io_cell_u227_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u227_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u227_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u227_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u227_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u227_inst out_del_0 uint 0
attr inst dedicated_io_cell_u227_inst out_del_1 uint 0
attr inst dedicated_io_cell_u227_inst para_ref uint 0
attr inst dedicated_io_cell_u227_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u227_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u227_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u227_inst seri_ref uint 0
attr inst dedicated_io_cell_u227_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u227_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u227_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u227_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u227_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u227_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u227_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u227_inst vref_en uint 1
attr inst dedicated_io_cell_u227_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u229_inst
attr inst dedicated_io_cell_u229_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_nc uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u229_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u229_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u229_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u229_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u229_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u229_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u229_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u229_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u229_inst in_del_0 uint 0
attr inst dedicated_io_cell_u229_inst in_del_1 uint 0
attr inst dedicated_io_cell_u229_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst manual_en uint 0
attr inst dedicated_io_cell_u229_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u229_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u229_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u229_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u229_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u229_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u229_inst out_del_0 uint 0
attr inst dedicated_io_cell_u229_inst out_del_1 uint 0
attr inst dedicated_io_cell_u229_inst para_ref uint 0
attr inst dedicated_io_cell_u229_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u229_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u229_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u229_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u229_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u229_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u229_inst seri_ref uint 0
attr inst dedicated_io_cell_u229_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u229_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u229_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u229_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u229_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u229_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u229_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u229_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u229_inst vref_en uint 0
attr inst dedicated_io_cell_u229_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u231_inst
attr inst dedicated_io_cell_u231_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_nc uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u231_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u231_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u231_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u231_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u231_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u231_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u231_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u231_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u231_inst in_del_0 uint 0
attr inst dedicated_io_cell_u231_inst in_del_1 uint 0
attr inst dedicated_io_cell_u231_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst manual_en uint 0
attr inst dedicated_io_cell_u231_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u231_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u231_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u231_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u231_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u231_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u231_inst out_del_0 uint 0
attr inst dedicated_io_cell_u231_inst out_del_1 uint 0
attr inst dedicated_io_cell_u231_inst para_ref uint 0
attr inst dedicated_io_cell_u231_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u231_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u231_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u231_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u231_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u231_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u231_inst seri_ref uint 0
attr inst dedicated_io_cell_u231_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u231_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u231_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u231_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u231_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u231_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u231_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u231_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u231_inst vref_en uint 0
attr inst dedicated_io_cell_u231_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u235_inst
attr inst dedicated_io_cell_u235_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_dqs_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_nc uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u235_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u235_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u235_inst cfg_oen_sel_1 uint 3
attr inst dedicated_io_cell_u235_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_trm_sel_1 uint 1
attr inst dedicated_io_cell_u235_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u235_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u235_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u235_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u235_inst in_del_0 uint 0
attr inst dedicated_io_cell_u235_inst in_del_1 uint 0
attr inst dedicated_io_cell_u235_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst manual_en uint 0
attr inst dedicated_io_cell_u235_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u235_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u235_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u235_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u235_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u235_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u235_inst out_del_0 uint 0
attr inst dedicated_io_cell_u235_inst out_del_1 uint 0
attr inst dedicated_io_cell_u235_inst para_ref uint 0
attr inst dedicated_io_cell_u235_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u235_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u235_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u235_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u235_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u235_inst rx_hstl_sstl_en_cfg_1 uint 1
attr inst dedicated_io_cell_u235_inst seri_ref uint 0
attr inst dedicated_io_cell_u235_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u235_inst term_pd_en_1 uint 1
attr inst dedicated_io_cell_u235_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u235_inst term_pu_en_1 uint 1
attr inst dedicated_io_cell_u235_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u235_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u235_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u235_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u235_inst vref_en uint 0
attr inst dedicated_io_cell_u235_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u237_inst
attr inst dedicated_io_cell_u237_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_nc uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u237_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u237_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_sel_0 uint 3
attr inst dedicated_io_cell_u237_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u237_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_trm_sel_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u237_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u237_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u237_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u237_inst in_del_0 uint 0
attr inst dedicated_io_cell_u237_inst in_del_1 uint 0
attr inst dedicated_io_cell_u237_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst manual_en uint 0
attr inst dedicated_io_cell_u237_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u237_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u237_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u237_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u237_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u237_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u237_inst out_del_0 uint 0
attr inst dedicated_io_cell_u237_inst out_del_1 uint 0
attr inst dedicated_io_cell_u237_inst para_ref uint 0
attr inst dedicated_io_cell_u237_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u237_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u237_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u237_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst rx_hstl_sstl_en_cfg_0 uint 1
attr inst dedicated_io_cell_u237_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u237_inst seri_ref uint 0
attr inst dedicated_io_cell_u237_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u237_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u237_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u237_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u237_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u237_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u237_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u237_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u237_inst vref_en uint 0
attr inst dedicated_io_cell_u237_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u240_inst
attr inst dedicated_io_cell_u240_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_nc uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u240_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u240_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u240_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u240_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u240_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u240_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u240_inst in_del_0 uint 0
attr inst dedicated_io_cell_u240_inst in_del_1 uint 0
attr inst dedicated_io_cell_u240_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst manual_en uint 0
attr inst dedicated_io_cell_u240_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u240_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u240_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u240_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u240_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u240_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u240_inst out_del_0 uint 0
attr inst dedicated_io_cell_u240_inst out_del_1 uint 0
attr inst dedicated_io_cell_u240_inst para_ref uint 0
attr inst dedicated_io_cell_u240_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u240_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u240_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u240_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u240_inst seri_ref uint 0
attr inst dedicated_io_cell_u240_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u240_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u240_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u240_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u240_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u240_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u240_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u240_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u240_inst vref_en uint 0
attr inst dedicated_io_cell_u240_inst vref_sel uint 0
endinst
inst M7S_IO_CAL dedicated_io_cell_u243_inst
attr inst dedicated_io_cell_u243_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_nc uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u243_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u243_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_use_cal0_0 uint 1
attr inst dedicated_io_cell_u243_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_use_cal1_0 uint 1
attr inst dedicated_io_cell_u243_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u243_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u243_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u243_inst in_del_0 uint 0
attr inst dedicated_io_cell_u243_inst in_del_1 uint 0
attr inst dedicated_io_cell_u243_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst manual_en uint 0
attr inst dedicated_io_cell_u243_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u243_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u243_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u243_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u243_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u243_inst out_del_0 uint 0
attr inst dedicated_io_cell_u243_inst out_del_1 uint 0
attr inst dedicated_io_cell_u243_inst para_ref uint 0
attr inst dedicated_io_cell_u243_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u243_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u243_inst seri_ref uint 0
attr inst dedicated_io_cell_u243_inst term_pd_en_0 uint 1
attr inst dedicated_io_cell_u243_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u243_inst term_pu_en_0 uint 1
attr inst dedicated_io_cell_u243_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u243_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u243_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u243_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u243_inst vref_en uint 0
attr inst dedicated_io_cell_u243_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u245_inst
attr inst dedicated_io_cell_u245_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_nc uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u245_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u245_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u245_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u245_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u245_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u245_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u245_inst in_del_0 uint 0
attr inst dedicated_io_cell_u245_inst in_del_1 uint 0
attr inst dedicated_io_cell_u245_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst manual_en uint 0
attr inst dedicated_io_cell_u245_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u245_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u245_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u245_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u245_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u245_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u245_inst out_del_0 uint 0
attr inst dedicated_io_cell_u245_inst out_del_1 uint 0
attr inst dedicated_io_cell_u245_inst para_ref uint 0
attr inst dedicated_io_cell_u245_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u245_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u245_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u245_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u245_inst seri_ref uint 0
attr inst dedicated_io_cell_u245_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u245_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u245_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u245_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u245_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u245_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u245_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u245_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u245_inst vref_en uint 0
attr inst dedicated_io_cell_u245_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u247_inst
attr inst dedicated_io_cell_u247_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_nc uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u247_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u247_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u247_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u247_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u247_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u247_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u247_inst in_del_0 uint 0
attr inst dedicated_io_cell_u247_inst in_del_1 uint 0
attr inst dedicated_io_cell_u247_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst manual_en uint 0
attr inst dedicated_io_cell_u247_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u247_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u247_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u247_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u247_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u247_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u247_inst out_del_0 uint 0
attr inst dedicated_io_cell_u247_inst out_del_1 uint 0
attr inst dedicated_io_cell_u247_inst para_ref uint 0
attr inst dedicated_io_cell_u247_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u247_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u247_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u247_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u247_inst seri_ref uint 0
attr inst dedicated_io_cell_u247_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u247_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u247_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u247_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u247_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u247_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u247_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u247_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u247_inst vref_en uint 0
attr inst dedicated_io_cell_u247_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u251_inst
attr inst dedicated_io_cell_u251_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_nc uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u251_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u251_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u251_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u251_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u251_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u251_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u251_inst in_del_0 uint 0
attr inst dedicated_io_cell_u251_inst in_del_1 uint 0
attr inst dedicated_io_cell_u251_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst manual_en uint 0
attr inst dedicated_io_cell_u251_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u251_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u251_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u251_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u251_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u251_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u251_inst out_del_0 uint 0
attr inst dedicated_io_cell_u251_inst out_del_1 uint 0
attr inst dedicated_io_cell_u251_inst para_ref uint 0
attr inst dedicated_io_cell_u251_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u251_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u251_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u251_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u251_inst seri_ref uint 0
attr inst dedicated_io_cell_u251_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u251_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u251_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u251_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u251_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u251_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u251_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u251_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u251_inst vref_en uint 0
attr inst dedicated_io_cell_u251_inst vref_sel uint 0
endinst
inst M7S_IO_DQS dedicated_io_cell_u253_inst
attr inst dedicated_io_cell_u253_inst bypassn_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst bypassn_cfg_90 uint 0
attr inst dedicated_io_cell_u253_inst cfg_burst_len uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_clkpol_sel uint 0
attr inst dedicated_io_cell_u253_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_d_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_dqsr_rstn_sel uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk180_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk270_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk90_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_gsclk_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_nc uint 0
attr inst dedicated_io_cell_u253_inst cfg_nc_dqs uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u253_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u253_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_test_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_test_en_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd0_inv_0 uint 1
attr inst dedicated_io_cell_u253_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_txd1_inv_1 uint 1
attr inst dedicated_io_cell_u253_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u253_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u253_inst cfg_userio_en_1 uint 0
attr inst dedicated_io_cell_u253_inst in_del_0 uint 0
attr inst dedicated_io_cell_u253_inst in_del_1 uint 0
attr inst dedicated_io_cell_u253_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst lfm_0 uint 0
attr inst dedicated_io_cell_u253_inst lfm_90 uint 0
attr inst dedicated_io_cell_u253_inst manual_en uint 0
attr inst dedicated_io_cell_u253_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u253_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u253_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u253_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u253_inst out_del_0 uint 0
attr inst dedicated_io_cell_u253_inst out_del_1 uint 0
attr inst dedicated_io_cell_u253_inst para_ref uint 0
attr inst dedicated_io_cell_u253_inst pdn_cfg uint 0
attr inst dedicated_io_cell_u253_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u253_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u253_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u253_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u253_inst seri_ref uint 0
attr inst dedicated_io_cell_u253_inst ssel1_0 uint 0
attr inst dedicated_io_cell_u253_inst ssel1_90 uint 0
attr inst dedicated_io_cell_u253_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u253_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u253_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u253_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u253_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u253_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u253_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u253_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u253_inst vcsel_0 uint 0
attr inst dedicated_io_cell_u253_inst vcsel_90 uint 0
attr inst dedicated_io_cell_u253_inst vref_en uint 0
attr inst dedicated_io_cell_u253_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u255_inst
attr inst dedicated_io_cell_u255_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_nc uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u255_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u255_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u255_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u255_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u255_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u255_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u255_inst in_del_0 uint 0
attr inst dedicated_io_cell_u255_inst in_del_1 uint 0
attr inst dedicated_io_cell_u255_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst manual_en uint 0
attr inst dedicated_io_cell_u255_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u255_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u255_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u255_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u255_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u255_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u255_inst out_del_0 uint 0
attr inst dedicated_io_cell_u255_inst out_del_1 uint 0
attr inst dedicated_io_cell_u255_inst para_ref uint 0
attr inst dedicated_io_cell_u255_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u255_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u255_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u255_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u255_inst seri_ref uint 0
attr inst dedicated_io_cell_u255_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u255_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u255_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u255_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u255_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u255_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u255_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u255_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u255_inst vref_en uint 0
attr inst dedicated_io_cell_u255_inst vref_sel uint 0
endinst
inst M7S_IO_VREF dedicated_io_cell_u259_inst
attr inst dedicated_io_cell_u259_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_d_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_ddr_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_dqs_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk180_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk270_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk90_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_gsclk_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_nc uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u259_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_sclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u259_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u259_inst cfg_use_cal_0 net 1'b0
attr inst dedicated_io_cell_u259_inst cfg_use_cal_1 net 1'b0
attr inst dedicated_io_cell_u259_inst cfg_userio_en_0 uint 0
attr inst dedicated_io_cell_u259_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u259_inst in_del_0 uint 0
attr inst dedicated_io_cell_u259_inst in_del_1 uint 0
attr inst dedicated_io_cell_u259_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst manual_en uint 0
attr inst dedicated_io_cell_u259_inst ndr_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u259_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u259_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u259_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u259_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u259_inst out_del_0 uint 0
attr inst dedicated_io_cell_u259_inst out_del_1 uint 0
attr inst dedicated_io_cell_u259_inst para_ref uint 0
attr inst dedicated_io_cell_u259_inst pdr_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u259_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u259_inst seri_ref uint 0
attr inst dedicated_io_cell_u259_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u259_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u259_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u259_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u259_inst tpd_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u259_inst tpu_cfg_0 uint 0
attr inst dedicated_io_cell_u259_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u259_inst vref_en uint 1
attr inst dedicated_io_cell_u259_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u261_inst
attr inst dedicated_io_cell_u261_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_nc uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u261_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u261_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u261_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u261_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u261_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u261_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u261_inst in_del_0 uint 0
attr inst dedicated_io_cell_u261_inst in_del_1 uint 0
attr inst dedicated_io_cell_u261_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst manual_en uint 0
attr inst dedicated_io_cell_u261_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u261_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u261_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u261_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u261_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u261_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u261_inst out_del_0 uint 0
attr inst dedicated_io_cell_u261_inst out_del_1 uint 0
attr inst dedicated_io_cell_u261_inst para_ref uint 0
attr inst dedicated_io_cell_u261_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u261_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u261_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u261_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u261_inst seri_ref uint 0
attr inst dedicated_io_cell_u261_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u261_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u261_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u261_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u261_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u261_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u261_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u261_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u261_inst vref_en uint 0
attr inst dedicated_io_cell_u261_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u263_inst
attr inst dedicated_io_cell_u263_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_nc uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u263_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u263_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u263_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u263_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u263_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u263_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u263_inst in_del_0 uint 0
attr inst dedicated_io_cell_u263_inst in_del_1 uint 0
attr inst dedicated_io_cell_u263_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst manual_en uint 0
attr inst dedicated_io_cell_u263_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u263_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u263_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u263_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u263_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u263_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u263_inst out_del_0 uint 0
attr inst dedicated_io_cell_u263_inst out_del_1 uint 0
attr inst dedicated_io_cell_u263_inst para_ref uint 0
attr inst dedicated_io_cell_u263_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u263_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u263_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u263_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u263_inst seri_ref uint 0
attr inst dedicated_io_cell_u263_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u263_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u263_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u263_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u263_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u263_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u263_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u263_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u263_inst vref_en uint 0
attr inst dedicated_io_cell_u263_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u267_inst
attr inst dedicated_io_cell_u267_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_nc uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u267_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u267_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u267_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u267_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u267_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u267_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u267_inst in_del_0 uint 0
attr inst dedicated_io_cell_u267_inst in_del_1 uint 0
attr inst dedicated_io_cell_u267_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst manual_en uint 0
attr inst dedicated_io_cell_u267_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u267_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u267_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u267_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u267_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u267_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u267_inst out_del_0 uint 0
attr inst dedicated_io_cell_u267_inst out_del_1 uint 0
attr inst dedicated_io_cell_u267_inst para_ref uint 0
attr inst dedicated_io_cell_u267_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u267_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u267_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u267_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u267_inst seri_ref uint 0
attr inst dedicated_io_cell_u267_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u267_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u267_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u267_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u267_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u267_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u267_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u267_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u267_inst vref_en uint 0
attr inst dedicated_io_cell_u267_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u269_inst
attr inst dedicated_io_cell_u269_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_nc uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u269_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u269_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u269_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u269_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u269_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u269_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u269_inst in_del_0 uint 0
attr inst dedicated_io_cell_u269_inst in_del_1 uint 0
attr inst dedicated_io_cell_u269_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst manual_en uint 0
attr inst dedicated_io_cell_u269_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u269_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u269_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u269_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u269_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u269_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u269_inst out_del_0 uint 0
attr inst dedicated_io_cell_u269_inst out_del_1 uint 0
attr inst dedicated_io_cell_u269_inst para_ref uint 0
attr inst dedicated_io_cell_u269_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u269_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u269_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u269_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u269_inst seri_ref uint 0
attr inst dedicated_io_cell_u269_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u269_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u269_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u269_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u269_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u269_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u269_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u269_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u269_inst vref_en uint 0
attr inst dedicated_io_cell_u269_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u271_inst
attr inst dedicated_io_cell_u271_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_nc uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u271_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u271_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u271_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u271_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u271_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u271_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u271_inst in_del_0 uint 0
attr inst dedicated_io_cell_u271_inst in_del_1 uint 0
attr inst dedicated_io_cell_u271_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst manual_en uint 0
attr inst dedicated_io_cell_u271_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u271_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u271_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u271_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u271_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u271_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u271_inst out_del_0 uint 0
attr inst dedicated_io_cell_u271_inst out_del_1 uint 0
attr inst dedicated_io_cell_u271_inst para_ref uint 0
attr inst dedicated_io_cell_u271_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u271_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u271_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u271_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u271_inst seri_ref uint 0
attr inst dedicated_io_cell_u271_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u271_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u271_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u271_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u271_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u271_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u271_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u271_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u271_inst vref_en uint 0
attr inst dedicated_io_cell_u271_inst vref_sel uint 0
endinst
inst M7S_IO_DDR dedicated_io_cell_u275_inst
attr inst dedicated_io_cell_u275_inst cfg_clkout_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_clkout_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_d_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_d_en_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_ddr_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_ddr_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_dqs_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_dqs_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_fclk_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_gate_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_gate_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_fclk_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_gsclk180_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk180_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk270_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk270_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk90_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk90_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk_inv_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_gsclk_inv_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_id_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_id_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_nc uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_sel_0 uint 3
attr inst dedicated_io_cell_u275_inst cfg_od_sel_1 uint 3
attr inst dedicated_io_cell_u275_inst cfg_od_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_od_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_rstn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_rstn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_oen_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_oen_setn_en_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_oen_setn_en_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_rstn_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_rstn_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_sclk_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_en_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_gate_sel_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_gate_sel_1 uint 1
attr inst dedicated_io_cell_u275_inst cfg_sclk_out_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_sclk_out_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_setn_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_setn_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_sel_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_trm_sel_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd0_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd0_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd1_inv_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_txd1_inv_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal0_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal0_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal1_0 uint 0
attr inst dedicated_io_cell_u275_inst cfg_use_cal1_1 uint 0
attr inst dedicated_io_cell_u275_inst cfg_userio_en_0 uint 1
attr inst dedicated_io_cell_u275_inst cfg_userio_en_1 uint 1
attr inst dedicated_io_cell_u275_inst in_del_0 uint 0
attr inst dedicated_io_cell_u275_inst in_del_1 uint 0
attr inst dedicated_io_cell_u275_inst keep_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst keep_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst manual_en uint 0
attr inst dedicated_io_cell_u275_inst ndr_cfg_0 uint 7
attr inst dedicated_io_cell_u275_inst ndr_cfg_1 uint 7
attr inst dedicated_io_cell_u275_inst ns_lv_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_fastestn_0 uint 0
attr inst dedicated_io_cell_u275_inst ns_lv_fastestn_1 uint 0
attr inst dedicated_io_cell_u275_inst odt_cfg_0 uint 1
attr inst dedicated_io_cell_u275_inst odt_cfg_1 uint 1
attr inst dedicated_io_cell_u275_inst out_del_0 uint 0
attr inst dedicated_io_cell_u275_inst out_del_1 uint 0
attr inst dedicated_io_cell_u275_inst para_ref uint 0
attr inst dedicated_io_cell_u275_inst pdr_cfg_0 uint 7
attr inst dedicated_io_cell_u275_inst pdr_cfg_1 uint 7
attr inst dedicated_io_cell_u275_inst rx_dig_en_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst rx_dig_en_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst rx_hstl_sstl_en_cfg_0 uint 0
attr inst dedicated_io_cell_u275_inst rx_hstl_sstl_en_cfg_1 uint 0
attr inst dedicated_io_cell_u275_inst seri_ref uint 0
attr inst dedicated_io_cell_u275_inst term_pd_en_0 uint 0
attr inst dedicated_io_cell_u275_inst term_pd_en_1 uint 0
attr inst dedicated_io_cell_u275_inst term_pu_en_0 uint 0
attr inst dedicated_io_cell_u275_inst term_pu_en_1 uint 0
attr inst dedicated_io_cell_u275_inst tpd_cfg_0 uint 63
attr inst dedicated_io_cell_u275_inst tpd_cfg_1 uint 63
attr inst dedicated_io_cell_u275_inst tpu_cfg_0 uint 63
attr inst dedicated_io_cell_u275_inst tpu_cfg_1 uint 63
attr inst dedicated_io_cell_u275_inst vref_en uint 0
attr inst dedicated_io_cell_u275_inst vref_sel uint 0
endinst
inst M7S_IO_PCISG dedicated_io_cell_u318_inst
attr inst dedicated_io_cell_u318_inst cfg_fclk_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_fclk_gate_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_fclk_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_id_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_nc uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_od_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_rstn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_sel uint 0
attr inst dedicated_io_cell_u318_inst cfg_oen_setn_en uint 0
attr inst dedicated_io_cell_u318_inst cfg_rstn_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_setn_inv uint 0
attr inst dedicated_io_cell_u318_inst cfg_userio_en uint 0
attr inst dedicated_io_cell_u318_inst in_del uint 0
attr inst dedicated_io_cell_u318_inst keep_cfg uint 0
attr inst dedicated_io_cell_u318_inst ndr_cfg uint 0
attr inst dedicated_io_cell_u318_inst ns_lv_cfg uint 0
attr inst dedicated_io_cell_u318_inst ns_lv_fastestn uint 0
attr inst dedicated_io_cell_u318_inst out_del uint 0
attr inst dedicated_io_cell_u318_inst pdr_cfg uint 0
attr inst dedicated_io_cell_u318_inst rx_dig_en_cfg uint 1
attr inst dedicated_io_cell_u318_inst vpci_en uint 0
endinst
inst M7S_IO_PCISG dedicated_io_cell_u319_inst
attr inst dedicated_io_cell_u319_inst cfg_fclk_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_fclk_gate_sel uint 0
attr inst dedicated_io_cell_u319_inst cfg_fclk_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_sel uint 0
attr inst dedicated_io_cell_u319_inst cfg_id_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_nc uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_od_sel uint 2
attr inst dedicated_io_cell_u319_inst cfg_od_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_rstn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_oen_sel uint 1
attr inst dedicated_io_cell_u319_inst cfg_oen_setn_en uint 0
attr inst dedicated_io_cell_u319_inst cfg_rstn_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_setn_inv uint 0
attr inst dedicated_io_cell_u319_inst cfg_userio_en uint 0
attr inst dedicated_io_cell_u319_inst in_del uint 0
attr inst dedicated_io_cell_u319_inst keep_cfg uint 0
attr inst dedicated_io_cell_u319_inst ndr_cfg uint 3
attr inst dedicated_io_cell_u319_inst ns_lv_cfg uint 0
attr inst dedicated_io_cell_u319_inst ns_lv_fastestn uint 0
attr inst dedicated_io_cell_u319_inst out_del uint 0
attr inst dedicated_io_cell_u319_inst pdr_cfg uint 3
attr inst dedicated_io_cell_u319_inst rx_dig_en_cfg uint 0
attr inst dedicated_io_cell_u319_inst vpci_en uint 0
endinst
inst GND demo_sd_to_lcd_cs_gnd
term Y [] demo_sd_to_lcd_cs_gnd_net []
endinst
inst VCC demo_sd_to_lcd_cs_vcc
term Y [] demo_sd_to_lcd_cs_vcc_net []
endinst
inst LUT4 ii0455
attr inst ii0455 config_data str "f000"
term dx [] ii0455|dx_net []
term f0 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0456
attr inst ii0456 config_data str "0f00"
term dx [] ii0456|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
endinst
inst LUT4 ii0458
attr inst ii0458 config_data str "0fff"
term dx [] ii0458|dx_net []
term f0 [] u_pll_pll_u0|locked_net []
term f1 [] io_cell_rstn_i_inst|id_q_net []
endinst
inst LUT4 ii0459
attr inst ii0459 config_data str "0003"
term dx [] ii0459|dx_net []
term f0 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0460
attr inst ii0460 config_data str "00c8"
term dx [] ii0460|dx_net []
term f0 [] ii0459|dx_net []
term f1 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0461
attr inst ii0461 config_data str "0033"
term dx [] ii0461|dx_net []
term f0 [] ii0460|dx_net []
term f2 [] u_colorgen_h_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0463
attr inst ii0463 config_data str "c000"
term dx [] ii0463|dx_net []
term f0 [] u_colorgen_h_cnt__reg[2]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[1]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0464
attr inst ii0464 config_data str "f000"
term dx [] ii0464|dx_net []
term f0 [] ii0463|dx_net []
term f1 [] u_colorgen_h_cnt__reg[3]|qx_net []
endinst
inst LUT4 ii0465
attr inst ii0465 config_data str "c000"
term dx [] ii0465|dx_net []
term f0 [] ii0464|dx_net []
term f1 [] u_colorgen_h_cnt__reg[5]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0466
attr inst ii0466 config_data str "8000"
term dx [] ii0466|dx_net []
term f0 [] ii0465|dx_net []
term f1 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[8]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0467
attr inst ii0467 config_data str "00ec"
term dx [] ii0467|dx_net []
term f0 [] ii0460|dx_net []
term f1 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f3 [] ii0466|dx_net []
endinst
inst LUT4 ii0468
attr inst ii0468 config_data str "005a"
term dx [] ii0468|dx_net []
term f0 [] ii0460|dx_net []
term f1 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0469
attr inst ii0469 config_data str "0333"
term dx [] ii0469|dx_net []
term f0 [] u_colorgen_h_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[1]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0470
attr inst ii0470 config_data str "0011"
term dx [] ii0470|dx_net []
term f0 [] ii0469|dx_net []
term f2 [] ii0460|dx_net []
term f3 [] ii0463|dx_net []
endinst
inst LUT4 ii0471
attr inst ii0471 config_data str "0330"
term dx [] ii0471|dx_net []
term f0 [] ii0463|dx_net []
term f1 [] u_colorgen_h_cnt__reg[3]|qx_net []
term f2 [] ii0460|dx_net []
endinst
inst LUT4 ii0472
attr inst ii0472 config_data str "1414"
term dx [] ii0472|dx_net []
term f1 [] ii0464|dx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f3 [] ii0460|dx_net []
endinst
inst LUT4 ii0473
attr inst ii0473 config_data str "1320"
term dx [] ii0473|dx_net []
term f0 [] u_colorgen_h_cnt__reg[5]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f2 [] ii0460|dx_net []
term f3 [] ii0464|dx_net []
endinst
inst LUT4 ii0474
attr inst ii0474 config_data str "050a"
term dx [] ii0474|dx_net []
term f0 [] ii0465|dx_net []
term f1 [] ii0460|dx_net []
term f3 [] u_colorgen_h_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0475
attr inst ii0475 config_data str "1230"
term dx [] ii0475|dx_net []
term f0 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[7]|qx_net []
term f2 [] ii0460|dx_net []
term f3 [] ii0465|dx_net []
endinst
inst LUT4 ii0476
attr inst ii0476 config_data str "6aaa"
term dx [] ii0476|dx_net []
term f0 [] u_colorgen_h_cnt__reg[7]|qx_net []
term f1 [] ii0465|dx_net []
term f2 [] u_colorgen_h_cnt__reg[6]|qx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0477
attr inst ii0477 config_data str "00f0"
term dx [] ii0477|dx_net []
term f0 [] ii0460|dx_net []
term f1 [] ii0476|dx_net []
endinst
inst LUT4 ii0478
attr inst ii0478 config_data str "0550"
term dx [] ii0478|dx_net []
term f0 [] u_colorgen_h_cnt__reg[9]|qx_net []
term f1 [] ii0466|dx_net []
term f3 [] ii0460|dx_net []
endinst
inst LUT4 ii0479
attr inst ii0479 config_data str "0200"
term dx [] ii0479|dx_net []
term f0 [] ii0459|dx_net []
term f1 [] u_colorgen_h_cnt__reg[5]|qx_net []
term f2 [] u_colorgen_h_cnt__reg[4]|qx_net []
term f3 [] ii0469|dx_net []
endinst
inst LUT4 ii0480
attr inst ii0480 config_data str "04fb"
term dx [] ii0480|dx_net []
term f0 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f1 [] u_colorgen_h_cnt__reg[3]|qx_net []
term f2 [] ii0479|dx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0481
attr inst ii0481 config_data str "0001"
term dx [] ii0481|dx_net []
term f0 [] u_colorgen_v_cnt__reg[3]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0482
attr inst ii0482 config_data str "f000"
term dx [] ii0482|dx_net []
term f0 [] u_colorgen_v_cnt__reg[9]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0483
attr inst ii0483 config_data str "aaa8"
term dx [] ii0483|dx_net []
term f0 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f3 [] ii0482|dx_net []
endinst
inst LUT4 ii0484
attr inst ii0484 config_data str "80aa"
term dx [] ii0484|dx_net []
term f0 [] ii0481|dx_net []
term f1 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f3 [] ii0483|dx_net []
endinst
inst LUT4 ii0485
attr inst ii0485 config_data str "0505"
term dx [] ii0485|dx_net []
term f1 [] ii0484|dx_net []
term f3 [] u_colorgen_v_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0486
attr inst ii0486 config_data str "8000"
term dx [] ii0486|dx_net []
term f0 [] u_colorgen_h_cnt__reg[10]|qx_net []
term f1 [] ii0459|dx_net []
term f2 [] ii0465|dx_net []
term f3 [] u_colorgen_h_cnt__reg[8]|qx_net []
endinst
inst LUT4 ii0487
attr inst ii0487 config_data str "1144"
term dx [] ii0487|dx_net []
term f0 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0488
attr inst ii0488 config_data str "1450"
term dx [] ii0488|dx_net []
term f0 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0489
attr inst ii0489 config_data str "6aaa"
term dx [] ii0489|dx_net []
term f0 [] u_colorgen_v_cnt__reg[1]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[3]|qx_net []
endinst
inst LUT4 ii0490
attr inst ii0490 config_data str "0f00"
term dx [] ii0490|dx_net []
term f0 [] ii0489|dx_net []
term f1 [] ii0484|dx_net []
endinst
inst LUT4 ii0491
attr inst ii0491 config_data str "8000"
term dx [] ii0491|dx_net []
term f0 [] u_colorgen_v_cnt__reg[0]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[3]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0492
attr inst ii0492 config_data str "003c"
term dx [] ii0492|dx_net []
term f0 [] ii0484|dx_net []
term f1 [] ii0491|dx_net []
term f2 [] u_colorgen_v_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0493
attr inst ii0493 config_data str "1444"
term dx [] ii0493|dx_net []
term f0 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f1 [] ii0491|dx_net []
term f2 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0494
attr inst ii0494 config_data str "8800"
term dx [] ii0494|dx_net []
term f0 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f2 [] u_colorgen_v_cnt__reg[4]|qx_net []
term f3 [] ii0491|dx_net []
endinst
inst LUT4 ii0495
attr inst ii0495 config_data str "0550"
term dx [] ii0495|dx_net []
term f0 [] ii0494|dx_net []
term f1 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0496
attr inst ii0496 config_data str "060c"
term dx [] ii0496|dx_net []
term f0 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f1 [] ii0484|dx_net []
term f2 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f3 [] ii0494|dx_net []
endinst
inst LUT4 ii0497
attr inst ii0497 config_data str "c000"
term dx [] ii0497|dx_net []
term f0 [] u_colorgen_v_cnt__reg[6]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[7]|qx_net []
term f2 [] ii0494|dx_net []
endinst
inst LUT4 ii0498
attr inst ii0498 config_data str "1414"
term dx [] ii0498|dx_net []
term f1 [] u_colorgen_v_cnt__reg[8]|qx_net []
term f2 [] ii0497|dx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0499
attr inst ii0499 config_data str "5444"
term dx [] ii0499|dx_net []
term f0 [] u_colorgen_v_cnt__reg[8]|qx_net []
term f1 [] ii0497|dx_net []
term f2 [] u_colorgen_v_cnt__reg[9]|qx_net []
term f3 [] ii0484|dx_net []
endinst
inst LUT4 ii0500
attr inst ii0500 config_data str "0005"
term dx [] ii0500|dx_net []
term f0 [] u_colorgen_v_cnt__reg[5]|qx_net []
term f1 [] u_colorgen_v_cnt__reg[2]|qx_net []
term f3 [] u_colorgen_v_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0501
attr inst ii0501 config_data str "d5bf"
term dx [] ii0501|dx_net []
term f0 [] u_colorgen_v_cnt__reg[8]|qx_net []
term f1 [] ii0500|dx_net []
term f2 [] ii0481|dx_net []
term f3 [] u_colorgen_v_cnt__reg[9]|qx_net []
endinst
inst LUT4 ii0502
attr inst ii0502 config_data str "00ff"
term dx [] ii0502|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0503
attr inst ii0503 config_data str "8000"
term dx [] ii0503|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0504
attr inst ii0504 config_data str "8800"
term dx [] ii0504|dx_net []
term f0 [] ii0503|dx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0505
attr inst ii0505 config_data str "a000"
term dx [] ii0505|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
term f1 [] ii0504|dx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
endinst
inst LUT4 ii0506
attr inst ii0506 config_data str "c0c0"
term dx [] ii0506|dx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term f2 [] ii0505|dx_net []
endinst
inst LUT4 ii0507
attr inst ii0507 config_data str "8241"
term dx [] ii0507|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_text__reg[7]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f3 [] u_sdram_to_RGB_text__reg[9]|qx_net []
endinst
inst LUT4 ii0508
attr inst ii0508 config_data str "8020"
term dx [] ii0508|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term f1 [] ii0505|dx_net []
term f2 [] u_sdram_to_RGB_text__reg[8]|qx_net []
term f3 [] ii0507|dx_net []
endinst
inst LUT4 ii0509
attr inst ii0509 config_data str "060a"
term dx [] ii0509|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f1 [] ii0508|dx_net []
term f2 [] ii0506|dx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
endinst
inst LUT4 ii0510
attr inst ii0510 config_data str "0ff0"
term dx [] ii0510|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0511
attr inst ii0511 config_data str "5af0"
term dx [] ii0511|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0512
attr inst ii0512 config_data str "78f0"
term dx [] ii0512|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0513
attr inst ii0513 config_data str "3c3c"
term dx [] ii0513|dx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term f2 [] ii0503|dx_net []
endinst
inst LUT4 ii0514
attr inst ii0514 config_data str "66cc"
term dx [] ii0514|dx_net []
term f0 [] ii0503|dx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
endinst
inst LUT4 ii0515
attr inst ii0515 config_data str "55aa"
term dx [] ii0515|dx_net []
term f0 [] ii0504|dx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0516
attr inst ii0516 config_data str "66cc"
term dx [] ii0516|dx_net []
term f0 [] ii0504|dx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
endinst
inst LUT4 ii0517
attr inst ii0517 config_data str "0330"
term dx [] ii0517|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f1 [] ii0505|dx_net []
term f2 [] ii0508|dx_net []
endinst
inst LUT4 ii0518
attr inst ii0518 config_data str "0708"
term dx [] ii0518|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term f1 [] ii0508|dx_net []
term f2 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f3 [] ii0505|dx_net []
endinst
inst LUT4 ii0519
attr inst ii0519 config_data str "00c0"
term dx [] ii0519|dx_net []
term f0 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term f2 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
endinst
inst LUT4 ii0520
attr inst ii0520 config_data str "c000"
term dx [] ii0520|dx_net []
term f0 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term f1 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
endinst
inst LUT4 ii0521
attr inst ii0521 config_data str "00cc"
term dx [] ii0521|dx_net []
term f0 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] u_arm_u_soc|gpio_0_out_o[1]_net []
endinst
inst LUT4 ii0522
attr inst ii0522 config_data str "0055"
term dx [] ii0522|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
endinst
inst LUT4 ii0523
attr inst ii0523 config_data str "f5f0"
term dx [] ii0523|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f3 [] u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net []
endinst
inst LUT4 ii0524
attr inst ii0524 config_data str "030c"
term dx [] ii0524|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
endinst
inst LUT4 ii0525
attr inst ii0525 config_data str "060c"
term dx [] ii0525|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
endinst
inst LUT4 ii0526
attr inst ii0526 config_data str "9333"
term dx [] ii0526|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
term f3 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0527
attr inst ii0527 config_data str "0303"
term dx [] ii0527|dx_net []
term f1 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] ii0526|dx_net []
endinst
inst LUT4 ii0528
attr inst ii0528 config_data str "cf30"
term dx [] ii0528|dx_net []
term f0 [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0529
attr inst ii0529 config_data str "3c3c"
term dx [] ii0529|dx_net []
term f1 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term f2 [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
endinst
inst LUT4 ii0530
attr inst ii0530 config_data str "f000"
term dx [] ii0530|dx_net []
term f0 [] u_colorgen_h_valid__reg|qx_net []
term f1 [] u_colorgen_v_valid__reg|qx_net []
endinst
inst LUT4 ii0531
attr inst ii0531 config_data str "3300"
term dx [] ii0531|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r__reg[1]|qx_net []
endinst
inst LUT4 ii0532
attr inst ii0532 config_data str "ccac"
term dx [] ii0532|dx_net []
term f0 [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f3 [] u_arm_u_soc|gpio_0_out_o[0]_net []
endinst
inst LUT4 ii0533
attr inst ii0533 config_data str "00f0"
term dx [] ii0533|dx_net []
term f0 [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
endinst
inst LUT4 ii0534
attr inst ii0534 config_data str "fff0"
term dx [] ii0534|dx_net []
term f0 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term f1 [] ii0533|dx_net []
endinst
inst LUT4 ii0535
attr inst ii0535 config_data str "c0c0"
term dx [] ii0535|dx_net []
term f1 [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0536
attr inst ii0536 config_data str "f000"
term dx [] ii0536|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0537
attr inst ii0537 config_data str "f000"
term dx [] ii0537|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0538
attr inst ii0538 config_data str "f000"
term dx [] ii0538|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term f1 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0539
attr inst ii0539 config_data str "aa00"
term dx [] ii0539|dx_net []
term f0 [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term f3 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0540
attr inst ii0540 config_data str "c0c0"
term dx [] ii0540|dx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0541
attr inst ii0541 config_data str "cc00"
term dx [] ii0541|dx_net []
term f0 [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0542
attr inst ii0542 config_data str "f000"
term dx [] ii0542|dx_net []
term f0 [] io_cell_display_sel_inst|id_q_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
endinst
inst LUT4 ii0543
attr inst ii0543 config_data str "c0c0"
term dx [] ii0543|dx_net []
term f1 [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0544
attr inst ii0544 config_data str "cc00"
term dx [] ii0544|dx_net []
term f0 [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term f2 [] io_cell_display_sel_inst|id_q_net []
endinst
inst LUT4 ii0545
attr inst ii0545 config_data str "f0c0"
term dx [] ii0545|dx_net []
term f0 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term f1 [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term f2 [] u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net []
endinst
inst LUT4 ii0546
attr inst ii0546 config_data str "0a0a"
term dx [] ii0546|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0547
attr inst ii0547 config_data str "30c0"
term dx [] ii0547|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
endinst
inst LUT4 ii0548
attr inst ii0548 config_data str "28a0"
term dx [] ii0548|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0549
attr inst ii0549 config_data str "c000"
term dx [] ii0549|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
endinst
inst LUT4 ii0550
attr inst ii0550 config_data str "0cc0"
term dx [] ii0550|dx_net []
term f0 [] ii0549|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0551
attr inst ii0551 config_data str "c0c0"
term dx [] ii0551|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term f2 [] ii0549|dx_net []
endinst
inst LUT4 ii0552
attr inst ii0552 config_data str "4488"
term dx [] ii0552|dx_net []
term f0 [] ii0551|dx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
endinst
inst LUT4 ii0553
attr inst ii0553 config_data str "aa00"
term dx [] ii0553|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term f3 [] ii0551|dx_net []
endinst
inst LUT4 ii0554
attr inst ii0554 config_data str "0cc0"
term dx [] ii0554|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f1 [] ii0553|dx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0555
attr inst ii0555 config_data str "4888"
term dx [] ii0555|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f1 [] ii0553|dx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
endinst
inst LUT4 ii0556
attr inst ii0556 config_data str "8000"
term dx [] ii0556|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term f1 [] ii0551|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
endinst
inst LUT4 ii0557
attr inst ii0557 config_data str "3c00"
term dx [] ii0557|dx_net []
term f0 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f1 [] ii0556|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
endinst
inst LUT4 ii0558
attr inst ii0558 config_data str "28a0"
term dx [] ii0558|dx_net []
term f0 [] ii0556|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
endinst
inst LUT4 ii0559
attr inst ii0559 config_data str "a000"
term dx [] ii0559|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term f1 [] ii0556|dx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
endinst
inst LUT4 ii0560
attr inst ii0560 config_data str "4488"
term dx [] ii0560|dx_net []
term f0 [] ii0559|dx_net []
term f2 [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
endinst
inst LUT4 ii0561
attr inst ii0561 config_data str "3333"
term dx [] ii0561|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
endinst
inst LUT4 ii0562
attr inst ii0562 config_data str "33cc"
term dx [] ii0562|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
endinst
inst LUT4 ii0563
attr inst ii0563 config_data str "3fc0"
term dx [] ii0563|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
endinst
inst LUT4 ii0564
attr inst ii0564 config_data str "6aaa"
term dx [] ii0564|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
endinst
inst LUT4 ii0565
attr inst ii0565 config_data str "8000"
term dx [] ii0565|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
endinst
inst LUT4 ii0566
attr inst ii0566 config_data str "3c3c"
term dx [] ii0566|dx_net []
term f1 [] ii0565|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
endinst
inst LUT4 ii0567
attr inst ii0567 config_data str "66cc"
term dx [] ii0567|dx_net []
term f0 [] ii0565|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
endinst
inst LUT4 ii0568
attr inst ii0568 config_data str "6ccc"
term dx [] ii0568|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term f1 [] ii0565|dx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
endinst
inst LUT4 ii0569
attr inst ii0569 config_data str "8000"
term dx [] ii0569|dx_net []
term f0 [] ii0565|dx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
endinst
inst LUT4 ii0570
attr inst ii0570 config_data str "33cc"
term dx [] ii0570|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term f2 [] ii0569|dx_net []
endinst
inst LUT4 ii0571
attr inst ii0571 config_data str "3cf0"
term dx [] ii0571|dx_net []
term f0 [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term f2 [] ii0569|dx_net []
endinst
inst LUT4 ii0572
attr inst ii0572 config_data str "f5a0"
term dx [] ii0572|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0573
attr inst ii0573 config_data str "bb88"
term dx [] ii0573|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net []
endinst
inst LUT4 ii0574
attr inst ii0574 config_data str "dd88"
term dx [] ii0574|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0575
attr inst ii0575 config_data str "fa50"
term dx [] ii0575|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0576
attr inst ii0576 config_data str "dd88"
term dx [] ii0576|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net []
term f3 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0577
attr inst ii0577 config_data str "fc30"
term dx [] ii0577|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0578
attr inst ii0578 config_data str "fc0c"
term dx [] ii0578|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net []
endinst
inst LUT4 ii0579
attr inst ii0579 config_data str "ccf0"
term dx [] ii0579|dx_net []
term f0 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net []
endinst
inst LUT4 ii0580
attr inst ii0580 config_data str "f3c0"
term dx [] ii0580|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0581
attr inst ii0581 config_data str "ee22"
term dx [] ii0581|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net []
endinst
inst LUT4 ii0582
attr inst ii0582 config_data str "fc30"
term dx [] ii0582|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0583
attr inst ii0583 config_data str "fc30"
term dx [] ii0583|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0584
attr inst ii0584 config_data str "fc0c"
term dx [] ii0584|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net []
term f1 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net []
endinst
inst LUT4 ii0585
attr inst ii0585 config_data str "bb88"
term dx [] ii0585|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net []
endinst
inst LUT4 ii0586
attr inst ii0586 config_data str "f3c0"
term dx [] ii0586|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
endinst
inst LUT4 ii0587
attr inst ii0587 config_data str "ee22"
term dx [] ii0587|dx_net []
term f0 [] u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net []
term f2 [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net []
endinst
inst LUT4 ii0588
attr inst ii0588 config_data str "cc00"
term dx [] ii0588|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
term f2 [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
endinst
inst LUT4 ii0589
attr inst ii0589 config_data str "ff0c"
term dx [] ii0589|dx_net []
term f0 [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
term f2 [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
endinst
inst LUT4 ii0590
attr inst ii0590 config_data str "f520"
term dx [] ii0590|dx_net []
term f0 [] u_sdram_to_RGB_text__reg[7]|qx_net []
term f1 [] io_cell_buttonIn2_inst|id_q_net []
term f2 [] io_cell_buttonIn3_inst|id_q_net []
term f3 [] ii0533|dx_net []
endinst
inst LUT4 ii0591
attr inst ii0591 config_data str "8cfc"
term dx [] ii0591|dx_net []
term f0 [] io_cell_buttonIn2_inst|id_q_net []
term f1 [] ii0533|dx_net []
term f2 [] u_sdram_to_RGB_text__reg[8]|qx_net []
term f3 [] io_cell_buttonIn3_inst|id_q_net []
endinst
inst LUT4 ii0592
attr inst ii0592 config_data str "8aca"
term dx [] ii0592|dx_net []
term f0 [] io_cell_buttonIn3_inst|id_q_net []
term f1 [] ii0533|dx_net []
term f2 [] io_cell_buttonIn2_inst|id_q_net []
term f3 [] u_sdram_to_RGB_text__reg[9]|qx_net []
endinst
inst LUT4 ii0593
attr inst ii0593 config_data str "0200"
term dx [] ii0593|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f3 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0594
attr inst ii0594 config_data str "8000"
term dx [] ii0594|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
endinst
inst LUT4 ii0595
attr inst ii0595 config_data str "1111"
term dx [] ii0595|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
endinst
inst LUT4 ii0596
attr inst ii0596 config_data str "2000"
term dx [] ii0596|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f2 [] ii0595|dx_net []
term f3 [] ii0594|dx_net []
endinst
inst LUT4 ii0597
attr inst ii0597 config_data str "0001"
term dx [] ii0597|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
endinst
inst LUT4 ii0598
attr inst ii0598 config_data str "0222"
term dx [] ii0598|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term f3 [] ii0597|dx_net []
endinst
inst LUT4 ii0599
attr inst ii0599 config_data str "f200"
term dx [] ii0599|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] ii0596|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f3 [] ii0598|dx_net []
endinst
inst LUT4 ii0600
attr inst ii0600 config_data str "cccf"
term dx [] ii0600|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] ii0599|dx_net []
endinst
inst LUT4 ii0601
attr inst ii0601 config_data str "0c00"
term dx [] ii0601|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0602
attr inst ii0602 config_data str "cc00"
term dx [] ii0602|dx_net []
term f0 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
endinst
inst LUT4 ii0603
attr inst ii0603 config_data str "afaa"
term dx [] ii0603|dx_net []
term f0 [] ii0601|dx_net []
term f1 [] ii0602|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0604
attr inst ii0604 config_data str "0c03"
term dx [] ii0604|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
endinst
inst LUT4 ii0605
attr inst ii0605 config_data str "000f"
term dx [] ii0605|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
endinst
inst LUT4 ii0606
attr inst ii0606 config_data str "aa00"
term dx [] ii0606|dx_net []
term f0 [] ii0597|dx_net []
term f3 [] ii0605|dx_net []
endinst
inst LUT4 ii0607
attr inst ii0607 config_data str "c400"
term dx [] ii0607|dx_net []
term f0 [] ii0594|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f3 [] ii0595|dx_net []
endinst
inst LUT4 ii0608
attr inst ii0608 config_data str "0002"
term dx [] ii0608|dx_net []
term f0 [] ii0607|dx_net []
term f1 [] ii0598|dx_net []
term f2 [] ii0606|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0609
attr inst ii0609 config_data str "11ee"
term dx [] ii0609|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
endinst
inst LUT4 ii0610
attr inst ii0610 config_data str "000d"
term dx [] ii0610|dx_net []
term f0 [] ii0608|dx_net []
term f1 [] ii0599|dx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0609|dx_net []
endinst
inst LUT4 ii0611
attr inst ii0611 config_data str "8000"
term dx [] ii0611|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
endinst
inst LUT4 ii0612
attr inst ii0612 config_data str "0001"
term dx [] ii0612|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
endinst
inst LUT4 ii0613
attr inst ii0613 config_data str "8caf"
term dx [] ii0613|dx_net []
term f0 [] ii0597|dx_net []
term f1 [] ii0594|dx_net []
term f2 [] ii0611|dx_net []
term f3 [] ii0612|dx_net []
endinst
inst LUT4 ii0614
attr inst ii0614 config_data str "01fe"
term dx [] ii0614|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
endinst
inst LUT4 ii0615
attr inst ii0615 config_data str "03ab"
term dx [] ii0615|dx_net []
term f0 [] ii0613|dx_net []
term f1 [] ii0614|dx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0608|dx_net []
endinst
inst LUT4 ii0616
attr inst ii0616 config_data str "0001"
term dx [] ii0616|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
endinst
inst LUT4 ii0617
attr inst ii0617 config_data str "f066"
term dx [] ii0617|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] ii0613|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term f3 [] ii0616|dx_net []
endinst
inst LUT4 ii0618
attr inst ii0618 config_data str "00aa"
term dx [] ii0618|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term f3 [] ii0616|dx_net []
endinst
inst LUT4 ii0619
attr inst ii0619 config_data str "1212"
term dx [] ii0619|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0618|dx_net []
endinst
inst LUT4 ii0620
attr inst ii0620 config_data str "0d02"
term dx [] ii0620|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
term f3 [] ii0618|dx_net []
endinst
inst LUT4 ii0621
attr inst ii0621 config_data str "1e0f"
term dx [] ii0621|dx_net []
term f0 [] ii0618|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
endinst
inst LUT4 ii0622
attr inst ii0622 config_data str "0303"
term dx [] ii0622|dx_net []
term f1 [] ii0621|dx_net []
term f2 [] ii0593|dx_net []
endinst
inst LUT4 ii0623
attr inst ii0623 config_data str "f5f2"
term dx [] ii0623|dx_net []
term f0 [] ii0607|dx_net []
term f1 [] ii0606|dx_net []
term f2 [] ii0598|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
endinst
inst LUT4 ii0624
attr inst ii0624 config_data str "a200"
term dx [] ii0624|dx_net []
term f0 [] ii0623|dx_net []
term f1 [] ii0613|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term f3 [] ii0597|dx_net []
endinst
inst LUT4 ii0625
attr inst ii0625 config_data str "7566"
term dx [] ii0625|dx_net []
term f0 [] ii0606|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f2 [] ii0596|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
endinst
inst LUT4 ii0626
attr inst ii0626 config_data str "5e1e"
term dx [] ii0626|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f2 [] ii0606|dx_net []
term f3 [] ii0596|dx_net []
endinst
inst LUT4 ii0627
attr inst ii0627 config_data str "ee00"
term dx [] ii0627|dx_net []
term f0 [] ii0626|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term f3 [] ii0625|dx_net []
endinst
inst LUT4 ii0628
attr inst ii0628 config_data str "3030"
term dx [] ii0628|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0629
attr inst ii0629 config_data str "0400"
term dx [] ii0629|dx_net []
term f0 [] ii0628|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f2 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
endinst
inst LUT4 ii0630
attr inst ii0630 config_data str "0020"
term dx [] ii0630|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f1 [] ii0605|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] ii0597|dx_net []
endinst
inst LUT4 ii0631
attr inst ii0631 config_data str "aaa8"
term dx [] ii0631|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f1 [] ii0630|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0632
attr inst ii0632 config_data str "0f0a"
term dx [] ii0632|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0633
attr inst ii0633 config_data str "0010"
term dx [] ii0633|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] ii0632|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0634
attr inst ii0634 config_data str "4020"
term dx [] ii0634|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0635
attr inst ii0635 config_data str "0001"
term dx [] ii0635|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
endinst
inst LUT4 ii0636
attr inst ii0636 config_data str "0002"
term dx [] ii0636|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
endinst
inst LUT4 ii0637
attr inst ii0637 config_data str "1030"
term dx [] ii0637|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f2 [] u_arm_u_soc|fp0_m_ahb_ready_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0638
attr inst ii0638 config_data str "2033"
term dx [] ii0638|dx_net []
term f0 [] ii0601|dx_net []
term f1 [] ii0635|dx_net []
term f2 [] ii0637|dx_net []
term f3 [] ii0636|dx_net []
endinst
inst LUT4 ii0639
attr inst ii0639 config_data str "00d0"
term dx [] ii0639|dx_net []
term f0 [] ii0634|dx_net []
term f1 [] ii0638|dx_net []
term f2 [] ii0631|dx_net []
term f3 [] ii0633|dx_net []
endinst
inst LUT4 ii0640
attr inst ii0640 config_data str "4cff"
term dx [] ii0640|dx_net []
term f0 [] ii0639|dx_net []
term f1 [] ii0624|dx_net []
term f2 [] ii0629|dx_net []
term f3 [] ii0627|dx_net []
endinst
inst LUT4 ii0641
attr inst ii0641 config_data str "070f"
term dx [] ii0641|dx_net []
term f0 [] ii0636|dx_net []
term f1 [] ii0602|dx_net []
term f2 [] ii0635|dx_net []
term f3 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0642
attr inst ii0642 config_data str "dccc"
term dx [] ii0642|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f1 [] ii0641|dx_net []
term f2 [] ii0593|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0643
attr inst ii0643 config_data str "33f3"
term dx [] ii0643|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0644
attr inst ii0644 config_data str "2604"
term dx [] ii0644|dx_net []
term f0 [] ii0643|dx_net []
term f1 [] ii0641|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0645
attr inst ii0645 config_data str "0c0c"
term dx [] ii0645|dx_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] u_arm_u_soc|fp0_m_ahb_ready_net []
endinst
inst LUT4 ii0646
attr inst ii0646 config_data str "1800"
term dx [] ii0646|dx_net []
term f0 [] ii0645|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0647
attr inst ii0647 config_data str "0100"
term dx [] ii0647|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
endinst
inst LUT4 ii0648
attr inst ii0648 config_data str "3030"
term dx [] ii0648|dx_net []
term f1 [] ii0628|dx_net []
term f2 [] ii0643|dx_net []
endinst
inst LUT4 ii0649
attr inst ii0649 config_data str "2232"
term dx [] ii0649|dx_net []
term f0 [] ii0648|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f2 [] ii0631|dx_net []
term f3 [] ii0632|dx_net []
endinst
inst LUT4 ii0650
attr inst ii0650 config_data str "0040"
term dx [] ii0650|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] ii0648|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
endinst
inst LUT4 ii0651
attr inst ii0651 config_data str "ccc0"
term dx [] ii0651|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
endinst
inst LUT4 ii0652
attr inst ii0652 config_data str "af05"
term dx [] ii0652|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0653
attr inst ii0653 config_data str "8000"
term dx [] ii0653|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
endinst
inst LUT4 ii0654
attr inst ii0654 config_data str "8000"
term dx [] ii0654|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term f2 [] ii0653|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
endinst
inst LUT4 ii0655
attr inst ii0655 config_data str "e0a0"
term dx [] ii0655|dx_net []
term f0 [] ii0654|dx_net []
term f1 [] ii0603|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0656
attr inst ii0656 config_data str "8800"
term dx [] ii0656|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
endinst
inst LUT4 ii0657
attr inst ii0657 config_data str "a000"
term dx [] ii0657|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
endinst
inst LUT4 ii0658
attr inst ii0658 config_data str "8000"
term dx [] ii0658|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
endinst
inst LUT4 ii0659
attr inst ii0659 config_data str "8800"
term dx [] ii0659|dx_net []
term f0 [] ii0657|dx_net []
term f2 [] ii0656|dx_net []
term f3 [] ii0658|dx_net []
endinst
inst LUT4 ii0660
attr inst ii0660 config_data str "b1e4"
term dx [] ii0660|dx_net []
term f0 [] ii0659|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0661
attr inst ii0661 config_data str "5af0"
term dx [] ii0661|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f3 [] ii0659|dx_net []
endinst
inst LUT4 ii0662
attr inst ii0662 config_data str "fa0a"
term dx [] ii0662|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net []
term f1 [] ii0593|dx_net []
term f3 [] ii0661|dx_net []
endinst
inst LUT4 ii0663
attr inst ii0663 config_data str "6aaa"
term dx [] ii0663|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f2 [] ii0659|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
endinst
inst LUT4 ii0664
attr inst ii0664 config_data str "dd88"
term dx [] ii0664|dx_net []
term f0 [] ii0663|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0665
attr inst ii0665 config_data str "8000"
term dx [] ii0665|dx_net []
term f0 [] ii0659|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
endinst
inst LUT4 ii0666
attr inst ii0666 config_data str "8dd8"
term dx [] ii0666|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f1 [] ii0665|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0667
attr inst ii0667 config_data str "8000"
term dx [] ii0667|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
endinst
inst LUT4 ii0668
attr inst ii0668 config_data str "8000"
term dx [] ii0668|dx_net []
term f0 [] ii0656|dx_net []
term f1 [] ii0658|dx_net []
term f2 [] ii0667|dx_net []
term f3 [] ii0657|dx_net []
endinst
inst LUT4 ii0669
attr inst ii0669 config_data str "8bb8"
term dx [] ii0669|dx_net []
term f0 [] ii0668|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net []
endinst
inst LUT4 ii0670
attr inst ii0670 config_data str "aa00"
term dx [] ii0670|dx_net []
term f0 [] ii0668|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
endinst
inst LUT4 ii0671
attr inst ii0671 config_data str "be14"
term dx [] ii0671|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term f2 [] ii0670|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0672
attr inst ii0672 config_data str "aa00"
term dx [] ii0672|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term f3 [] ii0670|dx_net []
endinst
inst LUT4 ii0673
attr inst ii0673 config_data str "8dd8"
term dx [] ii0673|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term f1 [] ii0672|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0674
attr inst ii0674 config_data str "8000"
term dx [] ii0674|dx_net []
term f0 [] ii0668|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
endinst
inst LUT4 ii0675
attr inst ii0675 config_data str "f066"
term dx [] ii0675|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f3 [] ii0674|dx_net []
endinst
inst LUT4 ii0676
attr inst ii0676 config_data str "cc00"
term dx [] ii0676|dx_net []
term f0 [] ii0674|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
endinst
inst LUT4 ii0677
attr inst ii0677 config_data str "8dd8"
term dx [] ii0677|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f1 [] ii0676|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0678
attr inst ii0678 config_data str "8080"
term dx [] ii0678|dx_net []
term f1 [] ii0674|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
endinst
inst LUT4 ii0679
attr inst ii0679 config_data str "de12"
term dx [] ii0679|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0678|dx_net []
endinst
inst LUT4 ii0680
attr inst ii0680 config_data str "c5ca"
term dx [] ii0680|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
endinst
inst LUT4 ii0681
attr inst ii0681 config_data str "8000"
term dx [] ii0681|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f2 [] ii0674|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
endinst
inst LUT4 ii0682
attr inst ii0682 config_data str "a3ac"
term dx [] ii0682|dx_net []
term f0 [] ii0681|dx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net []
endinst
inst LUT4 ii0683
attr inst ii0683 config_data str "cc00"
term dx [] ii0683|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
endinst
inst LUT4 ii0684
attr inst ii0684 config_data str "8000"
term dx [] ii0684|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f1 [] ii0674|dx_net []
term f2 [] ii0683|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
endinst
inst LUT4 ii0685
attr inst ii0685 config_data str "aa3c"
term dx [] ii0685|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] ii0684|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net []
endinst
inst LUT4 ii0686
attr inst ii0686 config_data str "3cf0"
term dx [] ii0686|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
endinst
inst LUT4 ii0687
attr inst ii0687 config_data str "fc30"
term dx [] ii0687|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net []
term f1 [] ii0686|dx_net []
term f2 [] ii0593|dx_net []
endinst
inst LUT4 ii0688
attr inst ii0688 config_data str "8bb8"
term dx [] ii0688|dx_net []
term f0 [] ii0656|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net []
endinst
inst LUT4 ii0689
attr inst ii0689 config_data str "aa00"
term dx [] ii0689|dx_net []
term f0 [] ii0656|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
endinst
inst LUT4 ii0690
attr inst ii0690 config_data str "c5ca"
term dx [] ii0690|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net []
term f3 [] ii0689|dx_net []
endinst
inst LUT4 ii0691
attr inst ii0691 config_data str "3cf0"
term dx [] ii0691|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f2 [] ii0689|dx_net []
endinst
inst LUT4 ii0692
attr inst ii0692 config_data str "ccf0"
term dx [] ii0692|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] ii0691|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net []
endinst
inst LUT4 ii0693
attr inst ii0693 config_data str "5fa0"
term dx [] ii0693|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f1 [] ii0656|dx_net []
term f3 [] ii0657|dx_net []
endinst
inst LUT4 ii0694
attr inst ii0694 config_data str "f3c0"
term dx [] ii0694|dx_net []
term f0 [] ii0693|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net []
term f2 [] ii0593|dx_net []
endinst
inst LUT4 ii0695
attr inst ii0695 config_data str "8080"
term dx [] ii0695|dx_net []
term f1 [] ii0657|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term f3 [] ii0656|dx_net []
endinst
inst LUT4 ii0696
attr inst ii0696 config_data str "c5ca"
term dx [] ii0696|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net []
term f3 [] ii0695|dx_net []
endinst
inst LUT4 ii0697
attr inst ii0697 config_data str "3cf0"
term dx [] ii0697|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f2 [] ii0695|dx_net []
endinst
inst LUT4 ii0698
attr inst ii0698 config_data str "fc0c"
term dx [] ii0698|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net []
term f1 [] ii0593|dx_net []
term f2 [] ii0697|dx_net []
endinst
inst LUT4 ii0699
attr inst ii0699 config_data str "6aaa"
term dx [] ii0699|dx_net []
term f0 [] ii0695|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
endinst
inst LUT4 ii0700
attr inst ii0700 config_data str "fa0a"
term dx [] ii0700|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net []
term f1 [] ii0593|dx_net []
term f3 [] ii0699|dx_net []
endinst
inst LUT4 ii0701
attr inst ii0701 config_data str "f033"
term dx [] ii0701|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
endinst
inst LUT4 ii0702
attr inst ii0702 config_data str "be14"
term dx [] ii0702|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0703
attr inst ii0703 config_data str "3ccc"
term dx [] ii0703|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
endinst
inst LUT4 ii0704
attr inst ii0704 config_data str "fc30"
term dx [] ii0704|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term f1 [] ii0703|dx_net []
term f2 [] ii0593|dx_net []
endinst
inst LUT4 ii0705
attr inst ii0705 config_data str "7f80"
term dx [] ii0705|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
endinst
inst LUT4 ii0706
attr inst ii0706 config_data str "fa0a"
term dx [] ii0706|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term f1 [] ii0593|dx_net []
term f3 [] ii0705|dx_net []
endinst
inst LUT4 ii0707
attr inst ii0707 config_data str "b1e4"
term dx [] ii0707|dx_net []
term f0 [] ii0653|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0708
attr inst ii0708 config_data str "66aa"
term dx [] ii0708|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f2 [] ii0653|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
endinst
inst LUT4 ii0709
attr inst ii0709 config_data str "f0cc"
term dx [] ii0709|dx_net []
term f0 [] ii0593|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
term f2 [] ii0708|dx_net []
endinst
inst LUT4 ii0710
attr inst ii0710 config_data str "870f"
term dx [] ii0710|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term f2 [] ii0653|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
endinst
inst LUT4 ii0711
attr inst ii0711 config_data str "dd11"
term dx [] ii0711|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0710|dx_net []
endinst
inst LUT4 ii0712
attr inst ii0712 config_data str "be14"
term dx [] ii0712|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term f2 [] ii0654|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0713
attr inst ii0713 config_data str "5544"
term dx [] ii0713|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
term f2 [] ii0593|dx_net []
term f3 [] ii0599|dx_net []
endinst
inst LUT4 ii0714
attr inst ii0714 config_data str "00fa"
term dx [] ii0714|dx_net []
term f0 [] ii0613|dx_net []
term f1 [] ii0608|dx_net []
term f3 [] ii0599|dx_net []
endinst
inst LUT4 ii0715
attr inst ii0715 config_data str "00ee"
term dx [] ii0715|dx_net []
term f0 [] ii0714|dx_net []
term f2 [] ii0593|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
endinst
inst LUT4 ii0716
attr inst ii0716 config_data str "ddcc"
term dx [] ii0716|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term f2 [] ii0608|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0717
attr inst ii0717 config_data str "3330"
term dx [] ii0717|dx_net []
term f0 [] ii0601|dx_net []
term f1 [] u_arm_u_soc|fp0_m_ahb_resp_net []
term f2 [] ii0642|dx_net []
endinst
inst LUT4 ii0718
attr inst ii0718 config_data str "0005"
term dx [] ii0718|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
endinst
inst LUT4 ii0719
attr inst ii0719 config_data str "0070"
term dx [] ii0719|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term f1 [] ii0601|dx_net []
term f2 [] ii0718|dx_net []
term f3 [] ii0635|dx_net []
endinst
inst LUT4 ii0720
attr inst ii0720 config_data str "1110"
term dx [] ii0720|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term f1 [] ii0719|dx_net []
term f2 [] ii0717|dx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0721
attr inst ii0721 config_data str "0f0e"
term dx [] ii0721|dx_net []
term f0 [] ii0719|dx_net []
term f1 [] ii0717|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
term f3 [] ii0593|dx_net []
endinst
inst LUT4 ii0722
attr inst ii0722 config_data str "3030"
term dx [] ii0722|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0723
attr inst ii0723 config_data str "f3c0"
term dx [] ii0723|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[10]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0724
attr inst ii0724 config_data str "ffcc"
term dx [] ii0724|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] ii0648|dx_net []
endinst
inst LUT4 ii0725
attr inst ii0725 config_data str "f0aa"
term dx [] ii0725|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[11]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
endinst
inst LUT4 ii0726
attr inst ii0726 config_data str "cfc0"
term dx [] ii0726|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[12]|qx_net []
endinst
inst LUT4 ii0727
attr inst ii0727 config_data str "ccaa"
term dx [] ii0727|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[13]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
endinst
inst LUT4 ii0728
attr inst ii0728 config_data str "ccf0"
term dx [] ii0728|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[14]|qx_net []
endinst
inst LUT4 ii0729
attr inst ii0729 config_data str "aacc"
term dx [] ii0729|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[15]|qx_net []
endinst
inst LUT4 ii0730
attr inst ii0730 config_data str "ccaa"
term dx [] ii0730|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[16]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
endinst
inst LUT4 ii0731
attr inst ii0731 config_data str "f0aa"
term dx [] ii0731|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[17]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
endinst
inst LUT4 ii0732
attr inst ii0732 config_data str "f3c0"
term dx [] ii0732|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[18]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0733
attr inst ii0733 config_data str "f3c0"
term dx [] ii0733|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[19]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0734
attr inst ii0734 config_data str "cfc0"
term dx [] ii0734|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[20]|qx_net []
endinst
inst LUT4 ii0735
attr inst ii0735 config_data str "cfc0"
term dx [] ii0735|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[21]|qx_net []
endinst
inst LUT4 ii0736
attr inst ii0736 config_data str "afa0"
term dx [] ii0736|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[22]|qx_net []
endinst
inst LUT4 ii0737
attr inst ii0737 config_data str "f0cc"
term dx [] ii0737|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[23]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
endinst
inst LUT4 ii0738
attr inst ii0738 config_data str "ccf0"
term dx [] ii0738|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[24]|qx_net []
endinst
inst LUT4 ii0739
attr inst ii0739 config_data str "fc0c"
term dx [] ii0739|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[25]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
endinst
inst LUT4 ii0740
attr inst ii0740 config_data str "fc30"
term dx [] ii0740|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[26]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0741
attr inst ii0741 config_data str "fc30"
term dx [] ii0741|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[27]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0742
attr inst ii0742 config_data str "fc30"
term dx [] ii0742|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[28]|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0743
attr inst ii0743 config_data str "bb88"
term dx [] ii0743|dx_net []
term f0 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_dma_addr__reg[29]|qx_net []
endinst
inst LUT4 ii0744
attr inst ii0744 config_data str "e2e2"
term dx [] ii0744|dx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[2]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
endinst
inst LUT4 ii0745
attr inst ii0745 config_data str "ccf0"
term dx [] ii0745|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[30]|qx_net []
endinst
inst LUT4 ii0746
attr inst ii0746 config_data str "f0aa"
term dx [] ii0746|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_dma_addr__reg[31]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
endinst
inst LUT4 ii0747
attr inst ii0747 config_data str "ee22"
term dx [] ii0747|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[3]|qx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
endinst
inst LUT4 ii0748
attr inst ii0748 config_data str "fa0a"
term dx [] ii0748|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[4]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
endinst
inst LUT4 ii0749
attr inst ii0749 config_data str "fa0a"
term dx [] ii0749|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[5]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
endinst
inst LUT4 ii0750
attr inst ii0750 config_data str "ee44"
term dx [] ii0750|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[6]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4 ii0751
attr inst ii0751 config_data str "ccf0"
term dx [] ii0751|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[7]|qx_net []
endinst
inst LUT4 ii0752
attr inst ii0752 config_data str "caca"
term dx [] ii0752|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_dma_addr__reg[8]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
endinst
inst LUT4 ii0753
attr inst ii0753 config_data str "fc0c"
term dx [] ii0753|dx_net []
term f0 [] u_sdram_to_RGB_dma_addr__reg[9]|qx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
endinst
inst LUT4 ii0754
attr inst ii0754 config_data str "3120"
term dx [] ii0754|dx_net []
term f0 [] ii0625|dx_net []
term f1 [] ii0613|dx_net []
term f2 [] ii0630|dx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
endinst
inst LUT4 ii0755
attr inst ii0755 config_data str "8000"
term dx [] ii0755|dx_net []
term f0 [] ii0597|dx_net []
term f1 [] ii0648|dx_net []
term f2 [] ii0623|dx_net []
term f3 [] ii0626|dx_net []
endinst
inst LUT4 ii0756
attr inst ii0756 config_data str "ff2a"
term dx [] ii0756|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] ii0754|dx_net []
term f2 [] ii0755|dx_net []
term f3 [] ii0625|dx_net []
endinst
inst LUT4 ii0757
attr inst ii0757 config_data str "aafa"
term dx [] ii0757|dx_net []
term f0 [] ii0630|dx_net []
term f1 [] ii0648|dx_net []
term f3 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
endinst
inst LUT4C ii0758
attr inst ii0758 config_data str "33e6"
attr inst ii0758 is_byp_used str "false"
attr inst ii0758 is_ca_not_inv str "true"
attr inst ii0758 is_le_cin_below str "false"
attr inst ii0758 is_le_cin_inv str "false"
attr inst ii0758 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term ci [] sbid1_0_0_c_in []
term co [] ii0758|co_net []
term dx [] sbid1_0_0_dx0_out []
term f0 [] ii0596|dx_net []
term f1 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term f3 [] ii0606|dx_net []
endinst
inst LUT4C ii0759
attr inst ii0759 config_data str "3b3c"
attr inst ii0759 is_byp_used str "false"
attr inst ii0759 is_ca_not_inv str "true"
attr inst ii0759 is_le_cin_below str "false"
attr inst ii0759 is_le_cin_inv str "false"
attr inst ii0759 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term ci [] ii0758|co_net []
term co [] ii0759|co_net []
term dx [] sbid1_0_0_dx1_out []
term f0 [] ii0606|dx_net []
term f1 [] ii0596|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term f3 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term s [] ii0759|s_net []
endinst
inst LUT4C ii0760
attr inst ii0760 config_data str "bbae"
attr inst ii0760 is_byp_used str "false"
attr inst ii0760 is_ca_not_inv str "true"
attr inst ii0760 is_le_cin_below str "false"
attr inst ii0760 is_le_cin_inv str "false"
attr inst ii0760 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term ci [] ii0759|co_net []
term co [] ii0760|co_net []
term dx [] sbid1_0_0_dx2_out []
term f0 [] ii0607|dx_net []
term f1 [] ii0598|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term f3 [] ii0606|dx_net []
term s [] ii0760|s_net []
endinst
inst LUT4C ii0761
attr inst ii0761 config_data str "c3c3"
attr inst ii0761 is_byp_used str "false"
attr inst ii0761 is_ca_not_inv str "true"
attr inst ii0761 is_le_cin_below str "false"
attr inst ii0761 is_le_cin_inv str "false"
attr inst ii0761 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term ci [] ii0760|co_net []
term co [] ii0761|co_net []
term dx [] sbid1_0_0_dx3_out []
term f1 [] ii0613|dx_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term s [] ii0761|s_net []
endinst
inst LUT4C ii0762
attr inst ii0762 config_data str "3333"
attr inst ii0762 is_byp_used str "false"
attr inst ii0762 is_ca_not_inv str "true"
attr inst ii0762 is_le_cin_below str "false"
attr inst ii0762 is_le_cin_inv str "false"
attr inst ii0762 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term ci [] sbid1_0_1_c_in []
term co [] ii0762|co_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term s [] ii0762|s_net []
endinst
inst LUT4C ii0763
attr inst ii0763 config_data str "3333"
attr inst ii0763 is_byp_used str "false"
attr inst ii0763 is_ca_not_inv str "true"
attr inst ii0763 is_le_cin_below str "false"
attr inst ii0763 is_le_cin_inv str "false"
attr inst ii0763 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term ci [] ii0762|co_net []
term co [] ii0763|co_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term s [] ii0763|s_net []
endinst
inst LUT4C ii0764
attr inst ii0764 config_data str "3333"
attr inst ii0764 is_byp_used str "false"
attr inst ii0764 is_ca_not_inv str "true"
attr inst ii0764 is_le_cin_below str "false"
attr inst ii0764 is_le_cin_inv str "false"
attr inst ii0764 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term ci [] ii0763|co_net []
term co [] ii0764|co_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term s [] ii0764|s_net []
endinst
inst LUT4C ii0765
attr inst ii0765 config_data str "3333"
attr inst ii0765 is_byp_used str "false"
attr inst ii0765 is_ca_not_inv str "true"
attr inst ii0765 is_le_cin_below str "false"
attr inst ii0765 is_le_cin_inv str "false"
attr inst ii0765 le_skip_en str "false"
term ca [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term ci [] ii0764|co_net []
term f2 [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term s [] ii0765|s_net []
endinst
inst LUT4 ii0776
attr inst ii0776 config_data str "dfcc"
term dx [] ii0776|dx_net []
term f0 [] ii0759|s_net []
term f1 [] ii0754|dx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] ii0755|dx_net []
endinst
inst LUT4 ii0777
attr inst ii0777 config_data str "f4fc"
term dx [] ii0777|dx_net []
term f0 [] ii0754|dx_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] ii0760|s_net []
term f3 [] ii0755|dx_net []
endinst
inst LUT4 ii0778
attr inst ii0778 config_data str "f7f0"
term dx [] ii0778|dx_net []
term f0 [] ii0761|s_net []
term f1 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f2 [] ii0754|dx_net []
term f3 [] ii0755|dx_net []
endinst
inst LUT4 ii0779
attr inst ii0779 config_data str "dcfc"
term dx [] ii0779|dx_net []
term f0 [] ii0754|dx_net []
term f1 [] ii0762|s_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] ii0755|dx_net []
endinst
inst LUT4 ii0780
attr inst ii0780 config_data str "ceee"
term dx [] ii0780|dx_net []
term f0 [] ii0755|dx_net []
term f1 [] ii0754|dx_net []
term f2 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f3 [] ii0763|s_net []
endinst
inst LUT4 ii0781
attr inst ii0781 config_data str "ff2a"
term dx [] ii0781|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] ii0755|dx_net []
term f2 [] ii0754|dx_net []
term f3 [] ii0764|s_net []
endinst
inst LUT4 ii0782
attr inst ii0782 config_data str "ff2a"
term dx [] ii0782|dx_net []
term f0 [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term f1 [] ii0755|dx_net []
term f2 [] ii0754|dx_net []
term f3 [] ii0765|s_net []
endinst
inst M7S_IO_LVDS io_cell_buttonIn2_inst
attr inst io_cell_buttonIn2_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_buttonIn2_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_d_en_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_d_en_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_fclk_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_fclk_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_gear_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_gear_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_gear_mode7 uint 1
attr inst io_cell_buttonIn2_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_nc net 4'h0
attr inst io_cell_buttonIn2_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_buttonIn2_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_buttonIn2_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_inv_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_inv_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_buttonIn2_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_buttonIn2_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_setn_inv_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_setn_inv_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_buttonIn2_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_buttonIn2_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_buttonIn2_inst cfg_userio_en_0 uint 1
attr inst io_cell_buttonIn2_inst cfg_userio_en_1 uint 1
attr inst io_cell_buttonIn2_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_buttonIn2_inst in_del_0 uint 0
attr inst io_cell_buttonIn2_inst in_del_1 uint 0
attr inst io_cell_buttonIn2_inst keep_cfg_0 net 2'h0
attr inst io_cell_buttonIn2_inst keep_cfg_1 net 2'h0
attr inst io_cell_buttonIn2_inst ldr_cfg net 4'h0
attr inst io_cell_buttonIn2_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_buttonIn2_inst ndr_cfg_0 net 4'h0
attr inst io_cell_buttonIn2_inst ndr_cfg_1 net 4'h0
attr inst io_cell_buttonIn2_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_buttonIn2_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_buttonIn2_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_buttonIn2_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_buttonIn2_inst out_del_0 uint 0
attr inst io_cell_buttonIn2_inst out_del_1 uint 0
attr inst io_cell_buttonIn2_inst pdr_cfg_0 net 4'h0
attr inst io_cell_buttonIn2_inst pdr_cfg_1 net 4'h0
attr inst io_cell_buttonIn2_inst rx_dig_en_cfg_0 uint 1
attr inst io_cell_buttonIn2_inst rx_dig_en_cfg_1 uint 1
attr inst io_cell_buttonIn2_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_buttonIn2_inst td_cfg net 4'h0
attr inst io_cell_buttonIn2_inst term_diff_en_cfg net 1'b0
term PAD0 [] buttonIn2 []
term PAD1 [] buttonIn3 []
term id_q_0 [0] io_cell_buttonIn2_inst|id_q_net []
term id_q_1 [0] io_cell_buttonIn3_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_buttonIn4_inst
attr inst io_cell_buttonIn4_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_buttonIn4_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_d_en_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_d_en_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_fclk_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_fclk_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_gear_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_gear_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_gear_mode7 uint 1
attr inst io_cell_buttonIn4_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_nc net 4'h0
attr inst io_cell_buttonIn4_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_buttonIn4_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_buttonIn4_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_inv_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_inv_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_buttonIn4_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_buttonIn4_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_setn_inv_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_setn_inv_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_buttonIn4_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_buttonIn4_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_buttonIn4_inst cfg_userio_en_0 uint 1
attr inst io_cell_buttonIn4_inst cfg_userio_en_1 uint 1
attr inst io_cell_buttonIn4_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_buttonIn4_inst in_del_0 uint 0
attr inst io_cell_buttonIn4_inst in_del_1 uint 0
attr inst io_cell_buttonIn4_inst keep_cfg_0 net 2'h0
attr inst io_cell_buttonIn4_inst keep_cfg_1 net 2'h0
attr inst io_cell_buttonIn4_inst ldr_cfg net 4'h0
attr inst io_cell_buttonIn4_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_buttonIn4_inst ndr_cfg_0 net 4'h0
attr inst io_cell_buttonIn4_inst ndr_cfg_1 net 4'h0
attr inst io_cell_buttonIn4_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_buttonIn4_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_buttonIn4_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_buttonIn4_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_buttonIn4_inst out_del_0 uint 0
attr inst io_cell_buttonIn4_inst out_del_1 uint 0
attr inst io_cell_buttonIn4_inst pdr_cfg_0 net 4'h0
attr inst io_cell_buttonIn4_inst pdr_cfg_1 net 4'h0
attr inst io_cell_buttonIn4_inst rx_dig_en_cfg_0 uint 1
attr inst io_cell_buttonIn4_inst rx_dig_en_cfg_1 uint 1
attr inst io_cell_buttonIn4_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_buttonIn4_inst td_cfg net 4'h0
attr inst io_cell_buttonIn4_inst term_diff_en_cfg net 1'b0
term PAD0 [] buttonIn4 []
term PAD1 [] display_sel []
term id_q_1 [0] io_cell_display_sel_inst|id_q_net []
endinst
inst M7S_IO_PCISG io_cell_clk_i_inst
attr inst io_cell_clk_i_inst cfg_fclk_en uint 0
attr inst io_cell_clk_i_inst cfg_fclk_gate_sel uint 0
attr inst io_cell_clk_i_inst cfg_fclk_inv uint 0
attr inst io_cell_clk_i_inst cfg_id_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_id_sel net 1'b0
attr inst io_cell_clk_i_inst cfg_id_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_nc net 4'h0
attr inst io_cell_clk_i_inst cfg_od_inv uint 0
attr inst io_cell_clk_i_inst cfg_od_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_od_sel net 2'h0
attr inst io_cell_clk_i_inst cfg_od_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_oen_inv uint 0
attr inst io_cell_clk_i_inst cfg_oen_rstn_en uint 0
attr inst io_cell_clk_i_inst cfg_oen_sel net 2'h0
attr inst io_cell_clk_i_inst cfg_oen_setn_en uint 0
attr inst io_cell_clk_i_inst cfg_rstn_inv uint 0
attr inst io_cell_clk_i_inst cfg_setn_inv uint 0
attr inst io_cell_clk_i_inst cfg_userio_en uint 1
attr inst io_cell_clk_i_inst in_del uint 0
attr inst io_cell_clk_i_inst keep_cfg net 2'h0
attr inst io_cell_clk_i_inst ndr_cfg net 4'h0
attr inst io_cell_clk_i_inst ns_lv_cfg net 2'h0
attr inst io_cell_clk_i_inst ns_lv_fastestn net 1'b0
attr inst io_cell_clk_i_inst out_del uint 0
attr inst io_cell_clk_i_inst pdr_cfg net 4'h0
attr inst io_cell_clk_i_inst rx_dig_en_cfg uint 1
attr inst io_cell_clk_i_inst vpci_en net 1'b0
term PAD [] clk_i []
term id [] io_cell_clk_i_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_rstn_i_inst
attr inst io_cell_rstn_i_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_rstn_i_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_d_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_d_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_fclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_fclk_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_gear_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_rstn_i_inst cfg_gear_mode7 uint 1
attr inst io_cell_rstn_i_inst cfg_id_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_nc net 4'h0
attr inst io_cell_rstn_i_inst cfg_od_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_rstn_i_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_rstn_i_inst cfg_od_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_rstn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_rstn_i_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_rstn_i_inst cfg_oen_setn_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_rstn_i_inst cfg_rstn_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_gate_sel_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_setn_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_setn_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd0_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_rstn_i_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_rstn_i_inst cfg_userio_en_0 net 1'b0
attr inst io_cell_rstn_i_inst cfg_userio_en_1 uint 1
attr inst io_cell_rstn_i_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst in_del_0 net 4'h0
attr inst io_cell_rstn_i_inst in_del_1 uint 0
attr inst io_cell_rstn_i_inst keep_cfg_0 net 2'h0
attr inst io_cell_rstn_i_inst keep_cfg_1 net 2'h0
attr inst io_cell_rstn_i_inst ldr_cfg net 4'h0
attr inst io_cell_rstn_i_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst ndr_cfg_0 net 4'h0
attr inst io_cell_rstn_i_inst ndr_cfg_1 net 4'h0
attr inst io_cell_rstn_i_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_rstn_i_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_rstn_i_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_rstn_i_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_rstn_i_inst out_del_0 net 4'h0
attr inst io_cell_rstn_i_inst out_del_1 uint 0
attr inst io_cell_rstn_i_inst pdr_cfg_0 net 4'h0
attr inst io_cell_rstn_i_inst pdr_cfg_1 net 4'h0
attr inst io_cell_rstn_i_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_rstn_i_inst rx_dig_en_cfg_1 uint 1
attr inst io_cell_rstn_i_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_rstn_i_inst td_cfg net 4'h0
attr inst io_cell_rstn_i_inst term_diff_en_cfg net 1'b0
term PAD1 [] rstn_i []
term id_q_1 [0] io_cell_rstn_i_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_spi_miso_inst
attr inst io_cell_spi_miso_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_miso_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_d_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_d_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_fclk_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_fclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_miso_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_miso_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_id_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_id_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_nc net 4'h0
attr inst io_cell_spi_miso_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_od_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_spi_miso_inst cfg_od_sel_1 net 2'h0
attr inst io_cell_spi_miso_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_od_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_rstn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_spi_miso_inst cfg_oen_sel_1 net 2'h0
attr inst io_cell_spi_miso_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_spi_miso_inst cfg_oen_setn_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_rstn_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_spi_miso_inst cfg_sclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_sclk_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_setn_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_setn_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_spi_miso_inst cfg_txd0_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_miso_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_miso_inst cfg_userio_en_0 uint 1
attr inst io_cell_spi_miso_inst cfg_userio_en_1 net 1'b0
attr inst io_cell_spi_miso_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst in_del_0 uint 0
attr inst io_cell_spi_miso_inst in_del_1 net 4'h0
attr inst io_cell_spi_miso_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_miso_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_miso_inst ldr_cfg net 4'h0
attr inst io_cell_spi_miso_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst ndr_cfg_0 net 4'h0
attr inst io_cell_spi_miso_inst ndr_cfg_1 net 4'h0
attr inst io_cell_spi_miso_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_spi_miso_inst ns_lv_cfg_1 net 2'h0
attr inst io_cell_spi_miso_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_miso_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_miso_inst out_del_0 uint 0
attr inst io_cell_spi_miso_inst out_del_1 net 4'h0
attr inst io_cell_spi_miso_inst pdr_cfg_0 net 4'h0
attr inst io_cell_spi_miso_inst pdr_cfg_1 net 4'h0
attr inst io_cell_spi_miso_inst rx_dig_en_cfg_0 uint 1
attr inst io_cell_spi_miso_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_miso_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_miso_inst td_cfg net 4'h0
attr inst io_cell_spi_miso_inst term_diff_en_cfg net 1'b0
term PAD0 [] spi_miso []
term id_q_0 [0] io_cell_spi_miso_inst|id_q_net []
endinst
inst M7S_IO_LVDS io_cell_spi_sck_inst
attr inst io_cell_spi_sck_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_sck_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_d_en_0 uint 1
attr inst io_cell_spi_sck_inst cfg_d_en_1 uint 1
attr inst io_cell_spi_sck_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_fclk_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_fclk_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_sck_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_sck_inst cfg_id_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_id_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_nc net 4'h0
attr inst io_cell_spi_sck_inst cfg_od_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_od_sel_0 uint 2
attr inst io_cell_spi_sck_inst cfg_od_sel_1 uint 2
attr inst io_cell_spi_sck_inst cfg_od_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_rstn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_sel_0 uint 1
attr inst io_cell_spi_sck_inst cfg_oen_sel_1 uint 1
attr inst io_cell_spi_sck_inst cfg_oen_setn_en_0 uint 0
attr inst io_cell_spi_sck_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_spi_sck_inst cfg_rstn_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_gate_sel_0 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_setn_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_setn_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd0_inv_0 uint 0
attr inst io_cell_spi_sck_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_spi_sck_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_sck_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_sck_inst cfg_userio_en_0 uint 1
attr inst io_cell_spi_sck_inst cfg_userio_en_1 uint 1
attr inst io_cell_spi_sck_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst in_del_0 uint 0
attr inst io_cell_spi_sck_inst in_del_1 uint 0
attr inst io_cell_spi_sck_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_sck_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_sck_inst ldr_cfg net 4'h0
attr inst io_cell_spi_sck_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst ndr_cfg_0 uint 8
attr inst io_cell_spi_sck_inst ndr_cfg_1 uint 8
attr inst io_cell_spi_sck_inst ns_lv_cfg_0 uint 0
attr inst io_cell_spi_sck_inst ns_lv_cfg_1 uint 0
attr inst io_cell_spi_sck_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_sck_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_sck_inst out_del_0 uint 0
attr inst io_cell_spi_sck_inst out_del_1 uint 0
attr inst io_cell_spi_sck_inst pdr_cfg_0 uint 8
attr inst io_cell_spi_sck_inst pdr_cfg_1 uint 8
attr inst io_cell_spi_sck_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_spi_sck_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_sck_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_sck_inst td_cfg net 4'h0
attr inst io_cell_spi_sck_inst term_diff_en_cfg net 1'b0
term PAD0 [] spi_mosi []
term PAD1 [] spi_sck []
term od_d_0 [0] u_arm_u_soc|spi0_mosi_net []
term od_d_1 [0] u_arm_u_soc|spi0_sck_net []
endinst
inst M7S_IO_LVDS io_cell_spi_ssn_inst
attr inst io_cell_spi_ssn_inst cfg_algn_rsn_sel net 1'b0
attr inst io_cell_spi_ssn_inst cfg_clkout_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_clkout_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_d_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_d_en_1 uint 1
attr inst io_cell_spi_ssn_inst cfg_eclk90_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk90_gate_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_eclk_gate_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_fclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_fclk_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_gear_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_mode48 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_gear_mode7 uint 1
attr inst io_cell_spi_ssn_inst cfg_id_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_id_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_sel_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_id_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_nc net 4'h0
attr inst io_cell_spi_ssn_inst cfg_od_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_od_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_od_sel_0 net 2'h0
attr inst io_cell_spi_ssn_inst cfg_od_sel_1 uint 2
attr inst io_cell_spi_ssn_inst cfg_od_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_od_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_rstn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_rstn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_oen_sel_0 net 2'h0
attr inst io_cell_spi_ssn_inst cfg_oen_sel_1 uint 1
attr inst io_cell_spi_ssn_inst cfg_oen_setn_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_oen_setn_en_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_rstn_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_rstn_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_gate_sel_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_gate_sel_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_sclk_out_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_sclk_out_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_setn_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_setn_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_slave_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_slave_en_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd0_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd0_inv_1 uint 0
attr inst io_cell_spi_ssn_inst cfg_txd1_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd1_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd2_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd2_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd3_inv_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_txd3_inv_1 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_userio_en_0 net 1'b0
attr inst io_cell_spi_ssn_inst cfg_userio_en_1 uint 1
attr inst io_cell_spi_ssn_inst cml_tx_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst in_del_0 net 4'h0
attr inst io_cell_spi_ssn_inst in_del_1 uint 0
attr inst io_cell_spi_ssn_inst keep_cfg_0 net 2'h0
attr inst io_cell_spi_ssn_inst keep_cfg_1 net 2'h0
attr inst io_cell_spi_ssn_inst ldr_cfg net 4'h0
attr inst io_cell_spi_ssn_inst lvds_tx_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst ndr_cfg_0 net 4'h0
attr inst io_cell_spi_ssn_inst ndr_cfg_1 uint 8
attr inst io_cell_spi_ssn_inst ns_lv_cfg_0 net 2'h0
attr inst io_cell_spi_ssn_inst ns_lv_cfg_1 uint 0
attr inst io_cell_spi_ssn_inst ns_lv_fastestn_0 net 1'b0
attr inst io_cell_spi_ssn_inst ns_lv_fastestn_1 net 1'b0
attr inst io_cell_spi_ssn_inst out_del_0 net 4'h0
attr inst io_cell_spi_ssn_inst out_del_1 uint 0
attr inst io_cell_spi_ssn_inst pdr_cfg_0 net 4'h0
attr inst io_cell_spi_ssn_inst pdr_cfg_1 uint 8
attr inst io_cell_spi_ssn_inst rx_dig_en_cfg_0 net 1'b0
attr inst io_cell_spi_ssn_inst rx_dig_en_cfg_1 net 1'b0
attr inst io_cell_spi_ssn_inst rx_lvds_en_cfg net 1'b0
attr inst io_cell_spi_ssn_inst td_cfg net 4'h0
attr inst io_cell_spi_ssn_inst term_diff_en_cfg net 1'b0
term PAD1 [] spi_ssn []
term od_d_1 [0] u_arm_u_soc|spi0_ssn_net []
endinst
inst REGS rstn_final__reg
attr inst rstn_final__reg ignore_shift str "true"
attr inst rstn_final__reg preset uint 0
attr inst rstn_final__reg shift_direct str "up"
attr inst rstn_final__reg use_reg_fdbk str "false"
term a_sr [] rstn_final__reg.sr_out []
term di [] demo_sd_to_lcd_cs_vcc_net []
term mclk_b [] rstn_final__reg.mclk_out []
term qx [] rstn_final__reg|qx_net []
term sclk [] rstn_final__reg.sclk_out []
term shift [] rstn_final__reg.sh0 []
endinst
inst LBUF rstn_final__reg.lbuf
attr inst rstn_final__reg.lbuf is_en_used str "false"
attr inst rstn_final__reg.lbuf is_le_clk_inv str "false"
attr inst rstn_final__reg.lbuf is_le_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_has_clk str "true"
attr inst rstn_final__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst rstn_final__reg.lbuf is_le_sr_inv str "true"
attr inst rstn_final__reg.lbuf le_lat_mode str "false"
attr inst rstn_final__reg.lbuf le_sh0_always_en str "false"
attr inst rstn_final__reg.lbuf le_sh1_always_en str "false"
attr inst rstn_final__reg.lbuf le_sync_mode str "false"
term a_sr [] rstn_final__reg.sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] rstn_final__reg.mclk_out []
term sclk [] rstn_final__reg.sclk_out []
term sh [0] rstn_final__reg.sh0 []
term sr [] ii0458|dx_net []
endinst
inst CFG_CARRY_SKIP_IN sbid1_0_0_csi_logic
attr inst sbid1_0_0_csi_logic is_le_cin_below str "false"
attr inst sbid1_0_0_csi_logic is_le_cin_inv str "false"
attr inst sbid1_0_0_csi_logic le_skip_en str "false"
term c_in [] sbid1_0_0_c_in []
term mux_alt_cin [] demo_sd_to_lcd_cs_gnd_net []
endinst
inst CARRY_SKIP_OUT sbid1_0_0_cso_logic
attr inst sbid1_0_0_cso_logic is_le_cin_below str "false"
attr inst sbid1_0_0_cso_logic le_skip_en str "false"
term p0b [] sbid1_0_0_dx0_out []
term p1b [] sbid1_0_0_dx1_out []
term p2b [] sbid1_0_0_dx2_out []
term p3b [] sbid1_0_0_dx3_out []
term p4_out_b [] sbid1_0_0_p4_out_b []
term p8_out_b [] sbid1_0_0_p8_out_b []
term r4_out_b [] sbid1_0_0_r4_out_b []
endinst
inst CFG_CARRY_SKIP_IN sbid1_0_1_csi_logic
attr inst sbid1_0_1_csi_logic is_le_cin_below str "true"
attr inst sbid1_0_1_csi_logic is_le_cin_inv str "false"
attr inst sbid1_0_1_csi_logic le_skip_en str "true"
term c4_in [] ii0761|co_net []
term c_in [] sbid1_0_1_c_in []
term c_skip4_in [] sbid1_0_0_c_in []
term p4_in_b [] sbid1_0_0_p4_out_b []
term p8_in_b [] sbid1_0_0_p8_out_b []
term r4_in_b [] sbid1_0_0_r4_out_b []
endinst
inst M7S_DLL u_arm_dll_u0
attr inst u_arm_dll_u0 cfg_dllpd_sel uint 1
attr inst u_arm_dll_u0 cfg_dllphase0_ctrl uint 0
attr inst u_arm_dll_u0 cfg_mrst_sel uint 0
attr inst u_arm_dll_u0 dll_atest_en uint 0
attr inst u_arm_dll_u0 dll_atest_sel uint 0
attr inst u_arm_dll_u0 dll_bk uint 0
attr inst u_arm_dll_u0 dll_bypass uint 0
attr inst u_arm_dll_u0 dll_cpsel uint 1
attr inst u_arm_dll_u0 dll_dtest_en uint 0
attr inst u_arm_dll_u0 dll_dtest_sel uint 0
attr inst u_arm_dll_u0 dll_fle_en uint 1
attr inst u_arm_dll_u0 dll_force_lock uint 0
attr inst u_arm_dll_u0 dll_ibufsel uint 2
attr inst u_arm_dll_u0 dll_ldrange uint 1
attr inst u_arm_dll_u0 dll_lfm uint 1
attr inst u_arm_dll_u0 dll_mfb0_trm uint 0
attr inst u_arm_dll_u0 dll_mfb16_trm uint 0
attr inst u_arm_dll_u0 dll_msel0 uint 0
attr inst u_arm_dll_u0 dll_msel1 uint 4
attr inst u_arm_dll_u0 dll_msel2 uint 8
attr inst u_arm_dll_u0 dll_msel3 uint 11
attr inst u_arm_dll_u0 dll_sel str "2"
attr inst u_arm_dll_u0 dyn_dll_pwrdown uint 0
attr inst u_arm_dll_u0 dyn_dll_rst uint 0
term clkin [] u_pll_pll_u0|clkout0_net []
term clkout0 [] u_arm_dll_u0|clkout0_net []
endinst
inst M7S_SOC u_arm_u_soc
attr inst u_arm_u_soc on_chip_ddr_ctrl_mode str ""
attr inst u_arm_u_soc on_chip_eth_mode str ""
attr inst u_arm_u_soc program_file str "lcd_demo_m7.hex"
attr inst u_arm_u_soc use_arm uint 1
attr inst u_arm_u_soc use_arm_nmi uint 0
attr inst u_arm_u_soc use_clk_arm uint 1
attr inst u_arm_u_soc use_on_chip_adc uint 0
attr inst u_arm_u_soc use_on_chip_ddr_ctrl uint 1
attr inst u_arm_u_soc use_on_chip_eth uint 0
attr inst u_arm_u_soc use_on_chip_usb uint 0
attr inst u_arm_u_soc use_pbus0 uint 1
attr inst u_arm_u_soc use_pbus1 uint 0
attr inst u_arm_u_soc use_uart_io uint 1
term c2r1_dll_clk [] u_arm_dll_u0|clkout0_net []
term clk_ahb_fp0 [] u_pll_pll_u0|clkout1_net []
term fp0_m_ahb_addr [0] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_addr [10] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term fp0_m_ahb_addr [11] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term fp0_m_ahb_addr [12] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term fp0_m_ahb_addr [13] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term fp0_m_ahb_addr [14] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term fp0_m_ahb_addr [15] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term fp0_m_ahb_addr [16] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term fp0_m_ahb_addr [17] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term fp0_m_ahb_addr [18] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term fp0_m_ahb_addr [19] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term fp0_m_ahb_addr [1] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_addr [20] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term fp0_m_ahb_addr [21] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term fp0_m_ahb_addr [22] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term fp0_m_ahb_addr [23] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term fp0_m_ahb_addr [24] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term fp0_m_ahb_addr [25] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term fp0_m_ahb_addr [26] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term fp0_m_ahb_addr [27] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term fp0_m_ahb_addr [28] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term fp0_m_ahb_addr [29] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term fp0_m_ahb_addr [2] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term fp0_m_ahb_addr [30] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term fp0_m_ahb_addr [31] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term fp0_m_ahb_addr [3] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term fp0_m_ahb_addr [4] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term fp0_m_ahb_addr [5] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term fp0_m_ahb_addr [6] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term fp0_m_ahb_addr [7] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term fp0_m_ahb_addr [8] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term fp0_m_ahb_addr [9] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term fp0_m_ahb_burst [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
term fp0_m_ahb_burst [1] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
term fp0_m_ahb_burst [2] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term fp0_m_ahb_mastlock [] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_prot [0] demo_sd_to_lcd_cs_vcc_net []
term fp0_m_ahb_prot [1] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_prot [2] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_prot [3] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_rdata [0] u_arm_u_soc|fp0_m_ahb_rdata[0]_net []
term fp0_m_ahb_rdata [10] u_arm_u_soc|fp0_m_ahb_rdata[10]_net []
term fp0_m_ahb_rdata [11] u_arm_u_soc|fp0_m_ahb_rdata[11]_net []
term fp0_m_ahb_rdata [12] u_arm_u_soc|fp0_m_ahb_rdata[12]_net []
term fp0_m_ahb_rdata [13] u_arm_u_soc|fp0_m_ahb_rdata[13]_net []
term fp0_m_ahb_rdata [14] u_arm_u_soc|fp0_m_ahb_rdata[14]_net []
term fp0_m_ahb_rdata [15] u_arm_u_soc|fp0_m_ahb_rdata[15]_net []
term fp0_m_ahb_rdata [16] u_arm_u_soc|fp0_m_ahb_rdata[16]_net []
term fp0_m_ahb_rdata [17] u_arm_u_soc|fp0_m_ahb_rdata[17]_net []
term fp0_m_ahb_rdata [18] u_arm_u_soc|fp0_m_ahb_rdata[18]_net []
term fp0_m_ahb_rdata [19] u_arm_u_soc|fp0_m_ahb_rdata[19]_net []
term fp0_m_ahb_rdata [1] u_arm_u_soc|fp0_m_ahb_rdata[1]_net []
term fp0_m_ahb_rdata [20] u_arm_u_soc|fp0_m_ahb_rdata[20]_net []
term fp0_m_ahb_rdata [21] u_arm_u_soc|fp0_m_ahb_rdata[21]_net []
term fp0_m_ahb_rdata [22] u_arm_u_soc|fp0_m_ahb_rdata[22]_net []
term fp0_m_ahb_rdata [23] u_arm_u_soc|fp0_m_ahb_rdata[23]_net []
term fp0_m_ahb_rdata [24] u_arm_u_soc|fp0_m_ahb_rdata[24]_net []
term fp0_m_ahb_rdata [25] u_arm_u_soc|fp0_m_ahb_rdata[25]_net []
term fp0_m_ahb_rdata [26] u_arm_u_soc|fp0_m_ahb_rdata[26]_net []
term fp0_m_ahb_rdata [27] u_arm_u_soc|fp0_m_ahb_rdata[27]_net []
term fp0_m_ahb_rdata [28] u_arm_u_soc|fp0_m_ahb_rdata[28]_net []
term fp0_m_ahb_rdata [29] u_arm_u_soc|fp0_m_ahb_rdata[29]_net []
term fp0_m_ahb_rdata [2] u_arm_u_soc|fp0_m_ahb_rdata[2]_net []
term fp0_m_ahb_rdata [30] u_arm_u_soc|fp0_m_ahb_rdata[30]_net []
term fp0_m_ahb_rdata [31] u_arm_u_soc|fp0_m_ahb_rdata[31]_net []
term fp0_m_ahb_rdata [3] u_arm_u_soc|fp0_m_ahb_rdata[3]_net []
term fp0_m_ahb_rdata [4] u_arm_u_soc|fp0_m_ahb_rdata[4]_net []
term fp0_m_ahb_rdata [5] u_arm_u_soc|fp0_m_ahb_rdata[5]_net []
term fp0_m_ahb_rdata [6] u_arm_u_soc|fp0_m_ahb_rdata[6]_net []
term fp0_m_ahb_rdata [7] u_arm_u_soc|fp0_m_ahb_rdata[7]_net []
term fp0_m_ahb_rdata [8] u_arm_u_soc|fp0_m_ahb_rdata[8]_net []
term fp0_m_ahb_rdata [9] u_arm_u_soc|fp0_m_ahb_rdata[9]_net []
term fp0_m_ahb_ready [] u_arm_u_soc|fp0_m_ahb_ready_net []
term fp0_m_ahb_resp [] u_arm_u_soc|fp0_m_ahb_resp_net []
term fp0_m_ahb_size [0] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_size [1] demo_sd_to_lcd_cs_vcc_net []
term fp0_m_ahb_size [2] demo_sd_to_lcd_cs_gnd_net []
term fp0_m_ahb_trans [0] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term fp0_m_ahb_trans [1] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
term fp0_m_ahb_wdata [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term fp0_m_ahb_wdata [10] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term fp0_m_ahb_wdata [11] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term fp0_m_ahb_wdata [12] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term fp0_m_ahb_wdata [13] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term fp0_m_ahb_wdata [14] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term fp0_m_ahb_wdata [15] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term fp0_m_ahb_wdata [16] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term fp0_m_ahb_wdata [17] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term fp0_m_ahb_wdata [18] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term fp0_m_ahb_wdata [19] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term fp0_m_ahb_wdata [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term fp0_m_ahb_wdata [20] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term fp0_m_ahb_wdata [21] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term fp0_m_ahb_wdata [22] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term fp0_m_ahb_wdata [23] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term fp0_m_ahb_wdata [24] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term fp0_m_ahb_wdata [25] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term fp0_m_ahb_wdata [26] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term fp0_m_ahb_wdata [27] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term fp0_m_ahb_wdata [28] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term fp0_m_ahb_wdata [29] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term fp0_m_ahb_wdata [2] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term fp0_m_ahb_wdata [30] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term fp0_m_ahb_wdata [31] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term fp0_m_ahb_wdata [3] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term fp0_m_ahb_wdata [4] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term fp0_m_ahb_wdata [5] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term fp0_m_ahb_wdata [6] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term fp0_m_ahb_wdata [7] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term fp0_m_ahb_wdata [8] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term fp0_m_ahb_wdata [9] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term fp0_m_ahb_write [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
term fp2soc_rst_n [] rstn_final__reg|qx_net []
term fp_clk_arm [] u_pll_pll_u0|clkout0_net []
term fp_clk_sys [] u_pll_pll_u0|clkout0_net []
term gpio_0_out_o [0] u_arm_u_soc|gpio_0_out_o[0]_net []
term gpio_0_out_o [1] u_arm_u_soc|gpio_0_out_o[1]_net []
term rst_ahb_fp0_n [] rstn_final__reg|qx_net []
term spi0_miso [] io_cell_spi_miso_inst|id_q_net []
term spi0_mosi [] u_arm_u_soc|spi0_mosi_net []
term spi0_sck [] u_arm_u_soc|spi0_sck_net []
term spi0_ssn [] u_arm_u_soc|spi0_ssn_net []
endinst
inst REGS u_colorgen_h_cnt__reg[0]
attr inst u_colorgen_h_cnt__reg[0] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[0] preset uint 0
attr inst u_colorgen_h_cnt__reg[0] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] ii0461|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[0]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[10]
attr inst u_colorgen_h_cnt__reg[10] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[10] preset uint 0
attr inst u_colorgen_h_cnt__reg[10] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[10] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] ii0467|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_colorgen_h_cnt__reg[10]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[1]
attr inst u_colorgen_h_cnt__reg[1] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[1] preset uint 0
attr inst u_colorgen_h_cnt__reg[1] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] ii0468|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[1]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[2]
attr inst u_colorgen_h_cnt__reg[2] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[2] preset uint 0
attr inst u_colorgen_h_cnt__reg[2] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term di [] ii0470|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term qx [] u_colorgen_h_cnt__reg[2]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
term shift [] u_colorgen_h_cnt__reg[2].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[2].lbuf
attr inst u_colorgen_h_cnt__reg[2].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[2].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[2].mclk_out []
term sclk [] u_colorgen_h_cnt__reg[2].sclk_out []
term sh [0] u_colorgen_h_cnt__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[3]
attr inst u_colorgen_h_cnt__reg[3] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[3] preset uint 0
attr inst u_colorgen_h_cnt__reg[3] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] ii0471|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_colorgen_h_cnt__reg[3]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[4]
attr inst u_colorgen_h_cnt__reg[4] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[4] preset uint 0
attr inst u_colorgen_h_cnt__reg[4] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[5].sr_out []
term di [] ii0472|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[5].mclk_out []
term qx [] u_colorgen_h_cnt__reg[4]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[5].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[5]
attr inst u_colorgen_h_cnt__reg[5] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[5] preset uint 0
attr inst u_colorgen_h_cnt__reg[5] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[5].sr_out []
term di [] ii0473|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[5].mclk_out []
term qx [] u_colorgen_h_cnt__reg[5]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[5].sclk_out []
term shift [] u_colorgen_h_cnt__reg[5].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[5].lbuf
attr inst u_colorgen_h_cnt__reg[5].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[5].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[5].mclk_out []
term sclk [] u_colorgen_h_cnt__reg[5].sclk_out []
term sh [1] u_colorgen_h_cnt__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[6]
attr inst u_colorgen_h_cnt__reg[6] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[6] preset uint 0
attr inst u_colorgen_h_cnt__reg[6] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] ii0474|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_colorgen_h_cnt__reg[6]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[7]
attr inst u_colorgen_h_cnt__reg[7] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[7] preset uint 0
attr inst u_colorgen_h_cnt__reg[7] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] ii0475|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_colorgen_h_cnt__reg[7]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_h_cnt__reg[8]
attr inst u_colorgen_h_cnt__reg[8] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[8] preset uint 0
attr inst u_colorgen_h_cnt__reg[8] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] ii0477|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_colorgen_h_cnt__reg[8]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
term shift [] u_colorgen_h_cnt__reg[8].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[8].lbuf
attr inst u_colorgen_h_cnt__reg[8].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
term sh [1] u_colorgen_h_cnt__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_cnt__reg[9]
attr inst u_colorgen_h_cnt__reg[9] ignore_shift str "true"
attr inst u_colorgen_h_cnt__reg[9] preset uint 0
attr inst u_colorgen_h_cnt__reg[9] shift_direct str "up"
attr inst u_colorgen_h_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] ii0478|dx_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_colorgen_h_cnt__reg[9]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
term shift [] u_colorgen_h_cnt__reg[9].sh0 []
endinst
inst LBUF u_colorgen_h_cnt__reg[9].lbuf
attr inst u_colorgen_h_cnt__reg[9].lbuf is_en_used str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_has_clk str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_h_cnt__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_lat_mode str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_h_cnt__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
term sh [1] u_colorgen_h_cnt__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_h_valid__reg
attr inst u_colorgen_h_valid__reg ignore_shift str "true"
attr inst u_colorgen_h_valid__reg preset uint 0
attr inst u_colorgen_h_valid__reg shift_direct str "up"
attr inst u_colorgen_h_valid__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] ii0480|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_colorgen_h_valid__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[0]
attr inst u_colorgen_v_cnt__reg[0] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[0] preset uint 0
attr inst u_colorgen_v_cnt__reg[0] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0485|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[0]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[1]
attr inst u_colorgen_v_cnt__reg[1] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[1] preset uint 0
attr inst u_colorgen_v_cnt__reg[1] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0487|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[1]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[2]
attr inst u_colorgen_v_cnt__reg[2] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[2] preset uint 0
attr inst u_colorgen_v_cnt__reg[2] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0488|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[2]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[3]
attr inst u_colorgen_v_cnt__reg[3] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[3] preset uint 0
attr inst u_colorgen_v_cnt__reg[3] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0490|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[3]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[4]
attr inst u_colorgen_v_cnt__reg[4] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[4] preset uint 0
attr inst u_colorgen_v_cnt__reg[4] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[7].sr_out []
term di [] ii0492|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[7].mclk_out []
term qx [] u_colorgen_v_cnt__reg[4]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[7].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[5]
attr inst u_colorgen_v_cnt__reg[5] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[5] preset uint 0
attr inst u_colorgen_v_cnt__reg[5] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[7].sr_out []
term di [] ii0493|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[7].mclk_out []
term qx [] u_colorgen_v_cnt__reg[5]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[7].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[6]
attr inst u_colorgen_v_cnt__reg[6] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[6] preset uint 0
attr inst u_colorgen_v_cnt__reg[6] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[7].sr_out []
term di [] ii0495|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[7].mclk_out []
term qx [] u_colorgen_v_cnt__reg[6]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[7].sclk_out []
endinst
inst REGS u_colorgen_v_cnt__reg[7]
attr inst u_colorgen_v_cnt__reg[7] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[7] preset uint 0
attr inst u_colorgen_v_cnt__reg[7] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[7].sr_out []
term di [] ii0496|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[7].mclk_out []
term qx [] u_colorgen_v_cnt__reg[7]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[7].sclk_out []
term shift [] u_colorgen_v_cnt__reg[7].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[7].lbuf
attr inst u_colorgen_v_cnt__reg[7].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[7].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[7].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0486|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[7].mclk_out []
term sclk [] u_colorgen_v_cnt__reg[7].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_cnt__reg[8]
attr inst u_colorgen_v_cnt__reg[8] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[8] preset uint 0
attr inst u_colorgen_v_cnt__reg[8] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term di [] ii0498|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term qx [] u_colorgen_v_cnt__reg[8]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
term shift [] u_colorgen_v_cnt__reg[8].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[8].lbuf
attr inst u_colorgen_v_cnt__reg[8].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0486|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[8].mclk_out []
term sclk [] u_colorgen_v_cnt__reg[8].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_cnt__reg[9]
attr inst u_colorgen_v_cnt__reg[9] ignore_shift str "true"
attr inst u_colorgen_v_cnt__reg[9] preset uint 0
attr inst u_colorgen_v_cnt__reg[9] shift_direct str "up"
attr inst u_colorgen_v_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term di [] ii0499|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term qx [] u_colorgen_v_cnt__reg[9]|qx_net []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
term shift [] u_colorgen_v_cnt__reg[9].sh0 []
endinst
inst LBUF u_colorgen_v_cnt__reg[9].lbuf
attr inst u_colorgen_v_cnt__reg[9].lbuf is_en_used str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_has_clk str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_colorgen_v_cnt__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_lat_mode str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_colorgen_v_cnt__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_colorgen_v_cnt__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term en [] ii0486|dx_net []
term mclk_b [] u_colorgen_v_cnt__reg[9].mclk_out []
term sclk [] u_colorgen_v_cnt__reg[9].sclk_out []
term sh [0] u_colorgen_v_cnt__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_colorgen_v_valid__reg
attr inst u_colorgen_v_valid__reg ignore_shift str "true"
attr inst u_colorgen_v_valid__reg preset uint 0
attr inst u_colorgen_v_valid__reg shift_direct str "up"
attr inst u_colorgen_v_valid__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] ii0501|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_colorgen_v_valid__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst M7S_PLL u_lvds_pll_u0
attr inst u_lvds_pll_u0 amux_sel uint 0
attr inst u_lvds_pll_u0 cfg_ldo_cfg uint 0
attr inst u_lvds_pll_u0 cfg_nc uint 0
attr inst u_lvds_pll_u0 dyn_pll_pwrdown uint 0
attr inst u_lvds_pll_u0 dyn_pll_rst uint 0
attr inst u_lvds_pll_u0 pll_atest_en uint 0
attr inst u_lvds_pll_u0 pll_atest_sel uint 0
attr inst u_lvds_pll_u0 pll_bk uint 0
attr inst u_lvds_pll_u0 pll_bp_dvdd12 uint 0
attr inst u_lvds_pll_u0 pll_bps0 uint 0
attr inst u_lvds_pll_u0 pll_bps1 uint 0
attr inst u_lvds_pll_u0 pll_bps2 uint 0
attr inst u_lvds_pll_u0 pll_bps3 uint 0
attr inst u_lvds_pll_u0 pll_ck_switch_en uint 0
attr inst u_lvds_pll_u0 pll_cksel uint 0
attr inst u_lvds_pll_u0 pll_co0dly uint 0
attr inst u_lvds_pll_u0 pll_co1dly uint 0
attr inst u_lvds_pll_u0 pll_co2dly uint 0
attr inst u_lvds_pll_u0 pll_co3dly uint 0
attr inst u_lvds_pll_u0 pll_cpsel_cr uint 3
attr inst u_lvds_pll_u0 pll_cpsel_fn uint 4
attr inst u_lvds_pll_u0 pll_divc0 uint 13
attr inst u_lvds_pll_u0 pll_divc1 uint 3
attr inst u_lvds_pll_u0 pll_divc2 uint 8
attr inst u_lvds_pll_u0 pll_divc3 uint 8
attr inst u_lvds_pll_u0 pll_divfb uint 0
attr inst u_lvds_pll_u0 pll_divm uint 90
attr inst u_lvds_pll_u0 pll_divmp uint 0
attr inst u_lvds_pll_u0 pll_divn uint 1
attr inst u_lvds_pll_u0 pll_dtest_en uint 0
attr inst u_lvds_pll_u0 pll_dtest_sel uint 0
attr inst u_lvds_pll_u0 pll_fbck_del uint 0
attr inst u_lvds_pll_u0 pll_fldd uint 3
attr inst u_lvds_pll_u0 pll_force_lock uint 0
attr inst u_lvds_pll_u0 pll_kvsel uint 3
attr inst u_lvds_pll_u0 pll_lkd_hold uint 0
attr inst u_lvds_pll_u0 pll_lkd_tol uint 0
attr inst u_lvds_pll_u0 pll_lpf uint 0
attr inst u_lvds_pll_u0 pll_mken0 uint 1
attr inst u_lvds_pll_u0 pll_mken1 uint 1
attr inst u_lvds_pll_u0 pll_mken2 uint 0
attr inst u_lvds_pll_u0 pll_mken3 uint 0
attr inst u_lvds_pll_u0 pll_mp_autor_en uint 0
attr inst u_lvds_pll_u0 pll_sel str "auto"
attr inst u_lvds_pll_u0 pll_sel_c0phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c1phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c2phase uint 0
attr inst u_lvds_pll_u0 pll_sel_c3phase uint 0
attr inst u_lvds_pll_u0 pll_ssdivh uint 0
attr inst u_lvds_pll_u0 pll_ssdivl uint 0
attr inst u_lvds_pll_u0 pll_ssen uint 0
attr inst u_lvds_pll_u0 pll_ssrg uint 1
attr inst u_lvds_pll_u0 pll_vrsel uint 0
attr inst u_lvds_pll_u0 pwrmode uint 1
attr inst u_lvds_pll_u0 rst_pll_sel uint 0
attr inst u_lvds_pll_u0 sel_fbpath uint 0
term clkin0 [] io_cell_clk_i_inst|id_q_net []
term clkout0 [] u_lvds_pll_u0|clkout0_net []
term clkout1 [] u_lvds_pll_u0|clkout1_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_0
attr inst u_lvds_u_lvds_tx_0 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_0 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_0 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_0 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_0 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_0 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_0 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_0 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_0 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_0 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_0 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_0 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_0 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_0 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_0 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_0 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_0 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [0]
term PAD1 [] tx_out_n [0]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [1] u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net []
term od_d_1 [0] demo_sd_to_lcd_cs_gnd_net []
term od_d_1 [1] demo_sd_to_lcd_cs_gnd_net []
term od_d_1 [2] demo_sd_to_lcd_cs_gnd_net []
term od_d_1 [3] demo_sd_to_lcd_cs_gnd_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_1
attr inst u_lvds_u_lvds_tx_1 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_1 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_1 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_1 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_1 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_1 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_1 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_1 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_1 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_1 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_1 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_1 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_1 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_1 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_1 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_1 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_1 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [1]
term PAD1 [] tx_out_n [1]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [1] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net []
term od_d_1 [2] demo_sd_to_lcd_cs_gnd_net []
term od_d_1 [3] demo_sd_to_lcd_cs_gnd_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_2
attr inst u_lvds_u_lvds_tx_2 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_2 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_2 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_2 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_2 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_2 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_2 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_2 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_2 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_2 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_2 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_2 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_2 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_2 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_2 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_2 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_2 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [2]
term PAD1 [] tx_out_n [2]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] u_sdram_to_RGB_de_o__reg|qx_net []
term od_d_0 [1] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [2] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net []
term od_d_1 [2] demo_sd_to_lcd_cs_gnd_net []
term od_d_1 [3] demo_sd_to_lcd_cs_gnd_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_3
attr inst u_lvds_u_lvds_tx_3 cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_d_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_d_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_3 cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_3 cfg_txd0_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd1_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd1_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd2_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_3 cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_3 cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_3 in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_3 in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_3 keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_3 lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_3 ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_3 ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_3 out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_3 out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_3 pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_3 rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_3 td_cfg uint 8
attr inst u_lvds_u_lvds_tx_3 term_diff_en_cfg uint 1
term PAD0 [] tx_out_p [3]
term PAD1 [] tx_out_n [3]
term align_rstn [] rstn_final__reg|qx_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
term od_d_0 [0] demo_sd_to_lcd_cs_gnd_net []
term od_d_0 [1] u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net []
term od_d_0 [2] u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net []
term od_d_0 [3] u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net []
term od_d_1 [0] u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net []
term od_d_1 [1] u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net []
term od_d_1 [2] u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net []
term od_d_1 [3] demo_sd_to_lcd_cs_gnd_net []
endinst
inst M7S_IO_LVDS u_lvds_u_lvds_tx_clk
attr inst u_lvds_u_lvds_tx_clk cfg_algn_rsn_sel uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_clkout_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_clkout_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_d_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_d_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk90_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_eclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_fclk_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_fclk_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_gear_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_gear_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_gear_mode48 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_gear_mode7 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_id_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_id_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_nc uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_sel_0 uint 3
attr inst u_lvds_u_lvds_tx_clk cfg_od_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_od_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_rstn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_rstn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_sel_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_sel_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_setn_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_oen_setn_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_rstn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_rstn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_en_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_gate_sel_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_gate_sel_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_out_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_sclk_out_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_setn_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_setn_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_slave_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_slave_en_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd0_inv_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd0_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd1_inv_0 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd1_inv_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd2_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd2_inv_1 uint 1
attr inst u_lvds_u_lvds_tx_clk cfg_txd3_inv_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_txd3_inv_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_userio_en_0 uint 0
attr inst u_lvds_u_lvds_tx_clk cfg_userio_en_1 uint 0
attr inst u_lvds_u_lvds_tx_clk cml_tx_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_clk in_del_0 uint 0
attr inst u_lvds_u_lvds_tx_clk in_del_1 uint 0
attr inst u_lvds_u_lvds_tx_clk keep_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk keep_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ldr_cfg uint 15
attr inst u_lvds_u_lvds_tx_clk lvds_tx_en_cfg uint 1
attr inst u_lvds_u_lvds_tx_clk ndr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ndr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_fastestn_0 uint 0
attr inst u_lvds_u_lvds_tx_clk ns_lv_fastestn_1 uint 0
attr inst u_lvds_u_lvds_tx_clk out_del_0 uint 0
attr inst u_lvds_u_lvds_tx_clk out_del_1 uint 0
attr inst u_lvds_u_lvds_tx_clk pdr_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk pdr_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_dig_en_cfg_0 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_dig_en_cfg_1 uint 0
attr inst u_lvds_u_lvds_tx_clk rx_lvds_en_cfg uint 0
attr inst u_lvds_u_lvds_tx_clk td_cfg uint 8
attr inst u_lvds_u_lvds_tx_clk term_diff_en_cfg uint 1
term PAD0 [] clk_out_p []
term PAD1 [] clk_out_n []
term align_rstn [] rstn_final__reg|qx_net []
term alignwd [] demo_sd_to_lcd_cs_gnd_net []
term clk_0 [] u_lvds_pll_u0|clkout0_net []
term clk_1 [] u_lvds_pll_u0|clkout0_net []
term geclk [] u_lvds_pll_u0|clkout1_net []
endinst
inst M7S_PLL u_pll_pll_u0
attr inst u_pll_pll_u0 amux_sel uint 0
attr inst u_pll_pll_u0 cfg_ldo_cfg uint 0
attr inst u_pll_pll_u0 cfg_nc uint 0
attr inst u_pll_pll_u0 dyn_pll_pwrdown uint 0
attr inst u_pll_pll_u0 dyn_pll_rst uint 0
attr inst u_pll_pll_u0 pll_atest_en uint 0
attr inst u_pll_pll_u0 pll_atest_sel uint 0
attr inst u_pll_pll_u0 pll_bk uint 0
attr inst u_pll_pll_u0 pll_bp_dvdd12 uint 0
attr inst u_pll_pll_u0 pll_bps0 uint 0
attr inst u_pll_pll_u0 pll_bps1 uint 0
attr inst u_pll_pll_u0 pll_bps2 uint 0
attr inst u_pll_pll_u0 pll_bps3 uint 0
attr inst u_pll_pll_u0 pll_ck_switch_en uint 0
attr inst u_pll_pll_u0 pll_cksel uint 0
attr inst u_pll_pll_u0 pll_co0dly uint 0
attr inst u_pll_pll_u0 pll_co1dly uint 0
attr inst u_pll_pll_u0 pll_co2dly uint 0
attr inst u_pll_pll_u0 pll_co3dly uint 0
attr inst u_pll_pll_u0 pll_cpsel_cr uint 3
attr inst u_pll_pll_u0 pll_cpsel_fn uint 4
attr inst u_pll_pll_u0 pll_divc0 uint 5
attr inst u_pll_pll_u0 pll_divc1 uint 11
attr inst u_pll_pll_u0 pll_divc2 uint 2
attr inst u_pll_pll_u0 pll_divc3 uint 8
attr inst u_pll_pll_u0 pll_divfb uint 0
attr inst u_pll_pll_u0 pll_divm uint 59
attr inst u_pll_pll_u0 pll_divmp uint 0
attr inst u_pll_pll_u0 pll_divn uint 0
attr inst u_pll_pll_u0 pll_dtest_en uint 0
attr inst u_pll_pll_u0 pll_dtest_sel uint 0
attr inst u_pll_pll_u0 pll_fbck_del uint 0
attr inst u_pll_pll_u0 pll_fldd uint 3
attr inst u_pll_pll_u0 pll_force_lock uint 0
attr inst u_pll_pll_u0 pll_kvsel uint 3
attr inst u_pll_pll_u0 pll_lkd_hold uint 0
attr inst u_pll_pll_u0 pll_lkd_tol uint 0
attr inst u_pll_pll_u0 pll_lpf uint 0
attr inst u_pll_pll_u0 pll_mken0 uint 1
attr inst u_pll_pll_u0 pll_mken1 uint 1
attr inst u_pll_pll_u0 pll_mken2 uint 1
attr inst u_pll_pll_u0 pll_mken3 uint 0
attr inst u_pll_pll_u0 pll_mp_autor_en uint 0
attr inst u_pll_pll_u0 pll_sel str "auto"
attr inst u_pll_pll_u0 pll_sel_c0phase uint 0
attr inst u_pll_pll_u0 pll_sel_c1phase uint 0
attr inst u_pll_pll_u0 pll_sel_c2phase uint 0
attr inst u_pll_pll_u0 pll_sel_c3phase uint 0
attr inst u_pll_pll_u0 pll_ssdivh uint 0
attr inst u_pll_pll_u0 pll_ssdivl uint 199
attr inst u_pll_pll_u0 pll_ssen uint 0
attr inst u_pll_pll_u0 pll_ssrg uint 1
attr inst u_pll_pll_u0 pll_vrsel uint 1
attr inst u_pll_pll_u0 pwrmode uint 1
attr inst u_pll_pll_u0 rst_pll_sel uint 0
attr inst u_pll_pll_u0 sel_fbpath uint 0
term clkin0 [] io_cell_clk_i_inst|id_q_net []
term clkout0 [] u_pll_pll_u0|clkout0_net []
term clkout1 [] u_pll_pll_u0|clkout1_net []
term locked [] u_pll_pll_u0|locked_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[0]
attr inst u_sdram_to_RGB_addr_cnt__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[2].sr_out []
term di [] ii0502|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[10]
attr inst u_sdram_to_RGB_addr_cnt__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term di [] ii0509|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[10].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[10].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[10].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[10].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[1]
attr inst u_sdram_to_RGB_addr_cnt__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] preset uint 1
attr inst u_sdram_to_RGB_addr_cnt__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[1].sr_out []
term di [] ii0510|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[1].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[2]
attr inst u_sdram_to_RGB_addr_cnt__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[2].sr_out []
term di [] ii0511|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[2].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[3]
attr inst u_sdram_to_RGB_addr_cnt__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term di [] ii0512|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[3].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[3].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[3].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[4]
attr inst u_sdram_to_RGB_addr_cnt__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[5].sr_out []
term di [] ii0513|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[5]
attr inst u_sdram_to_RGB_addr_cnt__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[5].sr_out []
term di [] ii0514|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[5].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[5].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[5].sclk_out []
term sh [1] u_sdram_to_RGB_addr_cnt__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[6]
attr inst u_sdram_to_RGB_addr_cnt__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[7].sr_out []
term di [] ii0515|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[7]
attr inst u_sdram_to_RGB_addr_cnt__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[7].sr_out []
term di [] ii0516|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[7].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[8]
attr inst u_sdram_to_RGB_addr_cnt__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
term di [] ii0517|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_addr_cnt__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_addr_cnt__reg[8].lbuf
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_addr_cnt__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_addr_cnt__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_addr_cnt__reg[9]
attr inst u_sdram_to_RGB_addr_cnt__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] preset uint 0
attr inst u_sdram_to_RGB_addr_cnt__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_addr_cnt__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_addr_cnt__reg[10].sr_out []
term di [] ii0518|dx_net []
term mclk_b [] u_sdram_to_RGB_addr_cnt__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_addr_cnt__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_addr_cnt__reg[10].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_push_wr0__reg
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr0__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] ii0519|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_push_wr1__reg
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_push_wr1__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] ii0520|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[0]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[10]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[11]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[12]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[13]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[14]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[15]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[16]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[17]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[18]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[19]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[1]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[20]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[21]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[22]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[23]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[24]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[25]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[26]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[27]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[28]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[29]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[2]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[30]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[31]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[3]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[4]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[5]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[6]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[7]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[8]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
term sh [1] u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_ahm_rdata_r__reg[9]
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_chg__reg[0]
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term di [] ii0521|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_chg__reg[1]
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out []
term di [] u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[0]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term di [] ii0522|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[1]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out []
term di [] ii0524|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[2]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out []
term di [] ii0525|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0523|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_bmp_fig_cnt__reg[3]
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] preset uint 0
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term di [] ii0527|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0523|dx_net []
term mclk_b [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out []
term sclk [] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out []
term sh [1] u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel__reg
attr inst u_sdram_to_RGB_buffer_rd_sel__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel__reg shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] ii0528|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel_r__reg[0]
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_buffer_rd_sel__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_buffer_rd_sel_r__reg[1]
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_rd_sel_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_buffer_wr_sel__reg
attr inst u_sdram_to_RGB_buffer_wr_sel__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg preset uint 0
attr inst u_sdram_to_RGB_buffer_wr_sel__reg shift_direct str "up"
attr inst u_sdram_to_RGB_buffer_wr_sel__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] ii0529|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_buffer_wr_sel__reg|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r__reg[0]
attr inst u_sdram_to_RGB_de_i_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_de_i_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0530|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r__reg[1]
attr inst u_sdram_to_RGB_de_i_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_de_i_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] u_sdram_to_RGB_de_i_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[0]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] ii0530|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[1]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[2]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_de_i_r_sclk__reg[3]
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] preset uint 0
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out []
term sclk [] u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_de_i_start_pulse__reg
attr inst u_sdram_to_RGB_de_i_start_pulse__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg preset uint 0
attr inst u_sdram_to_RGB_de_i_start_pulse__reg shift_direct str "up"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0531|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_i_start_pulse__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
term shift [] u_sdram_to_RGB_de_i_start_pulse__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_de_i_start_pulse__reg.lbuf
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_de_i_start_pulse__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
term sh [1] u_sdram_to_RGB_de_i_start_pulse__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_de_o__reg
attr inst u_sdram_to_RGB_de_o__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_de_o__reg preset uint 0
attr inst u_sdram_to_RGB_de_o__reg shift_direct str "up"
attr inst u_sdram_to_RGB_de_o__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_o__reg.sr_out []
term di [] u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_de_o__reg.mclk_out []
term qx [] u_sdram_to_RGB_de_o__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_o__reg.sclk_out []
term shift [] u_sdram_to_RGB_de_o__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_de_o__reg.lbuf
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_de_o__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_de_o__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_de_o__reg.sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_de_o__reg.mclk_out []
term sclk [] u_sdram_to_RGB_de_o__reg.sclk_out []
term sh [0] u_sdram_to_RGB_de_o__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_display_before_bmp__reg
attr inst u_sdram_to_RGB_display_before_bmp__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg preset uint 1
attr inst u_sdram_to_RGB_display_before_bmp__reg shift_direct str "up"
attr inst u_sdram_to_RGB_display_before_bmp__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_display_before_bmp__reg.sr_out []
term di [] ii0532|dx_net []
term mclk_b [] u_sdram_to_RGB_display_before_bmp__reg.mclk_out []
term qx [] u_sdram_to_RGB_display_before_bmp__reg|qx_net []
term sclk [] u_sdram_to_RGB_display_before_bmp__reg.sclk_out []
term shift [] u_sdram_to_RGB_display_before_bmp__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_display_before_bmp__reg.lbuf
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_display_before_bmp__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_display_before_bmp__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_display_before_bmp__reg.mclk_out []
term sclk [] u_sdram_to_RGB_display_before_bmp__reg.sclk_out []
term sh [0] u_sdram_to_RGB_display_before_bmp__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_display_period_align__reg
attr inst u_sdram_to_RGB_display_period_align__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_display_period_align__reg preset uint 0
attr inst u_sdram_to_RGB_display_period_align__reg shift_direct str "up"
attr inst u_sdram_to_RGB_display_period_align__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_display_period_align__reg.sr_out []
term di [] ii0534|dx_net []
term mclk_b [] u_sdram_to_RGB_display_period_align__reg.mclk_out []
term qx [] u_sdram_to_RGB_display_period_align__reg|qx_net []
term sclk [] u_sdram_to_RGB_display_period_align__reg.sclk_out []
term shift [] u_sdram_to_RGB_display_period_align__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_display_period_align__reg.lbuf
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_display_period_align__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_display_period_align__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_display_period_align__reg.mclk_out []
term sclk [] u_sdram_to_RGB_display_period_align__reg.sclk_out []
term sh [0] u_sdram_to_RGB_display_period_align__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[10]
attr inst u_sdram_to_RGB_dma_addr__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[10] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[11]
attr inst u_sdram_to_RGB_dma_addr__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[11] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[12]
attr inst u_sdram_to_RGB_dma_addr__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[12].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[12].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[12].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
term sh [1] u_sdram_to_RGB_dma_addr__reg[12].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[13]
attr inst u_sdram_to_RGB_dma_addr__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[13] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[15].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[14]
attr inst u_sdram_to_RGB_dma_addr__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[14] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[15].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[15]
attr inst u_sdram_to_RGB_dma_addr__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[15].sr_out []
term di [] u_sdram_to_RGB_addr_cnt__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[15].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[15].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[15].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[15].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[15].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[15].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[15].sclk_out []
term sh [1] u_sdram_to_RGB_dma_addr__reg[15].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[16]
attr inst u_sdram_to_RGB_dma_addr__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[16] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0535|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[17]
attr inst u_sdram_to_RGB_dma_addr__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[17].sr_out []
term di [] ii0536|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[17].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[17].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[17].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[17].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[17].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[17].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[17].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[17].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[17].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[18]
attr inst u_sdram_to_RGB_dma_addr__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[18] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0537|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[19]
attr inst u_sdram_to_RGB_dma_addr__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[19] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] ii0538|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[20]
attr inst u_sdram_to_RGB_dma_addr__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[20].sr_out []
term di [] ii0539|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[20].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[20].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[20].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[20].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[20].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[20].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[20].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[20].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[21]
attr inst u_sdram_to_RGB_dma_addr__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[21] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0540|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[22]
attr inst u_sdram_to_RGB_dma_addr__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[22] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0541|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[23]
attr inst u_sdram_to_RGB_dma_addr__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term di [] ii0542|dx_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[23].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[23].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[23].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[23].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[23].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[23].sclk_out []
term sh [1] u_sdram_to_RGB_dma_addr__reg[23].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[24]
attr inst u_sdram_to_RGB_dma_addr__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[24] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] ii0543|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[25]
attr inst u_sdram_to_RGB_dma_addr__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[25] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] ii0544|dx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[26]
attr inst u_sdram_to_RGB_dma_addr__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[26] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[27].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[27].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[27]
attr inst u_sdram_to_RGB_dma_addr__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[27].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[27].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[27].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[27].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[27].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[27].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[27].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[27].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[27].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[28]
attr inst u_sdram_to_RGB_dma_addr__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[28].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[28].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[28].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[28].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[29]
attr inst u_sdram_to_RGB_dma_addr__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[29] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] demo_sd_to_lcd_cs_vcc_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[2]
attr inst u_sdram_to_RGB_dma_addr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[12].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[30]
attr inst u_sdram_to_RGB_dma_addr__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[30].sr_out []
term di [] io_cell_display_sel_inst|id_q_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[30].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[30].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[30].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[30].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[31]
attr inst u_sdram_to_RGB_dma_addr__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[31].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[31].sclk_out []
term shift [] u_sdram_to_RGB_dma_addr__reg[31].sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_addr__reg[31].lbuf
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_addr__reg[31].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[31].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[31].mclk_out []
term sclk [] u_sdram_to_RGB_dma_addr__reg[31].sclk_out []
term sh [0] u_sdram_to_RGB_dma_addr__reg[31].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[3]
attr inst u_sdram_to_RGB_dma_addr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[27].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[27].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[4]
attr inst u_sdram_to_RGB_dma_addr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[5]
attr inst u_sdram_to_RGB_dma_addr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[27].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[27].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[27].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[6]
attr inst u_sdram_to_RGB_dma_addr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_addr__reg[28].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_dma_addr__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_dma_addr__reg[28].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[7]
attr inst u_sdram_to_RGB_dma_addr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[8]
attr inst u_sdram_to_RGB_dma_addr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_addr__reg[9]
attr inst u_sdram_to_RGB_dma_addr__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_addr__reg[9] preset uint 0
attr inst u_sdram_to_RGB_dma_addr__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_dma_addr__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term di [] demo_sd_to_lcd_cs_gnd_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term qx [] u_sdram_to_RGB_dma_addr__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_dma_start_xfer__reg
attr inst u_sdram_to_RGB_dma_start_xfer__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg preset uint 0
attr inst u_sdram_to_RGB_dma_start_xfer__reg shift_direct str "up"
attr inst u_sdram_to_RGB_dma_start_xfer__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term di [] u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term qx [] u_sdram_to_RGB_dma_start_xfer__reg|qx_net []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
term shift [] u_sdram_to_RGB_dma_start_xfer__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_dma_start_xfer__reg.lbuf
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_dma_start_xfer__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_dma_start_xfer__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_dma_start_xfer__reg.mclk_out []
term sclk [] u_sdram_to_RGB_dma_start_xfer__reg.sclk_out []
term sh [0] u_sdram_to_RGB_dma_start_xfer__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_dma_start_xfer_prev__reg
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg preset uint 0
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg shift_direct str "up"
attr inst u_sdram_to_RGB_dma_start_xfer_prev__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0545|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[0]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term di [] ii0546|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[1]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term di [] ii0547|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[2]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term di [] ii0548|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[3]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term di [] ii0550|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[4]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0552|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[5]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0554|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[6]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] ii0555|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[7]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] ii0557|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[8]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out []
term di [] ii0558|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_rd__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_rd__reg[9]
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] ii0560|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[0]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term di [] ii0561|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[1]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term di [] ii0562|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[2]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term di [] ii0563|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[3]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out []
term di [] ii0564|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[4]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] ii0566|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[5]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out []
term di [] ii0567|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[6]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out []
term di [] ii0568|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_wr__reg[6].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[7]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] ii0570|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr__reg[8]
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term di [] ii0571|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[0]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[1]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[2]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[3]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[4]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[5]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[6]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[7]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_addr_wr_r__reg[8]
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term di [] u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out []
term sh [1] u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_0_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
term sh [1] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[8].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net []
term mclk_b [] u_colorgen_h_cnt__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_1_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_1_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_colorgen_h_cnt__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net []
term mclk_b [] u_colorgen_h_cnt__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net []
term sclk [] u_colorgen_h_cnt__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[0]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0572|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[10]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out []
term di [] ii0573|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[11]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0574|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[12]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0575|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[13]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0576|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[14]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0577|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[15]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0578|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[1]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0579|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[2]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0580|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[3]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0581|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[4]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0582|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[5]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0583|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[6]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0584|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[7]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out []
term di [] ii0585|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[8]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out []
term di [] ii0586|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_emb_rdata_r__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out []
term clk [] u_lvds_pll_u0|clkout0_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_emb_rdata_r__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_emb_rdata_r__reg[9]
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_emb_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out []
term di [] ii0587|dx_net []
term mclk_b [] u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out []
endinst
inst REGS u_sdram_to_RGB_other_1_beat_start_pulse__reg
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg preset uint 0
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg shift_direct str "up"
attr inst u_sdram_to_RGB_other_1_beat_start_pulse__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0588|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_other_1_beat_valid__reg
attr inst u_sdram_to_RGB_other_1_beat_valid__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg preset uint 0
attr inst u_sdram_to_RGB_other_1_beat_valid__reg shift_direct str "up"
attr inst u_sdram_to_RGB_other_1_beat_valid__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_de_i_start_pulse__reg.sr_out []
term di [] ii0589|dx_net []
term mclk_b [] u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out []
term qx [] u_sdram_to_RGB_other_1_beat_valid__reg|qx_net []
term sclk [] u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_text__reg[7]
attr inst u_sdram_to_RGB_text__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_text__reg[7] preset uint 1
attr inst u_sdram_to_RGB_text__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_text__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_text__reg[9].sr_out []
term di [] ii0590|dx_net []
term mclk_b [] u_sdram_to_RGB_text__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_text__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_text__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_text__reg[8]
attr inst u_sdram_to_RGB_text__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_text__reg[8] preset uint 0
attr inst u_sdram_to_RGB_text__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_text__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_text__reg[9].sr_out []
term di [] ii0591|dx_net []
term mclk_b [] u_sdram_to_RGB_text__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_text__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_text__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_text__reg[9]
attr inst u_sdram_to_RGB_text__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_text__reg[9] preset uint 1
attr inst u_sdram_to_RGB_text__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_text__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_text__reg[9].sr_out []
term di [] ii0592|dx_net []
term mclk_b [] u_sdram_to_RGB_text__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_text__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_text__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_text__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_text__reg[9].lbuf
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_text__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_text__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_text__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_text__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_text__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_text__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst M7S_EMB18K u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new ae_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new af_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new async_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new dedicated_cfg net 16'hffff
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new depth_ext_mode net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_1_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_2_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_3_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new emb5k_4_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new fifo_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new r_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new w_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new width_ext_mode net 1'b0
term c1r1_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r1_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r1_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r1_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r1_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r1_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r1_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r1_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r1_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r1_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r1_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r1_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r1_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r1_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r1_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r1_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r1_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r1_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r1_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r1_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r1_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r1_cea [] ii0455|dx_net []
term c1r1_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r1_clka [] u_lvds_pll_u0|clkout0_net []
term c1r1_clkb [] u_pll_pll_u0|clkout1_net []
term c1r1_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term c1r1_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term c1r1_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term c1r1_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term c1r1_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term c1r1_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term c1r1_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term c1r1_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r1_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r1_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term c1r1_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term c1r1_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term c1r1_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term c1r1_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term c1r1_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term c1r1_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term c1r1_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term c1r1_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term c1r1_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net []
term c1r1_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net []
term c1r1_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net []
term c1r1_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net []
term c1r1_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r1_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r1_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r1_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r2_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r2_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r2_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r2_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r2_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r2_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r2_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r2_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r2_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r2_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r2_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r2_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r2_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r2_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r2_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r2_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r2_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r2_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r2_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r2_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r2_cea [] ii0456|dx_net []
term c1r2_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r2_clka [] u_lvds_pll_u0|clkout0_net []
term c1r2_clkb [] u_pll_pll_u0|clkout1_net []
term c1r2_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term c1r2_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term c1r2_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term c1r2_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term c1r2_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term c1r2_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term c1r2_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term c1r2_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r2_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r2_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term c1r2_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term c1r2_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term c1r2_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term c1r2_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term c1r2_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term c1r2_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term c1r2_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term c1r2_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term c1r2_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net []
term c1r2_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net []
term c1r2_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net []
term c1r2_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net []
term c1r2_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r2_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r3_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r3_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r3_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r3_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r3_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r3_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r3_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r3_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r3_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r3_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r3_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r3_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r3_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r3_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r3_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r3_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r3_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r3_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r3_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r3_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r3_cea [] ii0456|dx_net []
term c1r3_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r3_clka [] u_lvds_pll_u0|clkout0_net []
term c1r3_clkb [] u_pll_pll_u0|clkout1_net []
term c1r3_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term c1r3_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term c1r3_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term c1r3_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term c1r3_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term c1r3_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term c1r3_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term c1r3_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r3_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r3_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term c1r3_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term c1r3_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term c1r3_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term c1r3_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term c1r3_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term c1r3_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term c1r3_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term c1r3_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term c1r3_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net []
term c1r3_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net []
term c1r3_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net []
term c1r3_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net []
term c1r3_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r3_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r4_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r4_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r4_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r4_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r4_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r4_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r4_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r4_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r4_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r4_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r4_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r4_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r4_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r4_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r4_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r4_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r4_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r4_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r4_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r4_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r4_cea [] ii0456|dx_net []
term c1r4_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r4_clka [] u_lvds_pll_u0|clkout0_net []
term c1r4_clkb [] u_pll_pll_u0|clkout1_net []
term c1r4_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term c1r4_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term c1r4_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term c1r4_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term c1r4_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term c1r4_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term c1r4_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term c1r4_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r4_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r4_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term c1r4_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term c1r4_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term c1r4_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term c1r4_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term c1r4_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term c1r4_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term c1r4_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term c1r4_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term c1r4_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net []
term c1r4_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net []
term c1r4_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net []
term c1r4_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net []
term c1r4_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r4_web [] demo_sd_to_lcd_cs_vcc_net []
endinst
inst M7S_EMB18K u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new ae_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new af_level net 15'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new async_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new dedicated_cfg net 16'hffff
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new depth_ext_mode net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_1_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_2_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_3_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_init_file str ""
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_modea_sel uint 12
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_modeb_sel uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_operation_mode str "simple_dual_port"
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_porta_data_width uint 4
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_porta_prog uint 240
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_porta_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_porta_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_portb_data_width uint 8
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_portb_prog uint 15
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_portb_reg_out uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_portb_wr_mode uint 1
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_reset_value_a uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new emb5k_4_reset_value_b uint 0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new fifo_en net 1'b0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new r_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new w_width net 5'h0
attr inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new width_ext_mode net 1'b0
term c1r1_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r1_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r1_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r1_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r1_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r1_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r1_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r1_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r1_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r1_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r1_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r1_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r1_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r1_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r1_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r1_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r1_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r1_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r1_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r1_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r1_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r1_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r1_cea [] ii0455|dx_net []
term c1r1_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r1_clka [] u_lvds_pll_u0|clkout0_net []
term c1r1_clkb [] u_pll_pll_u0|clkout1_net []
term c1r1_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term c1r1_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term c1r1_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term c1r1_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term c1r1_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term c1r1_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term c1r1_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term c1r1_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r1_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r1_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term c1r1_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net []
term c1r1_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net []
term c1r1_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net []
term c1r1_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net []
term c1r1_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net []
term c1r1_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net []
term c1r1_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net []
term c1r1_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net []
term c1r1_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net []
term c1r1_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net []
term c1r1_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net []
term c1r1_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net []
term c1r1_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r1_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r1_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r1_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r2_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r2_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r2_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r2_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r2_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r2_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r2_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r2_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r2_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r2_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r2_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r2_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r2_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r2_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r2_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r2_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r2_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r2_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r2_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r2_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r2_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r2_cea [] ii0455|dx_net []
term c1r2_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r2_clka [] u_lvds_pll_u0|clkout0_net []
term c1r2_clkb [] u_pll_pll_u0|clkout1_net []
term c1r2_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term c1r2_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term c1r2_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term c1r2_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term c1r2_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term c1r2_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term c1r2_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term c1r2_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r2_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r2_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term c1r2_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net []
term c1r2_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net []
term c1r2_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net []
term c1r2_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net []
term c1r2_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net []
term c1r2_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net []
term c1r2_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net []
term c1r2_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net []
term c1r2_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net []
term c1r2_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net []
term c1r2_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net []
term c1r2_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net []
term c1r2_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r2_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r2_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r3_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r3_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r3_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r3_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r3_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r3_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r3_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r3_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r3_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r3_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r3_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r3_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r3_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r3_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r3_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r3_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r3_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r3_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r3_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r3_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r3_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r3_cea [] ii0455|dx_net []
term c1r3_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net []
term c1r3_clka [] u_lvds_pll_u0|clkout0_net []
term c1r3_clkb [] u_pll_pll_u0|clkout1_net []
term c1r3_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term c1r3_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term c1r3_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term c1r3_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term c1r3_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term c1r3_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term c1r3_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term c1r3_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r3_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r3_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term c1r3_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net []
term c1r3_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net []
term c1r3_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net []
term c1r3_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net []
term c1r3_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net []
term c1r3_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net []
term c1r3_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net []
term c1r3_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net []
term c1r3_q [0] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net []
term c1r3_q [1] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net []
term c1r3_q [2] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net []
term c1r3_q [3] u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net []
term c1r3_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r3_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r3_web [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_aa [0] demo_sd_to_lcd_cs_gnd_net []
term c1r4_aa [10] u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net []
term c1r4_aa [11] u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net []
term c1r4_aa [1] demo_sd_to_lcd_cs_gnd_net []
term c1r4_aa [2] u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net []
term c1r4_aa [3] u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net []
term c1r4_aa [4] u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net []
term c1r4_aa [5] u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net []
term c1r4_aa [6] u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net []
term c1r4_aa [7] u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net []
term c1r4_aa [8] u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net []
term c1r4_aa [9] u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net []
term c1r4_ab [0] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [10] u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net []
term c1r4_ab [11] u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net []
term c1r4_ab [1] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [2] demo_sd_to_lcd_cs_gnd_net []
term c1r4_ab [3] u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net []
term c1r4_ab [4] u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net []
term c1r4_ab [5] u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net []
term c1r4_ab [6] u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net []
term c1r4_ab [7] u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net []
term c1r4_ab [8] u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net []
term c1r4_ab [9] u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net []
term c1r4_cea [] ii0456|dx_net []
term c1r4_ceb [] u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net []
term c1r4_clka [] u_lvds_pll_u0|clkout0_net []
term c1r4_clkb [] u_pll_pll_u0|clkout1_net []
term c1r4_db [0] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term c1r4_db [10] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term c1r4_db [11] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term c1r4_db [12] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term c1r4_db [13] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term c1r4_db [14] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term c1r4_db [15] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term c1r4_db [16] demo_sd_to_lcd_cs_gnd_net []
term c1r4_db [17] demo_sd_to_lcd_cs_gnd_net []
term c1r4_db [1] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term c1r4_db [2] u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net []
term c1r4_db [3] u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net []
term c1r4_db [4] u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net []
term c1r4_db [5] u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net []
term c1r4_db [6] u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net []
term c1r4_db [7] u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net []
term c1r4_db [8] u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net []
term c1r4_db [9] u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net []
term c1r4_q [0] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net []
term c1r4_q [1] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net []
term c1r4_q [2] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net []
term c1r4_q [3] u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net []
term c1r4_rstna [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_rstnb [] demo_sd_to_lcd_cs_vcc_net []
term c1r4_wea [] demo_sd_to_lcd_cs_gnd_net []
term c1r4_web [] demo_sd_to_lcd_cs_vcc_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0600|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0604|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0610|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0603|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0615|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0617|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0619|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0620|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term di [] ii0622|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0603|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out []
term di [] ii0640|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out []
term di [] ii0642|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out []
term di [] ii0644|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out []
term di [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net []
term sclk [] u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[0]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[10]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[11]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[12]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[13]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[14]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[15]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[16]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[17]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[18]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[19]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[1]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[20]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[21]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[22]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[23]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[24]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[25]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[26]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[27]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[28]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[29]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[2]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[30]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[31]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0646|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[3]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[4]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[5]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[6]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[7]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[8]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out []
term di [] u_arm_u_soc|fp0_m_ahb_rdata[9]_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out []
term di [] ii0647|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term di [] ii0649|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out []
term di [] ii0650|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term di [] ii0651|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term di [] ii0652|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0660|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out []
term di [] ii0662|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out []
term di [] ii0664|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out []
term di [] ii0666|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0669|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out []
term di [] ii0671|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term di [] ii0673|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0675|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term di [] ii0677|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0679|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0680|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term di [] ii0682|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0685|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out []
term di [] ii0687|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out []
term di [] ii0688|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out []
term di [] ii0690|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out []
term di [] ii0692|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out []
term di [] ii0694|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out []
term di [] ii0696|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out []
term di [] ii0698|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out []
term di [] ii0700|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0655|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0701|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
term di [] ii0702|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0704|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out []
term di [] ii0706|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term di [] ii0707|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
term di [] ii0709|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0603|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term di [] ii0711|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term di [] ii0712|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0603|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out []
term di [] ii0713|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out []
term di [] ii0715|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out []
term di [] ii0716|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out []
term di [] ii0720|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out []
term di [] ii0721|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term di [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_hwrite_o__reg
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term di [] ii0722|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term di [] ii0723|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term di [] ii0725|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term di [] ii0726|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0727|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0728|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0729|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0730|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0731|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0732|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term di [] ii0733|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0734|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0735|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0736|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term di [] ii0737|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term di [] ii0738|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out []
term sh [1] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0739|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0740|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0741|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0742|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0743|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0744|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term di [] ii0745|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0746|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0747|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0748|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0749|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term di [] ii0750|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0751|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term di [] ii0752|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term di [] ii0753|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0724|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_mx_done_r__reg
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out []
term di [] ii0648|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out []
term di [] ii0756|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0757|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term di [] ii0776|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term di [] ii0777|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term di [] ii0778|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0757|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] ii0779|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] ii0780|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out []
term di [] ii0781|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0757|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] ignore_shift str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] preset uint 0
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] shift_direct str "up"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term di [] ii0782|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term qx [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
term shift [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 []
endinst
inst LBUF u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_en_used str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term en [] ii0757|dx_net []
term mclk_b [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out []
term sclk [] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out []
term sh [0] u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_v_valid_r__reg[0]
attr inst u_sdram_to_RGB_v_valid_r__reg[0] ignore_shift str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] preset uint 0
attr inst u_sdram_to_RGB_v_valid_r__reg[0] shift_direct str "up"
attr inst u_sdram_to_RGB_v_valid_r__reg[0] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term di [] u_colorgen_v_valid__reg|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term qx [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
term shift [] u_sdram_to_RGB_v_valid_r__reg[0].sh0 []
endinst
inst LBUF u_sdram_to_RGB_v_valid_r__reg[0].lbuf
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[0].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[0].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[0].mclk_out []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[0].sclk_out []
term sh [0] u_sdram_to_RGB_v_valid_r__reg[0].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
inst REGS u_sdram_to_RGB_v_valid_r__reg[1]
attr inst u_sdram_to_RGB_v_valid_r__reg[1] ignore_shift str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] preset uint 0
attr inst u_sdram_to_RGB_v_valid_r__reg[1] shift_direct str "up"
attr inst u_sdram_to_RGB_v_valid_r__reg[1] use_reg_fdbk str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term di [] u_sdram_to_RGB_v_valid_r__reg[0]|qx_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term qx [] u_sdram_to_RGB_v_valid_r__reg[1]|qx_net []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
term shift [] u_sdram_to_RGB_v_valid_r__reg[1].sh0 []
endinst
inst LBUF u_sdram_to_RGB_v_valid_r__reg[1].lbuf
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_en_used str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_clk_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_has_clk str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sh0_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sh1_en_not_inv str "true"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf is_le_sr_inv str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_lat_mode str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sh0_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sh1_always_en str "false"
attr inst u_sdram_to_RGB_v_valid_r__reg[1].lbuf le_sync_mode str "false"
term a_sr [] u_sdram_to_RGB_v_valid_r__reg[1].sr_out []
term clk [] u_pll_pll_u0|clkout1_net []
term mclk_b [] u_sdram_to_RGB_v_valid_r__reg[1].mclk_out []
term sclk [] u_sdram_to_RGB_v_valid_r__reg[1].sclk_out []
term sh [0] u_sdram_to_RGB_v_valid_r__reg[1].sh0 []
term sr [] rstn_final__reg|qx_net []
endinst
endcell
cell BIBUF
input t
inout pad
output o
input i
endcell
cell BIBUFDS
input t
inout padp
inout padn
output o
input i
endcell
cell CFG_CLK_GATING
input en
output clk_out
input clk
endcell
cell CFG_DYN_SWITCH_S3
output out
input in1
input in0
input fp_sel
endcell
cell CLKBUF
input pad
output o
endcell
cell CLKBUFDS
input padp
input padn
output o
endcell
cell CLK_GATING
input en
output clk_out
input clk
endcell
cell CRYSTAL
output outclk
endcell
cell DDR_IO
input setn
input rstn
inout pad
input oen
input odp
input odn
output idp
output idn
input clk_en
input clk
endcell
cell GBUF
output out
input in
endcell
cell GBUF_GATE
input en
output clk_out
input clk
endcell
cell IBUF
input pad
output o
endcell
cell IBUFDS
input padp
input padn
output o
endcell
cell M7A_DM
input [31:0] trig_in_1
input [31:0] trig_in_0
input ref_clk_1
input ref_clk_0
output mem_wen_1
output mem_wen_0
output [31:0] mem_wdata_1
output [31:0] mem_wdata_0
output mem_wclk_1
output mem_wclk_0
output [12:0] mem_waddr_1
output [12:0] mem_waddr_0
output mem_ren_1
output mem_ren_0
input [31:0] mem_rdata_1
input [31:0] mem_rdata_0
output mem_rclk_1
output mem_rclk_0
output [12:0] mem_raddr_1
output [12:0] mem_raddr_0
input [31:0] data_in_1
input [31:0] data_in_0
endcell
cell M7A_JTAG
input jtag_fp_usermode
output jtag_fp_update
input jtag_fp_tdo
output jtag_fp_tdi
output jtag_fp_shift
output [1:0] jtag_fp_sel
output jtag_fp_reset
output jtag_fp_drck
output jtag_fp_capture
endcell
cell M7A_MAC
input clk
input b_sload
output b_overflow
input b_out_sr
input b_mac_out_cen
output [24:0] b_mac_out
input b_in_sr
input b_dinz_en
input b_dinz_cen
input [24:0] b_dinz
input [9:0] b_diny
input b_dinxy_cen
input [13:0] b_dinx
input b_acc_en
input a_sload
output a_overflow
input a_out_sr
input a_mac_out_cen
output [24:0] a_mac_out
input a_in_sr
input a_dinz_en
input a_dinz_cen
input [24:0] a_dinz
input [9:0] a_diny
input a_dinxy_cen
input [13:0] a_dinx
input a_acc_en
endcell
cell M7A_SPRAM
input rst_mem_fp_n
input fp_wr
input [31:0] fp_w_data
output [31:0] fp_r_data
input fp_ce_n
input [3:0] fp_byte_en
input [15:0] fp_addr
input clk_mem_fp
endcell
cell M7S_DGPIO
input setn
input rstn
inout pad
input oen
input od_d
output id_q
input clk_en
input clk0
endcell
cell M7S_EMB5K
input web
input wea
input rstnb
input rstna
output [17:0] q
input [17:0] db
input [17:0] da
input clkb
input clka
input ceb
input cea
input [11:0] ab
input [11:0] aa
endcell
cell M7S_POR
output z0
endcell
cell OBUF
output pad
input i
endcell
cell OBUFDS
output padp
output padn
input i
endcell
cell OSC
output outclk
endcell
cell RBUF
output out
input in
endcell
cell RBUF_GATE
input en
output clk_out
input clk
endcell
cell REG
output up_o
input up_i
input shift
input sclk
output qx
output qs
input mclk_b
input en
output down_o
input down_i
input di
input a_sr
endcell
cell TBUF
input t
output pad
input i
endcell
cell TBUFDS
input t
output padp
output padn
input i
endcell
cell __flat__
output [3:0] tx_out_p
output [3:0] tx_out_n
output spi_ssn
output spi_sck
output spi_mosi
input spi_miso
input rstn_i
input display_sel
output clk_out_p
output clk_out_n
input clk_i
input buttonIn4
input buttonIn3
input buttonIn2
endcell
