Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jun 11 20:45:35 2020
| Host         : PSS-Vostro-167 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   167 |
|    Minimum number of control sets                        |   167 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   356 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   167 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     4 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             250 |          102 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             137 |           59 |
| Yes          | No                    | No                     |            1603 |          493 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1014 |          309 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                               Enable Signal                                                                              |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                        |                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready |                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_15840                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_204                                                                                 |                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                |                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0[0]                                                                                                      |                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready     |                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                      |                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready   |                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_4                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15690                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[1]_1                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_15990                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[1]_0                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_2                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                    | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel[2]_i_1_n_1                                                             |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg_0[0]  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_601_u_2_reg_830[7]_i_1_n_1                                                       |                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg_0[0]  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_3                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]        |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_4                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                     |                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                          |                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                            |                                                                                                                                                         |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                          |                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                           |                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0         |                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                           |                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                               |                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                         |                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]_0                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]_1                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                   |                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                      |                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/select_ln1241_1_reg_742[7]_i_1_n_1                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                           |                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/select_ln1687_1_reg_8400                                                                        |                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/add_ln1237_2_reg_7200                                                                              |                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                   |                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                         |                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_2012                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/SR[0]                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                      |                                                                                                                                                         |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_204                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/xBar_V_0[10]_i_1_n_1                                                            |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                        |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                         | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_266/SR[0]                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_266/ap_NS_fsm1                                                                               |                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]_0[0]                                                                |                                                                                                                                                         |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                     |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_220                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                     |                                                                                                                                                         |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_272/ap_NS_fsm1                                                                               |                                                                                                                                                         |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/sel                                                                    | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                           |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                      |                                                                                                                                                         |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                             |                                                                                                                                                         |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y351_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                          |                                                                                                                                                         |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                              |                                                                                                                                                         |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                         |                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                        |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_5660                                                                                                                      |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                            |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                          | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                           |                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                               | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_3[0]                                                                                                        |                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                        |                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg[0]                                                                                                          |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                           |                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_14390                                                                                                                     |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                          |                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter00                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                        |                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                |                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                |                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_1[0]                                                                                                      |                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_0[0]                                                                                                      |                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId_reg[1]_2                                                                                        |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |               11 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6070                                                                                                       |                                                                                                                                                         |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14440                                                                                                   |                                                                                                                                                         |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5710                                                                                                          |                                                                                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                  |                                                                                                                                                         |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                       | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330[7]_i_1_n_1                                                            |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                  |                                                                                                                                                         |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter10_reg[0]                                                                                               |                                                                                                                                                         |               15 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                  |                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_348                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_reg[0]                                                                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                   | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1_n_1                                      |               12 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                |                                                                                                                                                         |               13 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                           |                                                                                                                                                         |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                             |                                                                                                                                                         |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                       |                                                                                                                                                         |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                           |                                                                                                                                                         |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]               |                                                                                                                                                         |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                             |                                                                                                                                                         |               10 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                      |                                                                                                                                                         |                7 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                   |                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/s0                                                                                               |                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/count0                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/count                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord0                                                                                             |                                                                                                                                                         |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_178                                                                                       | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                      |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                    |                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_266/ap_CS_fsm_reg[1]_0                                                                       |                                                                                                                                                         |                7 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                 |               22 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/add_ln1801_reg_5930                                                                                    |                                                                                                                                                         |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                 |               34 |             77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                     |                                                                                                                                                         |               31 |            115 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]              |                                                                                                                                                         |               65 |            180 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/p_14_in                                                                                                |                                                                                                                                                         |               48 |            222 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          |                                                                                                                                                         |              103 |            251 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


