Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto be9152a1560c46d89139347bd5f1d60d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ClockTest_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.ClockTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ClockTest_time_synth.sdf", for root module "ClockTest/cc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ClockTest_time_synth.sdf", for root module "ClockTest/cc".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.ClockTest
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ClockTest_time_synth
