<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4788" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4788{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4788{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4788{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4788{left:69px;bottom:227px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_4788{left:189px;bottom:998px;}
#t6_4788{left:531px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_4788{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t8_4788{left:531px;bottom:973px;letter-spacing:-0.14px;}
#t9_4788{left:189px;bottom:949px;letter-spacing:-0.13px;}
#ta_4788{left:531px;bottom:949px;letter-spacing:-0.13px;}
#tb_4788{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tc_4788{left:531px;bottom:924px;letter-spacing:-0.12px;}
#td_4788{left:189px;bottom:900px;letter-spacing:-0.14px;}
#te_4788{left:531px;bottom:900px;letter-spacing:-0.11px;}
#tf_4788{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tg_4788{left:531px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4788{left:75px;bottom:851px;letter-spacing:-0.17px;}
#ti_4788{left:132px;bottom:851px;letter-spacing:-0.17px;}
#tj_4788{left:189px;bottom:851px;letter-spacing:-0.14px;}
#tk_4788{left:437px;bottom:851px;letter-spacing:-0.12px;}
#tl_4788{left:531px;bottom:851px;letter-spacing:-0.12px;}
#tm_4788{left:189px;bottom:826px;}
#tn_4788{left:531px;bottom:826px;letter-spacing:-0.11px;}
#to_4788{left:189px;bottom:802px;}
#tp_4788{left:531px;bottom:802px;letter-spacing:-0.11px;}
#tq_4788{left:189px;bottom:778px;}
#tr_4788{left:531px;bottom:778px;letter-spacing:-0.11px;}
#ts_4788{left:189px;bottom:753px;}
#tt_4788{left:531px;bottom:753px;letter-spacing:-0.14px;}
#tu_4788{left:189px;bottom:729px;}
#tv_4788{left:531px;bottom:729px;letter-spacing:-0.11px;}
#tw_4788{left:189px;bottom:704px;}
#tx_4788{left:531px;bottom:704px;letter-spacing:-0.14px;}
#ty_4788{left:189px;bottom:680px;letter-spacing:-0.15px;}
#tz_4788{left:531px;bottom:680px;letter-spacing:-0.12px;}
#t10_4788{left:81px;bottom:655px;letter-spacing:-0.17px;}
#t11_4788{left:138px;bottom:655px;letter-spacing:-0.17px;}
#t12_4788{left:188px;bottom:655px;letter-spacing:-0.15px;}
#t13_4788{left:437px;bottom:655px;letter-spacing:-0.16px;}
#t14_4788{left:531px;bottom:655px;letter-spacing:-0.11px;}
#t15_4788{left:189px;bottom:631px;letter-spacing:-0.12px;}
#t16_4788{left:531px;bottom:631px;letter-spacing:-0.14px;}
#t17_4788{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t18_4788{left:531px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4788{left:81px;bottom:582px;letter-spacing:-0.16px;}
#t1a_4788{left:138px;bottom:582px;letter-spacing:-0.16px;}
#t1b_4788{left:189px;bottom:582px;letter-spacing:-0.13px;}
#t1c_4788{left:437px;bottom:582px;letter-spacing:-0.14px;}
#t1d_4788{left:531px;bottom:582px;letter-spacing:-0.11px;}
#t1e_4788{left:531px;bottom:561px;letter-spacing:-0.11px;}
#t1f_4788{left:531px;bottom:544px;letter-spacing:-0.11px;}
#t1g_4788{left:531px;bottom:527px;letter-spacing:-0.11px;word-spacing:-0.57px;}
#t1h_4788{left:531px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t1i_4788{left:531px;bottom:493px;letter-spacing:-0.11px;}
#t1j_4788{left:189px;bottom:469px;letter-spacing:-0.14px;}
#t1k_4788{left:531px;bottom:469px;letter-spacing:-0.14px;}
#t1l_4788{left:189px;bottom:444px;letter-spacing:-0.16px;}
#t1m_4788{left:531px;bottom:444px;letter-spacing:-0.14px;}
#t1n_4788{left:531px;bottom:423px;letter-spacing:-0.11px;}
#t1o_4788{left:531px;bottom:406px;letter-spacing:-0.11px;}
#t1p_4788{left:189px;bottom:382px;}
#t1q_4788{left:531px;bottom:382px;letter-spacing:-0.14px;}
#t1r_4788{left:189px;bottom:357px;letter-spacing:-0.12px;}
#t1s_4788{left:531px;bottom:357px;letter-spacing:-0.15px;}
#t1t_4788{left:531px;bottom:336px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1u_4788{left:70px;bottom:309px;letter-spacing:-0.14px;}
#t1v_4788{left:69px;bottom:290px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1w_4788{left:145px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_4788{left:231px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1y_4788{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_4788{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t20_4788{left:226px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t21_4788{left:459px;bottom:1046px;letter-spacing:-0.16px;}
#t22_4788{left:642px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t23_4788{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t24_4788{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4788{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4788{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4788{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4788{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4788{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4788{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4788{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4788" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4788Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4788" style="-webkit-user-select: none;"><object width="935" height="1210" data="4788/4788.svg" type="image/svg+xml" id="pdf4788" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4788" class="t s1_4788">2-266 </span><span id="t2_4788" class="t s1_4788">Vol. 4 </span>
<span id="t3_4788" class="t s2_4788">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4788" class="t s3_4788">Table 2-35 lists MSRs that are specific to Intel Core M processors and 5th Generation Intel Core Processors. </span>
<span id="t5_4788" class="t s4_4788">9 </span><span id="t6_4788" class="t s4_4788">Reserved, must be zero. </span>
<span id="t7_4788" class="t s4_4788">10 </span><span id="t8_4788" class="t s4_4788">TSCEn </span>
<span id="t9_4788" class="t s4_4788">11 </span><span id="ta_4788" class="t s4_4788">DisRETC </span>
<span id="tb_4788" class="t s4_4788">12 </span><span id="tc_4788" class="t s4_4788">Reserved, must be zero. </span>
<span id="td_4788" class="t s4_4788">13 </span><span id="te_4788" class="t s4_4788">Reserved; writing 0 will #GP if also setting TraceEn. </span>
<span id="tf_4788" class="t s4_4788">63:14 </span><span id="tg_4788" class="t s4_4788">Reserved, must be zero. </span>
<span id="th_4788" class="t s4_4788">571H </span><span id="ti_4788" class="t s4_4788">1393 </span><span id="tj_4788" class="t s4_4788">IA32_RTIT_STATUS </span><span id="tk_4788" class="t s4_4788">Thread </span><span id="tl_4788" class="t s4_4788">Tracing Status Register (R/W) </span>
<span id="tm_4788" class="t s4_4788">0 </span><span id="tn_4788" class="t s4_4788">Reserved, writes ignored. </span>
<span id="to_4788" class="t s4_4788">1 </span><span id="tp_4788" class="t s4_4788">ContexEn, writes ignored. </span>
<span id="tq_4788" class="t s4_4788">2 </span><span id="tr_4788" class="t s4_4788">TriggerEn, writes ignored. </span>
<span id="ts_4788" class="t s4_4788">3 </span><span id="tt_4788" class="t s4_4788">Reserved </span>
<span id="tu_4788" class="t s4_4788">4 </span><span id="tv_4788" class="t s4_4788">Error (R/W) </span>
<span id="tw_4788" class="t s4_4788">5 </span><span id="tx_4788" class="t s4_4788">Stopped </span>
<span id="ty_4788" class="t s4_4788">63:6 </span><span id="tz_4788" class="t s4_4788">Reserved, must be zero. </span>
<span id="t10_4788" class="t s4_4788">572H </span><span id="t11_4788" class="t s4_4788">1394 </span><span id="t12_4788" class="t s4_4788">IA32_RTIT_CR3_MATCH </span><span id="t13_4788" class="t s4_4788">THREAD </span><span id="t14_4788" class="t s4_4788">Trace Filter CR3 Match Register (R/W) </span>
<span id="t15_4788" class="t s4_4788">4:0 </span><span id="t16_4788" class="t s4_4788">Reserved </span>
<span id="t17_4788" class="t s4_4788">63:5 </span><span id="t18_4788" class="t s4_4788">CR3[63:5] value to match. </span>
<span id="t19_4788" class="t s4_4788">620H </span><span id="t1a_4788" class="t s4_4788">1568 </span><span id="t1b_4788" class="t s4_4788">MSR UNCORE_RATIO_LIMIT </span><span id="t1c_4788" class="t s4_4788">Package </span><span id="t1d_4788" class="t s4_4788">Uncore Ratio Limit (R/W) </span>
<span id="t1e_4788" class="t s4_4788">Out of reset, the min_ratio and max_ratio fields </span>
<span id="t1f_4788" class="t s4_4788">represent the widest possible range of uncore </span>
<span id="t1g_4788" class="t s4_4788">frequencies. Writing to these fields allows software to </span>
<span id="t1h_4788" class="t s4_4788">control the minimum and the maximum frequency that </span>
<span id="t1i_4788" class="t s4_4788">hardware will select. </span>
<span id="t1j_4788" class="t s4_4788">63:15 </span><span id="t1k_4788" class="t s4_4788">Reserved </span>
<span id="t1l_4788" class="t s4_4788">14:8 </span><span id="t1m_4788" class="t s4_4788">MIN_RATIO </span>
<span id="t1n_4788" class="t s4_4788">Writing to this field controls the minimum possible </span>
<span id="t1o_4788" class="t s4_4788">ratio of the LLC/Ring. </span>
<span id="t1p_4788" class="t s4_4788">7 </span><span id="t1q_4788" class="t s4_4788">Reserved </span>
<span id="t1r_4788" class="t s4_4788">6:0 </span><span id="t1s_4788" class="t s4_4788">MAX_RATIO </span>
<span id="t1t_4788" class="t s4_4788">This field is used to limit the max ratio of the LLC/Ring. </span>
<span id="t1u_4788" class="t s5_4788">NOTES: </span>
<span id="t1v_4788" class="t s3_4788">1. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0]. </span>
<span id="t1w_4788" class="t s6_4788">Table 2-34. </span><span id="t1x_4788" class="t s6_4788">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t1y_4788" class="t s7_4788">Register </span>
<span id="t1z_4788" class="t s7_4788">Address </span><span id="t20_4788" class="t s7_4788">Register Name / Bit Fields </span><span id="t21_4788" class="t s7_4788">Scope </span><span id="t22_4788" class="t s7_4788">Bit Description </span>
<span id="t23_4788" class="t s7_4788">Hex </span><span id="t24_4788" class="t s7_4788">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
