# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 08:36:42  June 10, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CPLD_TK-Pie_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name TOP_LEVEL_ENTITY CPLD_TK_Pie
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:36:42  JUNE 10, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name VHDL_FILE CPLD_TK_Pie.vhd
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 100
set_location_assignment PIN_99 -to BUS_RD
set_location_assignment PIN_100 -to BUS_WR
set_location_assignment PIN_44 -to GPIO[13]
set_location_assignment PIN_48 -to GPIO[12]
set_location_assignment PIN_47 -to GPIO[6]
set_location_assignment PIN_51 -to GPIO[1]
set_location_assignment PIN_57 -to GPIO[10]
set_location_assignment PIN_50 -to GPIO[0]
set_location_assignment PIN_52 -to GPIO[7]
set_location_assignment PIN_53 -to GPIO[11]
set_location_assignment PIN_55 -to GPIO[9]
set_location_assignment PIN_54 -to GPIO[8]
set_location_assignment PIN_49 -to GPIO[5]
set_location_assignment PIN_70 -to GPIO[18]
set_location_assignment PIN_69 -to GPIO[17]
set_location_assignment PIN_71 -to GPIO[15]
set_location_assignment PIN_72 -to GPIO[4]
set_location_assignment PIN_73 -to GPIO[14]
set_location_assignment PIN_74 -to GPIO[3]
set_location_assignment PIN_15 -to BUS_A[10]
set_location_assignment PIN_16 -to BUS_A[11]
set_location_assignment PIN_75 -to GPIO[2]
set_location_assignment PIN_8 -to BUS_A[9]
set_location_assignment PIN_7 -to BUS_A[8]
set_location_assignment PIN_5 -to BUS_A[4]
set_location_assignment PIN_4 -to BUS_A[5]
set_location_assignment PIN_3 -to BUS_A[6]
set_location_assignment PIN_2 -to BUS_A[7]
set_location_assignment PIN_1 -to BUS_RESET
set_location_assignment PIN_6 -to BUS_ROMCS
set_location_assignment PIN_95 -to BUS_A[3]
set_location_assignment PIN_96 -to BUS_D[4]
set_location_assignment PIN_91 -to BUS_A[2]
set_location_assignment PIN_89 -to BUS_A[1]
set_location_assignment PIN_87 -to BUS_A[0]
set_location_assignment PIN_83 -to BUS_D[7]
set_location_assignment PIN_88 -to BUS_D[6]
set_location_assignment PIN_90 -to BUS_D[5]
set_location_assignment PIN_92 -to BUS_D[3]
set_location_assignment PIN_86 -to BUS_D[2]
set_location_assignment PIN_85 -to BUS_D[1]
set_location_assignment PIN_84 -to BUS_D[0]
set_location_assignment PIN_98 -to BUS_IORQ
set_location_assignment PIN_97 -to BUS_MRQ
set_location_assignment PIN_41 -to GPIO[20]
set_location_assignment PIN_42 -to GPIO[19]
set_location_assignment PIN_43 -to GPIO[16]
set_location_assignment PIN_78 -to BUS_A[15]
set_location_assignment PIN_77 -to BUS_A[14]
set_location_assignment PIN_82 -to BUS_A[13]
set_location_assignment PIN_81 -to BUS_A[12]
set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS OFF
set_location_assignment PIN_40 -to GPIO_26
set_location_assignment PIN_39 -to GPIO_21
set_location_assignment PIN_66 -to GPIO_22
set_location_assignment PIN_67 -to GPIO_23
set_location_assignment PIN_58 -to GPIO_24
set_location_assignment PIN_56 -to GPIO_25
set_location_assignment PIN_68 -to GPIO_27
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_17 -to BURSTGATE
set_location_assignment PIN_18 -to M1
set_location_assignment PIN_62 -to CLK
set_location_assignment PIN_21 -to CLKCPU_OUT