// Seed: 1998240067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_2(
      id_4, id_6, id_7
  );
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  uwire id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri0 id_4;
  assign id_4 = 1;
endmodule
