--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml ledDriver_LedStrip.twx ledDriver_LedStrip.ncd -o
ledDriver_LedStrip.twr ledDriver_LedStrip.pcf

Design file:              ledDriver_LedStrip.ncd
Physical constraint file: ledDriver_LedStrip.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
New_Pixel      |    1.459(R)|      SLOW  |   -0.488(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<0> |    0.942(R)|      FAST  |   -0.305(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<1> |    0.785(R)|      FAST  |   -0.080(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<2> |    0.443(R)|      FAST  |    0.385(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<3> |    0.758(R)|      FAST  |   -0.001(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<4> |    0.632(R)|      FAST  |    0.177(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<5> |    0.983(R)|      FAST  |   -0.380(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<6> |    0.557(R)|      FAST  |    0.169(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<7> |    0.653(R)|      FAST  |    0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<8> |    0.570(R)|      FAST  |    0.207(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<9> |    0.741(R)|      FAST  |   -0.036(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<10>|    0.735(R)|      FAST  |   -0.006(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<11>|    0.667(R)|      FAST  |    0.072(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<12>|    0.537(R)|      FAST  |    0.241(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<13>|    0.728(R)|      FAST  |   -0.009(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<14>|    0.697(R)|      FAST  |    0.029(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<15>|    0.676(R)|      FAST  |    0.056(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<16>|    0.564(R)|      FAST  |    0.169(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<17>|    0.835(R)|      FAST  |   -0.165(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<18>|    0.860(R)|      FAST  |   -0.224(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<19>|    0.592(R)|      FAST  |    0.176(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<20>|    0.779(R)|      FAST  |   -0.056(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<21>|    0.903(R)|      FAST  |   -0.215(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<22>|    0.797(R)|      FAST  |   -0.100(R)|      SLOW  |clk_BUFGP         |   0.000|
Pixel_value<23>|    0.541(R)|      FAST  |    0.236(R)|      SLOW  |clk_BUFGP         |   0.000|
Reset_Leds     |    1.820(R)|      SLOW  |   -0.527(R)|      SLOW  |clk_BUFGP         |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LEDS_out    |         6.771(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
busy_signal |         6.757(R)|      SLOW  |         3.479(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.569|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 21 03:33:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



