// Seed: 4217294199
module module_0 (
    input tri0 id_0,
    input wire id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply0 id_12#(
        .id_16(-1),
        .id_17(1),
        .id_18(1)
    ),
    input supply0 id_13,
    input tri id_14
);
  struct packed {
    logic   id_19;
    id_20   id_21;
    logic   id_22;
    struct packed {logic id_23;} [1 'b0 : -1 'h0] id_24;
    integer id_25;
  } id_26 = id_7;
  assign id_26.id_24 = -1;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign modCall_1.id_0 = 0;
  logic id_27;
  ;
  always $signed(18);
  ;
endmodule
