Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May  3 12:37:16 2025
| Host         : shivanshu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file syncCnt_timing_summary_routed.rpt -pb syncCnt_timing_summary_routed.pb -rpx syncCnt_timing_summary_routed.rpx -warn_on_violation
| Design       : syncCnt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 4.124ns (61.583%)  route 2.572ns (38.417%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[1]/Q
                         net (fo=4, routed)           2.572     2.991    cnt_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     6.696 r  cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.696    cnt[1]
    E19                                                               r  cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.961ns (65.290%)  route 2.106ns (34.710%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[0]/Q
                         net (fo=5, routed)           2.106     2.562    cnt_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.066 r  cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.066    cnt[0]
    U16                                                               r  cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.100ns (68.459%)  route 1.889ns (31.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cnt_reg[3]/Q
                         net (fo=2, routed)           1.889     2.308    cnt_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     5.989 r  cnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.989    cnt[3]
    V19                                                               r  cnt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 3.957ns (67.833%)  route 1.876ns (32.167%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[2]/Q
                         net (fo=3, routed)           1.876     2.332    cnt_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.833 r  cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.833    cnt[2]
    U19                                                               r  cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.886ns  (logic 1.616ns (55.988%)  route 1.270ns (44.012%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=3, routed)           1.270     2.734    up_IBUF
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.152     2.886 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.886    cnt[3]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 1.588ns (55.557%)  route 1.270ns (44.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=3, routed)           1.270     2.734    up_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.124     2.858 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.858    cnt[2]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.630ns  (logic 1.582ns (60.150%)  route 1.048ns (39.850%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=3, routed)           1.048     2.512    up_IBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.118     2.630 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.630    cnt[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 1.461ns (56.121%)  route 1.143ns (43.879%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.143     2.604    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 1.461ns (56.121%)  route 1.143ns (43.879%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.143     2.604    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 1.461ns (56.121%)  route 1.143ns (43.879%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.143     2.604    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.183ns (48.049%)  route 0.198ns (51.951%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    cnt_OBUF[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.042     0.381 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    cnt[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.455%)  route 0.198ns (51.545%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    cnt_OBUF[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    cnt[0]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.116%)  route 0.226ns (54.884%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=5, routed)           0.226     0.367    cnt_OBUF[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.412 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    cnt[2]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.116%)  route 0.226ns (54.884%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=5, routed)           0.226     0.367    cnt_OBUF[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.412 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.412    cnt[3]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.229ns (34.443%)  route 0.437ns (65.557%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.666    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.229ns (34.443%)  route 0.437ns (65.557%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.666    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.229ns (34.443%)  route 0.437ns (65.557%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.666    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.229ns (34.443%)  route 0.437ns (65.557%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.666    rst_IBUF
    SLICE_X0Y16          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.343ns (75.861%)  route 0.427ns (24.139%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.427     0.568    cnt_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.771 r  cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.771    cnt[2]
    U19                                                               r  cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.391ns (75.970%)  route 0.440ns (24.030%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.440     0.568    cnt_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.831 r  cnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.831    cnt[3]
    V19                                                               r  cnt[3] (OUT)
  -------------------------------------------------------------------    -------------------





