Fitter report for sample_ledslider_top
Thu Nov 07 10:24:58 2013
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 07 10:24:58 2013      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; sample_ledslider_top                       ;
; Top-level Entity Name              ; sample_ledslider_top                       ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE6E22C8                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 560 / 6,272 ( 9 % )                        ;
;     Total combinational functions  ; 477 / 6,272 ( 8 % )                        ;
;     Dedicated logic registers      ; 308 / 6,272 ( 5 % )                        ;
; Total registers                    ; 308                                        ;
; Total pins                         ; 9 / 92 ( 10 % )                            ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; SDO Pin                                                                    ; On                                    ;                                       ;
; SCE Pin                                                                    ; On                                    ;                                       ;
; DCLK Pin                                                                   ; On                                    ;                                       ;
; Data[0] Pin                                                                ; On                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; START_LED ; Missing drive strength ;
; SCI_RXD   ; Missing drive strength ;
; SCI_TXR_N ; Missing drive strength ;
+-----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                             ;
+-----------------------------+----------------------+--------------+------------+---------------+----------------+
; Name                        ; Ignored Entity       ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+-----------------------------+----------------------+--------------+------------+---------------+----------------+
; Location                    ;                      ;              ; DCLK_OUT   ; PIN_10        ; QSF Assignment ;
; Location                    ;                      ;              ; D[0]       ; PIN_83        ; QSF Assignment ;
; Location                    ;                      ;              ; D[10]      ; PIN_142       ; QSF Assignment ;
; Location                    ;                      ;              ; D[11]      ; PIN_143       ; QSF Assignment ;
; Location                    ;                      ;              ; D[12]      ; PIN_144       ; QSF Assignment ;
; Location                    ;                      ;              ; D[13]      ; PIN_1         ; QSF Assignment ;
; Location                    ;                      ;              ; D[14]      ; PIN_2         ; QSF Assignment ;
; Location                    ;                      ;              ; D[15]      ; PIN_3         ; QSF Assignment ;
; Location                    ;                      ;              ; D[16]      ; PIN_42        ; QSF Assignment ;
; Location                    ;                      ;              ; D[17]      ; PIN_43        ; QSF Assignment ;
; Location                    ;                      ;              ; D[18]      ; PIN_46        ; QSF Assignment ;
; Location                    ;                      ;              ; D[19]      ; PIN_51        ; QSF Assignment ;
; Location                    ;                      ;              ; D[1]       ; PIN_84        ; QSF Assignment ;
; Location                    ;                      ;              ; D[20]      ; PIN_52        ; QSF Assignment ;
; Location                    ;                      ;              ; D[21]      ; PIN_53        ; QSF Assignment ;
; Location                    ;                      ;              ; D[22]      ; PIN_54        ; QSF Assignment ;
; Location                    ;                      ;              ; D[23]      ; PIN_55        ; QSF Assignment ;
; Location                    ;                      ;              ; D[24]      ; PIN_64        ; QSF Assignment ;
; Location                    ;                      ;              ; D[25]      ; PIN_65        ; QSF Assignment ;
; Location                    ;                      ;              ; D[26]      ; PIN_77        ; QSF Assignment ;
; Location                    ;                      ;              ; D[27]      ; PIN_80        ; QSF Assignment ;
; Location                    ;                      ;              ; D[2]       ; PIN_85        ; QSF Assignment ;
; Location                    ;                      ;              ; D[3]       ; PIN_86        ; QSF Assignment ;
; Location                    ;                      ;              ; D[4]       ; PIN_87        ; QSF Assignment ;
; Location                    ;                      ;              ; D[5]       ; PIN_115       ; QSF Assignment ;
; Location                    ;                      ;              ; D[6]       ; PIN_128       ; QSF Assignment ;
; Location                    ;                      ;              ; D[7]       ; PIN_129       ; QSF Assignment ;
; Location                    ;                      ;              ; D[8]       ; PIN_136       ; QSF Assignment ;
; Location                    ;                      ;              ; D[9]       ; PIN_141       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[0]   ; PIN_106       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[10]  ; PIN_110       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[11]  ; PIN_70        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[1]   ; PIN_104       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[2]   ; PIN_103       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[3]   ; PIN_100       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[4]   ; PIN_76        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[5]   ; PIN_75        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[6]   ; PIN_74        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[7]   ; PIN_73        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[8]   ; PIN_72        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_A[9]   ; PIN_71        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_BA[0]  ; PIN_112       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_BA[1]  ; PIN_111       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_CAS_N  ; PIN_120       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_CKE    ; PIN_68        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_CLK    ; PIN_67        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_CS_N   ; PIN_113       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQM[0] ; PIN_124       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQM[1] ; PIN_66        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[0]  ; PIN_138       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[10] ; PIN_58        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[11] ; PIN_50        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[12] ; PIN_49        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[13] ; PIN_44        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[14] ; PIN_39        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[15] ; PIN_38        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[1]  ; PIN_137       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[2]  ; PIN_135       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[3]  ; PIN_133       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[4]  ; PIN_132       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[5]  ; PIN_127       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[6]  ; PIN_126       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[7]  ; PIN_125       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[8]  ; PIN_60        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_DQ[9]  ; PIN_59        ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_RAS_N  ; PIN_114       ; QSF Assignment ;
; Location                    ;                      ;              ; SDR_WE_N   ; PIN_121       ; QSF Assignment ;
; SDO Pin                     ;                      ;              ; EPCS_ASDO  ; ON            ; QSF Assignment ;
; SCE Pin                     ;                      ;              ; EPCS_CSO_N ; ON            ; QSF Assignment ;
; DCLK Pin                    ;                      ;              ; EPCS_DCLK  ; ON            ; QSF Assignment ;
; Data[0] Pin                 ;                      ;              ; EPCS_DATA0 ; ON            ; QSF Assignment ;
; Fast Input Register         ; sample_ledslider_top ;              ; SDR_DQ*    ; ON            ; QSF Assignment ;
; Fast Output Register        ; sample_ledslider_top ;              ; SDR_*      ; ON            ; QSF Assignment ;
; Fast Output Enable Register ; sample_ledslider_top ;              ; SDR_DQ*    ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor       ; sample_ledslider_top ;              ; EPCS_*     ; ON            ; QSF Assignment ;
+-----------------------------+----------------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 808 ) ; 0.00 % ( 0 / 808 )         ; 0.00 % ( 0 / 808 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 808 ) ; 0.00 % ( 0 / 808 )         ; 0.00 % ( 0 / 808 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 802 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/output_files/sample_ledslider_top.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 560 / 6,272 ( 9 % ) ;
;     -- Combinational with no register       ; 252                 ;
;     -- Register only                        ; 83                  ;
;     -- Combinational with a register        ; 225                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 241                 ;
;     -- 3 input functions                    ; 106                 ;
;     -- <=2 input functions                  ; 130                 ;
;     -- Register only                        ; 83                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 415                 ;
;     -- arithmetic mode                      ; 62                  ;
;                                             ;                     ;
; Total registers*                            ; 308 / 6,684 ( 5 % ) ;
;     -- Dedicated logic registers            ; 308 / 6,272 ( 5 % ) ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 40 / 392 ( 10 % )   ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 9 / 92 ( 10 % )     ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )       ;
;                                             ;                     ;
; Global signals                              ; 2                   ;
; M9Ks                                        ; 0 / 30 ( 0 % )      ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global clocks                               ; 2 / 10 ( 20 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%        ;
; Peak interconnect usage (total/H/V)         ; 5% / 5% / 5%        ;
; Maximum fan-out                             ; 229                 ;
; Highest non-global fan-out                  ; 106                 ;
; Total fan-out                               ; 2636                ;
; Average fan-out                             ; 3.04                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 560 / 6272 ( 9 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 252                ; 0                              ;
;     -- Register only                        ; 83                 ; 0                              ;
;     -- Combinational with a register        ; 225                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 241                ; 0                              ;
;     -- 3 input functions                    ; 106                ; 0                              ;
;     -- <=2 input functions                  ; 130                ; 0                              ;
;     -- Register only                        ; 83                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 415                ; 0                              ;
;     -- arithmetic mode                      ; 62                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 308                ; 0                              ;
;     -- Dedicated logic registers            ; 308 / 6272 ( 5 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 40 / 392 ( 10 % )  ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 8                  ; 1                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )    ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 2633               ; 3                              ;
;     -- Registered Connections               ; 1020               ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 5                  ; 0                              ;
;     -- Output Ports                         ; 3                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50  ; 23    ; 1        ; 0            ; 11           ; 7            ; 202                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RESET_N   ; 31    ; 2        ; 0            ; 7            ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_RXR_N ; 28    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_SCLK  ; 32    ; 2        ; 0            ; 6            ; 14           ; 106                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_TXD   ; 34    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; SCI_RXD   ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCI_TXR_N ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[12] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; START_LED ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                  ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; START_LED        ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; ~ALTERA_nCEO~    ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 2 / 11 ( 18 % ) ; 3.3V          ; --           ;
; 2        ; 6 / 8 ( 75 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 3.3V          ; --           ;
; 4        ; 1 / 14 ( 7 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                       ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                       ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK_50                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SCI_RXR_N                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; SCI_TXR_N                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 31       ; 36         ; 2        ; RESET_N                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; SCI_SCLK                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 33       ; 40         ; 2        ; SCI_RXD                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 34       ; 41         ; 2        ; SCI_TXD                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; SDR_A[12]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; START_LED                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name     ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sample_ledslider_top                                                                                             ; 560 (12)    ; 308 (9)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 9    ; 0            ; 252 (3)      ; 83 (0)            ; 225 (13)         ; |sample_ledslider_top                                                                                                                                                                                                                                                      ; work             ;
;    |pwm_control_core:u0|                                                                                          ; 548 (0)     ; 299 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 249 (0)      ; 83 (0)            ; 216 (0)          ; |sample_ledslider_top|pwm_control_core:u0                                                                                                                                                                                                                                  ; pwm_control_core ;
;       |altera_reset_controller:rst_controller|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |sample_ledslider_top|pwm_control_core:u0|altera_reset_controller:rst_controller                                                                                                                                                                                           ; pwm_control_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                ; pwm_control_core ;
;       |physicaloid_avalonmm_bridge:physicaloid_bridge|                                                            ; 470 (0)     ; 255 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (0)      ; 76 (0)            ; 180 (0)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge                                                                                                                                                                                   ; pwm_control_core ;
;          |altera_avalon_packets_to_master:inst_pk2trans|                                                          ; 279 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 8 (0)             ; 88 (0)           ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans                                                                                                                                     ; pwm_control_core ;
;             |packets_to_master:p2m|                                                                               ; 279 (279)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (183)    ; 8 (8)             ; 88 (88)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m                                                                                                               ; pwm_control_core ;
;          |altera_avalon_st_bytes_to_packets:inst_by2pk|                                                           ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk                                                                                                                                      ; pwm_control_core ;
;          |altera_avalon_st_packets_to_bytes:inst_pk2by|                                                           ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by                                                                                                                                      ; pwm_control_core ;
;          |physicaloid_bytes_to_scif:inst_by2scif|                                                                 ; 152 (60)    ; 140 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 68 (27)           ; 73 (26)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif                                                                                                                                            ; pwm_control_core ;
;             |physicaloid_scif_infifo:inst_infifo|                                                                 ; 93 (0)      ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 41 (0)            ; 47 (0)           ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                                                                                                        ; pwm_control_core ;
;                |dcfifo:dcfifo_component|                                                                          ; 93 (0)      ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 41 (0)            ; 47 (0)           ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component                                                                                ; work             ;
;                   |dcfifo_l5n1:auto_generated|                                                                    ; 93 (12)     ; 86 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 41 (6)            ; 47 (4)           ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated                                                     ; work             ;
;                      |a_gray2bin_ogb:wrptr_g_gray2bin|                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin                     ; work             ;
;                      |a_gray2bin_ogb:ws_dgrp_gray2bin|                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin                     ; work             ;
;                      |a_graycounter_jjc:wrptr_g1p|                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p                         ; work             ;
;                      |a_graycounter_n57:rdptr_g1p|                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p                         ; work             ;
;                      |alt_synch_pipe_ckd:rs_dgwp|                                                                 ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp                          ; work             ;
;                         |dffpipe_bd9:dffpipe9|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9     ; work             ;
;                      |alt_synch_pipe_dkd:ws_dgrp|                                                                 ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 0 (0)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp                          ; work             ;
;                         |dffpipe_cd9:dffpipe13|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13    ; work             ;
;                      |altsyncram_pn81:fifo_ram|                                                                   ; 58 (55)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 24 (24)           ; 30 (13)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram                            ; work             ;
;                         |decode_d87:address_decoder|                                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder ; work             ;
;                         |mux_t28:output_mux|                                                                      ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux         ; work             ;
;                      |cmpr_966:rdempty_eq_comp|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp                            ; work             ;
;                      |cmpr_966:wrfull_eq_comp|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:wrfull_eq_comp                             ; work             ;
;                      |dffpipe_ad9:ws_brp|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp                                  ; work             ;
;                      |dffpipe_ad9:ws_bwp|                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp                                  ; work             ;
;       |pwm_control_core_mm_interconnect_0:mm_interconnect_0|                                                      ; 68 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 3 (0)             ; 33 (0)           ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                             ; pwm_control_core ;
;          |altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; pwm_control_core ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                ; pwm_control_core ;
;          |altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent| ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent                                                                      ; pwm_control_core ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                     ; pwm_control_core ;
;          |altera_merlin_slave_translator:pwmdata_s1_translator|                                                   ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator                                                                                                                        ; pwm_control_core ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 4 (4)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                               ; pwm_control_core ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                       ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_addr_router:addr_router|                                             ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router                                                                                                                  ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                            ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                ; pwm_control_core ;
;       |pwm_control_core_pwmdata:pwmdata|                                                                          ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 13 (13)          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata                                                                                                                                                                                                 ; pwm_control_core ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; START_LED ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCI_RXD   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCI_TXR_N ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET_N   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SCI_SCLK  ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; SCI_RXR_N ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SCI_TXD   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                                                                                                                                                                                            ;                   ;         ;
; RESET_N                                                                                                                                                                                                                                                             ;                   ;         ;
;      - pwmout_reg                                                                                                                                                                                                                                                   ; 0                 ; 6       ;
;      - pwmcounter_reg[0]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[1]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[2]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[3]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[4]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[5]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[6]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwmcounter_reg[7]                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                ; 0                 ; 6       ;
;      - pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; 0                 ; 6       ;
;      - pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; 0                 ; 6       ;
; SCI_SCLK                                                                                                                                                                                                                                                            ;                   ;         ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; 0                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; 1                 ; 0       ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ; 0                 ; 0       ;
; SCI_RXR_N                                                                                                                                                                                                                                                           ;                   ;         ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg~0                                                                                                                                      ; 1                 ; 6       ;
; SCI_TXD                                                                                                                                                                                                                                                             ;                   ;         ;
;      - pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]~0                                                                                                                                 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                            ; PIN_23             ; 202     ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; RESET_N                                                                                                                                                                                                                                                             ; PIN_31             ; 12      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; SCI_SCLK                                                                                                                                                                                                                                                            ; PIN_32             ; 106     ; Clock        ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                       ; FF_X13_Y18_N9      ; 229     ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]~18                                                                                                               ; LCCOMB_X13_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]~12                                                                                                               ; LCCOMB_X13_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]~11                                                                                                               ; LCCOMB_X13_Y17_N16 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]~10                                                                                                                ; LCCOMB_X13_Y17_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|always1~0                                                                                                                    ; LCCOMB_X13_Y18_N6  ; 26      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]~18                                                                                                               ; LCCOMB_X13_Y18_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]~26                                                                                                                ; LCCOMB_X13_Y18_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~4                                                                                                            ; LCCOMB_X12_Y17_N16 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data~0                                                                                                                   ; LCCOMB_X12_Y16_N2  ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                         ; FF_X10_Y18_N27     ; 33      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                             ; FF_X10_Y18_N17     ; 18      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]~0                                                                                                               ; LCCOMB_X16_Y16_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|always2~0                                                                                                                                           ; LCCOMB_X13_Y18_N30 ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~1                                                                                                                                          ; LCCOMB_X14_Y14_N2  ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode136w[2] ; LCCOMB_X14_Y15_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode149w[2] ; LCCOMB_X14_Y15_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode157w[2] ; LCCOMB_X11_Y18_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode165w[2] ; LCCOMB_X14_Y15_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|valid_wrreq~1                                                      ; LCCOMB_X4_Y17_N10  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0                                                                                                                                           ; LCCOMB_X13_Y14_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0                                                                                                                                       ; LCCOMB_X12_Y13_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~1                                                                                                                                          ; LCCOMB_X12_Y13_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                          ; LCCOMB_X10_Y16_N24 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                 ; LCCOMB_X10_Y17_N10 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~1                                                                                                                                       ; LCCOMB_X11_Y17_N22 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|always0~1                                                                                                                                                                                                      ; LCCOMB_X10_Y16_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                          ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                      ; PIN_23        ; 202     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X13_Y18_N9 ; 229     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SCI_SCLK~input                                                                                                                                                                                                                                                      ; 106     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                         ; 33      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                         ; 28      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|always1~0                                                                                                                    ; 26      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                              ; 21      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|always2~0                                                                                                                                           ; 20      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                        ; 19      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                              ; 19      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                              ; 18      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                             ; 18      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|enable~1                                                                                                                     ; 15      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                          ; 14      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready                                                                                                                                            ; 14      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~11                                                                                                                      ; 13      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                              ; 13      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                              ; 13      ;
; RESET_N~input                                                                                                                                                                                                                                                       ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                                   ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~1                                       ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~0                                       ; 12      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg[0]                                                                                                             ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~1                                                                                                                                          ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                                   ; 12      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data~0                                                                                                                   ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[0]                      ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                              ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                          ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal6~0                                                                                                                     ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                                   ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|Equal4~0                                                                                                                                                  ; 11      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                        ; 10      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                        ; 10      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~2                                                                                                                                          ; 9       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[2]                      ; 9       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[3]                      ; 9       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                      ; 9       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[1]                      ; 9       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; 9       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]~18                                                                                                               ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode165w[2] ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode136w[2] ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode157w[2] ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode149w[2] ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|valid_wrreq~1                                                      ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0                                                                                                                                           ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]~26                                                                                                                ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]~18                                                                                                               ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0                                                                                                                                       ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]~12                                                                                                               ; 8       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                    ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~6                                                                                                                                          ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[4]                      ; 8       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]~0                                                                                                               ; 8       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|always0~1                                                                                                                                                                                                      ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~1                                                                                                                                          ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|Equal5~0                                                                                                                                                  ; 8       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~0                                                                                                                 ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                             ; 7       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                  ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                            ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[7]                      ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[6]                      ; 7       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~0                                                                                                                 ; 7       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                                      ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]~1                                                                                                                                       ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~2                                                                                                                 ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                                         ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]~0                                                                                                                                       ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                   ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]~10                                                                                                                ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                                    ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[5]                      ; 6       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~1                                                                                                                 ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                                         ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                                      ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                                      ; 6       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                             ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                                      ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                                      ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                                      ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~0                                                                                                                 ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                         ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                   ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal2~2                                                                                                                     ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]~11                                                                                                               ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~3                                                                                                                                          ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                            ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                             ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~0                                                                                                                                          ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                                     ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|enable~0                                                                                                                     ; 5       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest~0                                                                    ; 5       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]                                                                                                               ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                                      ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                            ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                            ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                                      ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|src_payload~0                                                                                                                 ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel~0                                                                                                                                      ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~3                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~1                                                                                                                 ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                              ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                              ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~1                                                                                                                                       ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                             ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                             ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                         ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                         ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                         ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                            ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~2                                                                                                                 ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]~0                                                                                                             ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~4                                                                                                                    ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                        ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                           ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                                      ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                              ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|Equal0~1                                                                                                                                            ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0                                                                                                   ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|suppress_change_dest_id~0                                                                                                                            ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                      ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                       ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~6                                                                                                                       ; 4       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[1]                                                                                                               ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                           ; 4       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                       ; 4       ;
; pwmcounter_reg[0]                                                                                                                                                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                                                                                                   ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                                  ; 4       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                                ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                                ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                             ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                             ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|src_payload~1                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~8                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                                         ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~0                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                              ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                 ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector70~0                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~2                                                                                                            ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~42                                                                                                                     ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[0]                                                                                                                   ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[1]                                                                                                                   ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1]        ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2]        ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                          ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]~9                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~5                                                                                                                                          ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[4]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~4                                                                                                                                          ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2]                                                                                                                  ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                            ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                                                   ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_valid                                                                                                                    ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                            ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector81~0                                                                                                                 ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|Equal2~0                                                                                                                                            ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                      ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                              ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                ; 3       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~10                                                                                                                      ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                           ; 3       ;
; pwmcounter_reg[7]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[6]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[5]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[4]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[3]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[2]                                                                                                                                                                                                                                                   ; 3       ;
; pwmcounter_reg[1]                                                                                                                                                                                                                                                   ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                         ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                            ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                  ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                         ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                         ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                  ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg~0                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~63                                                                                                                     ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|read_latency_shift_reg~0                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~25                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~24                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~23                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~22                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~21                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~20                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~19                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]~17                                                                                                               ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter~16                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~5                                                                                                                 ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Mux11~0                                                                                                                      ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]                                                                                                          ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~4                                                                                                                 ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~3                                                                                                                 ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~5                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~2                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~59                                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~55                                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~54                                                                                                                     ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~3                                                                                                                 ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~46                                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~45                                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~3                                                                                                                 ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|response_sink_accepted~0                                                                                                                             ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                            ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]~1                                                                                                    ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~4                                                                                                            ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~1                                                                                                            ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~1                                                                                                                 ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal2~0                                                                                                                     ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[3]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[5]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[6]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|_~0                                    ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0]        ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin|xor1                               ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_data[5]~0                                                                                                                                       ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]~1                                                                                                             ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]~8                                                                                                                ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[2]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                         ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                         ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                         ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|Equal0~0                                                                                                                                            ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|always0~2                                                                                                                                                                                                      ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                      ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                       ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|Equal3~0                                                                                                                                                  ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~9                                                                                                                       ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                                   ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~8                                                                                                                       ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                                                                                                                   ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                                                                                                                   ; 2       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~7                                                                                                                       ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[13]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[15]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[17]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[18]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[19]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[20]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[21]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[23]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[24]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[27]                                                                                                                  ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]                                                                                                                  ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[6]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[5]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[4]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[3]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[2]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[0]                                                                                                                                                                                                    ; 2       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[1]                                                                                                                                                                                                    ; 2       ;
; pwmout_reg                                                                                                                                                                                                                                                          ; 2       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder                                                             ; 1       ;
; SCI_TXD~input                                                                                                                                                                                                                                                       ; 1       ;
; SCI_RXR_N~input                                                                                                                                                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]~0                                                                                                                                        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]~7                             ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]~0                                                                                                        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]~6                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]~5                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]~4                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]~3                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]~2                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]~1                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]~0                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0]~0             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]~0                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]~0                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]~0                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg~0                                                                                                                                             ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]~0                                                                                                                                                                                                  ; 1       ;
; pwmcounter_reg[0]~21                                                                                                                                                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg~0                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]~17                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~77                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop~3                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop~2                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector66~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector58~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector50~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]~16                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]~15                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]~14                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]~5                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~11                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~10                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[7]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[6]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~9                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~8                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~10                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[6]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[5]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~7                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~9                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[5]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~6                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~8                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[4]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[3]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~5                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~4                                                                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[0]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|_~0                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~7                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[3]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[2]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~3                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~6                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[0]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector80~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg~0                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|_~1                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]~4                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]~3                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]~2                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]~1                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]~0                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~6                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[2]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[1]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data~2                                                                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[3]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[4]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[6]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[7]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|src_payload~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[5]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[1]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|readdata[2]                                                                                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char~0                                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector38~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~76                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~75                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~74                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~73                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~72                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~71                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA~0                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~70                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~69                                                                                                                     ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                            ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                   ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]~0                                                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~68                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket~1                                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket~0                                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector39~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0~0                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:wrfull_eq_comp|aneb_result_wire[0]~0                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|valid_wrreq~0                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~5                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[1]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~67                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~66                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[0]~15      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[0]~14      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~65                                                                                                                     ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~64                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~62                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~61                                                                                                                     ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[3]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector77~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~6                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[4]                                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector76~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[6]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector74~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~11                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~10                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~9                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[7]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~7                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector73~6                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~6                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[5]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector75~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector79~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector79~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector79~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector79~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector79~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[1]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|WideOr14~0                                                                                                                   ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~3                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[2]                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector78~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc~0                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel~1                                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]~0                                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector72~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector72~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop~2                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~7                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid~0                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[0]                                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg~0                                                                                                                                           ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~4                                                                                                                  ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~1                                                                                                                  ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~0                                                                                                                  ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector82~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector82~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~60                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~58                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~57                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~56                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~53                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~52                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~51                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~50                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~49                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~48                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~47                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~44                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket~1                                                                                                                                   ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket~0                                                                                                                                   ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel~1                                                                                                                                  ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel~0                                                                                                                                  ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~5                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~4                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[2]~13      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[2]~12      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[7]~11      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[7]~10      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[4]~9       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[4]~8       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[5]~7       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[5]~6       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[6]~5       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[6]~4       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[3]~3       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[3]~2       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc~0                                                                                                                                      ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~3                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses~0                                                                                                                              ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                            ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                   ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|nonposted_cmd_accepted                                                                                                                               ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~2                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]~0                                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector70~2                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector70~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~6                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~5                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|WideOr12~0                                                                                                                   ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~3                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]~0                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~43                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal2~1                                                                                                                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[7]                                                                                                                   ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[1]~1       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux|result_node[1]~0       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[1]               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_stall_emulator_b[0]               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin|xor0                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin|xor0                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin|xor1                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                       ; 1       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~4                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]                                                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector67~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector65~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector64~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector63~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector62~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector61~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector60~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector59~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector57~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]~13                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector56~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector55~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector54~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector53~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector52~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector51~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector49~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector48~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector47~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector46~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector45~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector44~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector43~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector83~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector83~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                          ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter~3                                                                                                                ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter~2                                                                                                                ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|Add0~0                                                                                                                                ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector69~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~3                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~2                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~1                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~0                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|WideOr8~0                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector68~0                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector81~1                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp|aneb_result_wire[0]~0                     ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2]         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|in_ready_0                                                                                                                   ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|op_1~0                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg~0                                                                                                                                         ; 1       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                        ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~3                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]~4                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]~3                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]~2                                                                                                                                    ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~2                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                                 ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~5                                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~4                                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~3                                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|always1~2                                                                                                                       ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|always0~0                                                                                                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~0                                                                                                                                          ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                         ; 1       ;
; pwmout_reg~0                                                                                                                                                                                                                                                        ; 1       ;
; Equal1~4                                                                                                                                                                                                                                                            ; 1       ;
; Equal1~3                                                                                                                                                                                                                                                            ; 1       ;
; Equal1~2                                                                                                                                                                                                                                                            ; 1       ;
; Equal1~1                                                                                                                                                                                                                                                            ; 1       ;
; Equal1~0                                                                                                                                                                                                                                                            ; 1       ;
; Equal0~1                                                                                                                                                                                                                                                            ; 1       ;
; Equal0~0                                                                                                                                                                                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                               ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                         ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]~14                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]~13                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]~12                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]~15                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]~11                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]~10                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]~9                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]~8                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]~7                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]~6                                                                                                                 ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]~5                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]~4                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]~3                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]~2                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]~1                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~30                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~29                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~28                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~27                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~26                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~25                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~24                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~23                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~22                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~21                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~20                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~19                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~18                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~17                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~16                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~15                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~14                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~13                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~12                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~11                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~10                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~9                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~8                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~7                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~6                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~5                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~4                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~3                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~2                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~1                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add3~0                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]~0                                                                                                                ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~30                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~29                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~28                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~27                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~26                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~25                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~24                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~23                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~22                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~21                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~20                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~19                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~18                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~17                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~16                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~15                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~14                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~13                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~12                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~11                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~10                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~9                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~8                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~7                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~6                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~5                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~4                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~3                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~2                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~1                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add0~0                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~52                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~51                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~50                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~49                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~48                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~47                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~46                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~45                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~44                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~43                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~42                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~41                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~40                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~39                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~38                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~37                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~36                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~35                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~34                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~33                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~32                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~31                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~30                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~29                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~28                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~27                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~26                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~25                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~24                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~23                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~22                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~21                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~20                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~19                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~18                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~17                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~16                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~15                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~14                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~13                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~12                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~11                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~10                                                                                                                      ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~9                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~8                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~7                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~6                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~5                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~4                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~3                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~2                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~1                                                                                                                       ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Add2~0                                                                                                                       ; 1       ;
; pwmcounter_reg[7]~19                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[6]~18                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[6]~17                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[5]~16                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[5]~15                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[4]~14                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[4]~13                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[3]~12                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[3]~11                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[2]~10                                                                                                                                                                                                                                                ; 1       ;
; pwmcounter_reg[2]~9                                                                                                                                                                                                                                                 ; 1       ;
; pwmcounter_reg[1]~8                                                                                                                                                                                                                                                 ; 1       ;
; pwmcounter_reg[1]~7                                                                                                                                                                                                                                                 ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 680 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 5 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 306 / 21,816 ( 1 % )   ;
; Direct links          ; 126 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 286 / 10,320 ( 3 % )   ;
; R24 interconnects     ; 10 / 1,289 ( < 1 % )   ;
; R4 interconnects      ; 408 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.00) ; Number of LABs  (Total = 40) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 9                            ;
; 16                                          ; 23                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.35) ; Number of LABs  (Total = 40) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 32                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 14                           ;
; 1 Sync. load                       ; 2                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 6                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.05) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 5                            ;
; 25                                           ; 0                            ;
; 26                                           ; 6                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.53) ; Number of LABs  (Total = 40) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 0                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 6                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 4                            ;
; 10                                              ; 2                            ;
; 11                                              ; 2                            ;
; 12                                              ; 2                            ;
; 13                                              ; 0                            ;
; 14                                              ; 8                            ;
; 15                                              ; 2                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.93) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 3                            ;
; 15                                           ; 0                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 3                            ;
; 32                                           ; 0                            ;
; 33                                           ; 2                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 8            ; 0            ; 8            ; 0            ; 0            ; 9         ; 8            ; 0            ; 9         ; 9         ; 1            ; 0            ; 0            ; 5            ; 5            ; 1            ; 0            ; 5            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 9         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 9            ; 1            ; 9            ; 9            ; 0         ; 1            ; 9            ; 0         ; 0         ; 8            ; 9            ; 9            ; 4            ; 4            ; 8            ; 9            ; 4            ; 4            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 9            ; 0         ; 9            ; 9            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; START_LED          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_TXR_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_RXR_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Passive Serial           ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As input tri-stated      ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; SCI_SCLK             ; 2.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                      ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register ; Destination Register                                                                                                                                                                                                                                         ; Delay Added in ns ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SCI_SCLK        ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; 0.524             ;
+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "sample_ledslider_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
Info (332104): Reading SDC File: 'pwm_control_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Warning (332174): Ignored filter at peridot_top.sdc(16): *|altpll_component|auto_generated|* could not be matched with a clock
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   83.333     SCI_SCLK
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0
        Info (176357): Destination node pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~0
        Info (176357): Destination node pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~1
        Info (176357): Destination node pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DCLK_OUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_WE_N" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 31
    Info (169178): Pin SCI_SCLK uses I/O standard 3.3-V LVTTL at 32
    Info (169178): Pin SCI_RXR_N uses I/O standard 3.3-V LVTTL at 28
    Info (169178): Pin SCI_TXD uses I/O standard 3.3-V LVTTL at 34
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/output_files/sample_ledslider_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 1140 megabytes
    Info: Processing ended: Thu Nov 07 10:24:59 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/output_files/sample_ledslider_top.fit.smsg.


