var namespacevecCore =
[
    [ "backend", "namespacevecCore_1_1backend.html", "namespacevecCore_1_1backend" ],
    [ "GatherScatterImplementation", "structvecCore_1_1GatherScatterImplementation.html", null ],
    [ "GenericMaskingImplementation", "structvecCore_1_1GenericMaskingImplementation.html", null ],
    [ "GenericMaskingImplementation< T, true >", "structvecCore_1_1GenericMaskingImplementation_3_01T_00_01true_01_4.html", null ],
    [ "IndexingImplementation", "structvecCore_1_1IndexingImplementation.html", null ],
    [ "IndexingImplementation< UME::SIMD::SIMDVecMask< N > >", "structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html", "structvecCore_1_1IndexingImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4" ],
    [ "IndexingImplementation< Vc::Mask< T, Abi > >", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4.html", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4" ],
    [ "IndexingImplementation< Vc::Scalar::Mask< T > >", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1Scalar_1_1Mask_3_01T_01_4_01_4.html", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1Scalar_1_1Mask_3_01T_01_4_01_4" ],
    [ "IndexingImplementation< Vc::SimdMaskArray< T, N > >", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1IndexingImplementation_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4" ],
    [ "IteratorImplementation", "structvecCore_1_1IteratorImplementation.html", null ],
    [ "LoadStoreImplementation", "structvecCore_1_1LoadStoreImplementation.html", null ],
    [ "LoadStoreImplementation< UME::SIMD::SIMDVec_f< T, N > >", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< UME::SIMD::SIMDVec_i< T, N > >", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< UME::SIMD::SIMDVec_u< T, N > >", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< UME::SIMD::SIMDVecMask< N > >", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< Vc::Mask< T, Abi > >", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4" ],
    [ "LoadStoreImplementation< Vc::SimdArray< T, N > >", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< Vc::SimdMaskArray< T, N > >", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4" ],
    [ "LoadStoreImplementation< Vc::Vector< T, Abi > >", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4.html", "structvecCore_1_1LoadStoreImplementation_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4" ],
    [ "MaskedScalar", "classvecCore_1_1MaskedScalar.html", "classvecCore_1_1MaskedScalar" ],
    [ "MaskingImplementation", "structvecCore_1_1MaskingImplementation.html", null ],
    [ "MaskingImplementation< UME::SIMD::SIMDVec_f< T, N > >", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4" ],
    [ "MaskingImplementation< UME::SIMD::SIMDVec_i< T, N > >", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4" ],
    [ "MaskingImplementation< UME::SIMD::SIMDVec_u< T, N > >", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4" ],
    [ "MaskingImplementation< Vc::Scalar::Vector< T > >", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1Scalar_1_1Vector_3_01T_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1Scalar_1_1Vector_3_01T_01_4_01_4" ],
    [ "MaskingImplementation< Vc::SimdArray< T, N > >", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4" ],
    [ "MaskingImplementation< Vc::Vector< T, Abi > >", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4.html", "structvecCore_1_1MaskingImplementation_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4" ],
    [ "MaskingImplementation< WrappedScalar< T > >", "structvecCore_1_1MaskingImplementation_3_01WrappedScalar_3_01T_01_4_01_4.html", null ],
    [ "NumericLimits", "structvecCore_1_1NumericLimits.html", "structvecCore_1_1NumericLimits" ],
    [ "NumericLimits< bool >", "structvecCore_1_1NumericLimits_3_01bool_01_4.html", null ],
    [ "NumericLimits< char >", "structvecCore_1_1NumericLimits_3_01char_01_4.html", null ],
    [ "NumericLimits< double >", "structvecCore_1_1NumericLimits_3_01double_01_4.html", null ],
    [ "NumericLimits< float >", "structvecCore_1_1NumericLimits_3_01float_01_4.html", null ],
    [ "NumericLimits< int >", "structvecCore_1_1NumericLimits_3_01int_01_4.html", null ],
    [ "NumericLimits< long >", "structvecCore_1_1NumericLimits_3_01long_01_4.html", null ],
    [ "NumericLimits< long long >", "structvecCore_1_1NumericLimits_3_01long_01long_01_4.html", null ],
    [ "NumericLimits< short >", "structvecCore_1_1NumericLimits_3_01short_01_4.html", null ],
    [ "NumericLimits< unsigned char >", "structvecCore_1_1NumericLimits_3_01unsigned_01char_01_4.html", null ],
    [ "NumericLimits< unsigned int >", "structvecCore_1_1NumericLimits_3_01unsigned_01int_01_4.html", null ],
    [ "NumericLimits< unsigned long >", "structvecCore_1_1NumericLimits_3_01unsigned_01long_01_4.html", null ],
    [ "NumericLimits< unsigned long long >", "structvecCore_1_1NumericLimits_3_01unsigned_01long_01long_01_4.html", null ],
    [ "NumericLimits< unsigned short >", "structvecCore_1_1NumericLimits_3_01unsigned_01short_01_4.html", null ],
    [ "ScalarType", "namespacevecCore.html#structvecCore_1_1ScalarType", "namespacevecCore_structvecCore_1_1ScalarType_dup" ],
    [ "TypeTraits", "namespacevecCore.html#structvecCore_1_1TypeTraits", "namespacevecCore_structvecCore_1_1TypeTraits_dup" ],
    [ "TypeTraits< UME::SIMD::SIMDVec_f< T, N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__f_3_01T_00_01N_01_4_01_4_dup" ],
    [ "TypeTraits< UME::SIMD::SIMDVec_i< T, N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__i_3_01T_00_01N_01_4_01_4_dup" ],
    [ "TypeTraits< UME::SIMD::SIMDVec_u< T, N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVec__u_3_01T_00_01N_01_4_01_4_dup" ],
    [ "TypeTraits< UME::SIMD::SIMDVecMask< N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01UME_1_1SIMD_1_1SIMDVecMask_3_01N_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::Mask< T, Abi > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1Mask_3_01T_00_01Abi_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::Scalar::Mask< T > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1Scalar_1_1Mask_3_01T_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1Scalar_1_1Mask_3_01T_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::Scalar::Vector< T > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1Scalar_1_1Vector_3_01T_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1Scalar_1_1Vector_3_01T_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::SimdArray< T, N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1SimdArray_3_01T_00_01N_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::SimdMaskArray< T, N > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1SimdMaskArray_3_01T_00_01N_01_4_01_4_dup" ],
    [ "TypeTraits< Vc::Vector< T, Abi > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01Vc_1_1Vector_3_01T_00_01Abi_01_4_01_4_dup" ],
    [ "TypeTraits< WrappedBool >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01WrappedBool_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01WrappedBool_01_4_dup" ],
    [ "TypeTraits< WrappedScalar< T > >", "namespacevecCore.html#structvecCore_1_1TypeTraits_3_01WrappedScalar_3_01T_01_4_01_4", "namespacevecCore_structvecCore_1_1TypeTraits_3_01WrappedScalar_3_01T_01_4_01_4_dup" ],
    [ "WrappedBool", "classvecCore_1_1WrappedBool.html", "classvecCore_1_1WrappedBool" ],
    [ "WrappedScalar", "classvecCore_1_1WrappedScalar.html", "classvecCore_1_1WrappedScalar" ]
];