<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.43</td>
<td class="s6 cl rt"><a href="mod739.html#Line" > 61.58</a></td>
<td class="s3 cl rt"><a href="mod739.html#Cond" > 33.84</a></td>
<td class="s0 cl rt"><a href="mod739.html#Toggle" >  0.32</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod739.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod739.html#inst_tag_72253"  onclick="showContent('inst_tag_72253')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.IUSB2_ANA_TOP</a></td>
<td class="s3 cl rt"> 36.43</td>
<td class="s6 cl rt"><a href="mod739.html#Line" > 61.58</a></td>
<td class="s3 cl rt"><a href="mod739.html#Cond" > 33.84</a></td>
<td class="s0 cl rt"><a href="mod739.html#Toggle" >  0.32</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod739.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_72253"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_72253" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.IUSB2_ANA_TOP</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.43</td>
<td class="s6 cl rt"><a href="mod739.html#Line" > 61.58</a></td>
<td class="s3 cl rt"><a href="mod739.html#Cond" > 33.84</a></td>
<td class="s0 cl rt"><a href="mod739.html#Toggle" >  0.32</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod739.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.46</td>
<td class="s6 cl rt"> 61.58</td>
<td class="s3 cl rt"> 33.84</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1809.html#inst_tag_226529" >U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1279.html#inst_tag_146412" id="tag_urg_inst_146412">afe_sm</a></td>
<td class="s0 cl rt">  1.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod739.html" >usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>177</td><td>109</td><td>61.58</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>611</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>622</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>639</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>655</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>660</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>676</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>705</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>710</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>715</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>722</td><td>11</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>753</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>770</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>785</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>807</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>828</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>854</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>864</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>874</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>880</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>915</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>935</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>937</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>943</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>968</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>986</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>994</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1014</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1021</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1028</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1050</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1054</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1076</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>1084</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>1086</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
595                     begin
596        1/1          o_dprpu_en_delayed  &lt;=  #pullup_delay (pullup_pg == 1'b1) ? (i_dprpu1_en || i_dprpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx);
597        1/1          o_dmrpu_en_delayed  &lt;=  #pullup_delay (pullup_pg == 1'b1) ? (i_dmrpu1_en || i_dmrpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx);
598        1/1          o_dprpd_en_delayed  &lt;=  #pulldown_delay (pulldown_pg == 1'b1) ? i_dprpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx);
599        1/1          o_dmrpd_en_delayed  &lt;=  #pulldown_delay (pulldown_pg == 1'b1) ? i_dmrpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx);
600                     end
601                     wire hstx_pg;
602                     reg hstx_tristate, hstx_data_flop, LDO_VDD, hstx_480m_clock, hstx_rstn,
603                     o_hstx_dp, o_hstx_dm, o_fstx_dp, o_fstx_dm, vbus_result;
604                     wire drive_pg;
605                     parameter hstx_clk_delay = 0.4;
606                     parameter hstx_rstn_delay = 0.2;
607                     parameter hstx_drive_delay = 1;
608                     assign hstx_pg = AVDD_IO &amp;&amp; DVDD_CORE &amp;&amp; !AVSS;
609                     always_comb
610                     begin
611        1/1          if(hstx_pg &amp;&amp; LDO_VDD)
612        <font color = "red">0/1     ==>      hstx_480m_clock &lt;= #hstx_clk_delay o_pll_480m_clk;</font>
613                     else
614        1/1              hstx_480m_clock &lt;= 1'bx;
615        1/1          if(hstx_pg)
616        1/1              hstx_rstn &lt;= #hstx_rstn_delay i_hstx_en_delayed;
617                     else
618        <font color = "red">0/1     ==>      hstx_rstn &lt;= 1'bx;</font>
619                     end
620                     always@(posedge hstx_480m_clock or negedge hstx_rstn)
621                     begin
622        1/1              if(!hstx_rstn)
623                         begin
624        1/1                      hstx_tristate &lt;= 1'b1;
625        1/1                      hstx_data_flop &lt;= 1'b0;
626                         end
627                         else
628                         begin
629        <font color = "red">0/1     ==>              hstx_tristate &lt;= !i_hsdrv_en;</font>
630        <font color = "red">0/1     ==>              hstx_data_flop &lt;= i_hsddi;</font>
631                         end
632                     end
633                     assign drive_pg = (AVDD_CORE) &amp;&amp; (~AVSS) &amp;&amp; AVDD_IO;
634                     assign o_hstx_drive_supply = (drive_pg) &amp;&amp; (o_hstx_dp ^ o_hstx_dm) ;
635                     assign o_hstx_drive_strong = (drive_pg &amp;&amp; DVDD_CORE) &amp;&amp; (~o_hstx_dp &amp;&amp; ~o_hstx_dm) ;
636                     assign o_hstx_drive_supply1 = (drive_pg) &amp;&amp; (o_hstx_dp &amp;&amp; o_hstx_dm) ;
637                     always_comb
638                     begin
639        1/1          o_hstx_dp &lt;= #hstx_drive_delay  (!hstx_pg)? 1'bx :(hstx_tristate ? 1'b0: hstx_data_flop);
640        1/1          o_hstx_dm &lt;= #hstx_drive_delay  (!hstx_pg)? 1'bx :(hstx_tristate ? 1'b0: !hstx_data_flop);
641                     end
642                     wire fstx_pg, fstx_pullup_dp, fstx_pulldown_dp, fstx_drive_dp, bg_sus_pg;
643                     parameter fstx_drive_delay = 0.4;
644                     parameter fstx_pg_delay = 0.6;
645                     assign bg_sus_pg= !(o_bg_powergood &amp; i_afe_suspendm_tx);
646                     assign #fstx_pg_delay fstx_pg = (!AVSS) &amp;&amp; AVDD_IO_HV &amp;&amp; AVDD_IO ;
647                     assign #fstx_drive_delay fstx_pullup_dp = (i_lsfs_ddi &amp; !i_assert_sezero &amp; i_lsfsdrv_en) &amp; !bg_sus_pg &amp;&amp; IRCONST_PMOS_5U &amp;&amp; IRCONST_PMOS_10U &amp;&amp; i_lsfstx_en&amp;&amp; !i_chirp_mode_en;
648                     assign #fstx_drive_delay fstx_pulldown_dp = (!i_lsfs_ddi &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en) || (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero) || (i_lsfstx_en &amp;&amp; !i_lsfsdrv_en &amp;&amp; i_assert_sezero &amp;&amp; !i_hspredrv_en) || (!i_lsfstx_en &amp;&amp; !i_hspredrv_en &amp;&amp; i_assert_sezero) ||  (!i_lsfstx_en &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero);
649                     assign #0.001 o_fstx_drive_dp = fstx_pg &amp;&amp; (fstx_pullup_dp || fstx_pulldown_dp);  
650                     assign #fstx_drive_delay fstx_pullup_dm = (!i_lsfs_ddi &amp; !i_assert_sezero &amp; i_lsfsdrv_en) &amp; !bg_sus_pg &amp;&amp; IRCONST_PMOS_5U &amp;&amp; IRCONST_PMOS_10U &amp;&amp; i_lsfstx_en&amp;&amp; !i_chirp_mode_en;
651                     assign #fstx_drive_delay fstx_pulldown_dm = (i_lsfs_ddi &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en) || (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero) || (i_lsfstx_en &amp;&amp; !i_lsfsdrv_en &amp;&amp; i_assert_sezero &amp;&amp; !i_hspredrv_en) || (!i_lsfstx_en &amp;&amp; !i_hspredrv_en &amp;&amp; i_assert_sezero) ||  (!i_lsfstx_en &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero);
652                     assign #0.001 o_fstx_drive_dm = fstx_pg &amp;&amp; (fstx_pullup_dm || fstx_pulldown_dm);  
653                     initial
654                     begin
655        1/1          o_fstx_dp =1'bz; 
656        1/1          o_fstx_dm =1'bz;
657                     end
658                     always @(*)
659                     begin
660        1/1          if(fstx_pullup_dp)
661        <font color = "red">0/1     ==>     o_fstx_dp &lt;= 1'b1;</font>
662        1/1          else if(fstx_pulldown_dp)
663        <font color = "red">0/1     ==>     o_fstx_dp &lt;= 1'b0;</font>
                        MISSING_ELSE
664        1/1          if(fstx_pullup_dm)
665        <font color = "red">0/1     ==>      o_fstx_dm &lt;= 1'b1;</font>
666        1/1          else if(fstx_pulldown_dm)
667        <font color = "red">0/1     ==>      o_fstx_dm &lt;= 1'b0;</font>
                        MISSING_ELSE
668                     end
669                     wire clipper_pg, clipper_en_delayed;
670                     reg clipped_dn, clipped_dp;
671                     parameter clipper_delay = 0.8;
672                     assign clipper_pg = AVDD_IO &amp;&amp; AVDD_IO_HV &amp;&amp; (~AVSS);
673                     assign #clipper_delay clipper_en_delayed = i_afe_clipper_en;
674                     always_comb
675                     begin
676        1/1          if(clipper_pg)
677                     begin
678        1/1          if(clipper_en_delayed &amp;&amp; IRCONST_PMOS_5U)
679                     begin
680        1/1          clipped_dn &lt;= DM;
681        1/1          clipped_dp &lt;= DP;
682                     end
683                     else
684                     begin
685        1/1          clipped_dn &lt;= 1'b0;
686        1/1          clipped_dp &lt;= 1'b0;
687                     end
688                     end
689                     else
690                     begin
691        <font color = "red">0/1     ==>  clipped_dn &lt;= 1'bz;</font>
692        <font color = "red">0/1     ==>  clipped_dp &lt;= 1'bz;</font>
693                     end
694                     end
695                     wire hsrx_pg, outp, outm;
696                     reg hsrx_en_delayed;
697                     reg clk_gate_sync,clk_en ;
698                     wire [5:0] hsrx_calib_ref = 6'b101111;
699                     parameter hsrx_en_delay = 1000;
700                     parameter sampler_delay = 0.05;
701                     assign hsrx_pg = AVDD_CORE &amp;&amp; AVDD_IO &amp; !AVSS &amp;&amp; IRCONST_PMOS_5U &amp;&amp; LDO_VDD;
702                     assign #0.145 o_sampler_clk = (clk_en &amp; clkout_rx);
703                     assign {outp, outm} = hsrx_en_delayed ? {clipped_dp, clipped_dn} : 2'd0;
704                     always @(posedge clkout_rx or negedge i_rx_calib_rstn)
705        1/1          if (!i_rx_calib_rstn) 
706        1/1          clk_gate_sync &lt;= 1'b0;
707                     else
708        <font color = "red">0/1     ==>  clk_gate_sync &lt;= i_hsrx_clk_gate;</font>
709                     always @(negedge clkout_rx or negedge i_rx_calib_rstn)
710        1/1          if (!i_rx_calib_rstn) 
711        1/1          clk_en &lt;= 1'b1;
712                     else
713        1/1          clk_en &lt;= !clk_gate_sync;
714                     always @(*)
715        1/1          if(!hsrx_pg)
716        1/1          hsrx_en_delayed = 1'd z ;
717        1/1          else if(i_ana_hsrx_enable)
718        <font color = "red">0/1     ==>  hsrx_en_delayed &lt;= #hsrx_en_delay 1'd 1 ;</font>
719                     else
720        1/1          hsrx_en_delayed &lt;= 1'd 0 ;
721                       always@(posedge o_sampler_clk)
722        <font color = "red">0/1     ==>    if(~i_hsrx_calib_active)</font>
723                       begin
724        <font color = "red">0/1     ==>          if(outp ^ outm)</font>
725                             begin
726        <font color = "red">0/1     ==>          o_sampler_data &lt;= #0.040 outp;</font>
727        <font color = "red">0/1     ==>          o_hsrx_calib_comp_out &lt;= #0.040 outm;</font>
728                             end
729                             else
730                             begin
731        <font color = "red">0/1     ==>          o_sampler_data &lt;= #0.040 1'b0;</font>
732        <font color = "red">0/1     ==>          o_hsrx_calib_comp_out &lt;= #0.040 1'b1;</font>
733                             end
734                       end
735                       else
736                       begin
737        <font color = "red">0/1     ==>          if(i_hsrx_calib_code &lt; hsrx_calib_ref)</font>
738                             begin
739        <font color = "red">0/1     ==>          o_sampler_data &lt;= #0.040 1'b0;</font>
740        <font color = "red">0/1     ==>          o_hsrx_calib_comp_out &lt;= #0.040 1'b1;</font>
741                             end
742                             else
743                             begin
744        <font color = "red">0/1     ==>          o_sampler_data &lt;= #0.040 1'b1;</font>
745        <font color = "red">0/1     ==>          o_hsrx_calib_comp_out &lt;= #0.040 1'b0;</font>
746                             end
747                       end
748                     wire fsrx_pg;
749                     parameter lsfsrx_delay = 4;
750                     assign fsrx_pg= (~AVSS) &amp;&amp; AVDD_IO_HV &amp;&amp; AVDD_IO &amp;&amp; DVDD_CORE;
751                     always_comb
752                     begin
753        1/1          if(fsrx_pg)
754        1/1           if(i_lsfsrx_en &amp;&amp; !bg_sus_pg)
755        <font color = "red">0/1     ==>    if(~(clipped_dn^clipped_dp))</font>
756        <font color = "red">0/1     ==>       o_afe_lsfsrx_ana&lt;=($random)%2 ;</font>
757                       else
758        <font color = "red">0/1     ==>       o_afe_lsfsrx_ana&lt;= #lsfsrx_delay clipped_dp;</font>
759                      else
760        1/1              o_afe_lsfsrx_ana&lt;=1'b0;
761                     else
762        <font color = "red">0/1     ==>     o_afe_lsfsrx_ana&lt;=1'bx;</font>
763                     end
764                     wire serx_pg;
765                     reg serx_delayed;
766                     parameter serx_pwrup_delay = 150;
767                     parameter serx_pwrdn_delay = 0.4;
768                     assign serx_pg = DVDD_CORE &amp;&amp; AVDD_IO &amp;&amp; (~AVSS);
769                     always @*
770        1/1          if(~i_serx_en)
771        1/1          serx_delayed&lt;= 1'b0;
772                     else
773        1/1          serx_delayed &lt;= #serx_pwrup_delay i_serx_en;
774                     assign o_afe_rxdp_ana = serx_pg ? (serx_delayed) ? clipped_dp : 1'b0 : 1'bx;
775                     assign o_afe_rxdm_ana = serx_pg ? (serx_delayed) ? clipped_dn : 1'b0 : 1'bx;
776                     wire ted_pg = AVDD_IO_HV &amp;&amp; AVDD_IO &amp;&amp; AVDD_CORE;
777                     wire bias_ok_ted = i_ted_en &amp;&amp; i_ed_en &amp;&amp; IRCONST_PMOS_5U;
778                     wire bias_ok_ded = i_ted_en &amp;&amp; IRCONST_PMOS_5U;
779                     wire ted_calib = i_ted_calib_mode_up | i_ted_calib_mode_down;  
780                     wire [3:0] calib_up_ref   = $urandom_range('d1,'d14);  
781                     wire [3:0] calib_down_ref = $urandom_range('d1,'d14);  
782                     parameter ted_sq_assert_delay = 2;
783                     parameter ted_sq_deassert_delay = 6;
784                     always_comb begin
785        1/1           if(ted_pg) begin
786        1/1            if(bias_ok_ted) begin
787        <font color = "red">0/1     ==>     if(~ted_calib) begin</font>
788        <font color = "red">0/1     ==>      o_ted_comp_out_up = 1'b0;</font>
789        <font color = "red">0/1     ==>      o_ted_comp_out_down = 1'b0;</font>
790                        end
791                        else begin
792        <font color = "red">0/1     ==>       o_ted_comp_out_up = (i_ted_calib_code_up&gt;=calib_up_ref)?1'b0:1'b1;  </font>
793        <font color = "red">0/1     ==>       o_ted_comp_out_down = (i_ted_calib_code_down&gt;=calib_down_ref)?1'b0:1'b1;  </font>
794                        end
795                       end  
796                       else begin
797        1/1              o_ted_comp_out_up = 1'b0;
798        1/1              o_ted_comp_out_down = 1'b0;
799                       end
800                      end
801                      else begin
802        <font color = "red">0/1     ==>     o_ted_comp_out_up = 1'bz;</font>
803        <font color = "red">0/1     ==>     o_ted_comp_out_down = 1'bz;</font>
804                      end
805                     end
806                     always@(*) begin
807        1/1           if(ted_pg) begin
808        1/1            if(bias_ok_ted) begin
809        <font color = "red">0/1     ==>    if((clipped_dn ^ clipped_dp))</font>
810        <font color = "red">0/1     ==>     o_ted_squelch_ana &lt;= #ted_sq_assert_delay 1'b0;</font>
811                      else
812        <font color = "red">0/1     ==>     o_ted_squelch_ana &lt;= #ted_sq_deassert_delay 1'b1;</font>
813        <font color = "red">0/1     ==>     o_ded_ana &lt;= 1'b0;</font>
814                       end
815                       else begin
816        1/1             o_ted_squelch_ana &lt;= 1'b1;
817                       end             
818                      end
819                      else begin
820        <font color = "red">0/1     ==>    o_ted_squelch_ana &lt;= 1'bz;</font>
821                      end
822                     end
823                     wire [4:0] calib_ref = 5'b11011;
824                     wire   calib_pg;
825                     assign calib_pg = DVDD_CORE &amp; AVDD_IO &amp; ~AVSS &amp; IRCONST_PMOS_5U;
826                     always@(*)
827                     begin
828        1/1          if(~i_calib_pd_bias_comp)
829                     begin
830        <font color = "red">0/1     ==>   if(i_res_calib_code &gt; calib_ref)</font>
831        <font color = "red">0/1     ==>           o_res_calib_comp_out = calib_pg ? 1'b0 : 1'bz;</font>
832                      else
833        <font color = "red">0/1     ==>           o_res_calib_comp_out = calib_pg ? 1'b1 : 1'bz;</font>
834                     end
835                     else
836        1/1                   o_res_calib_comp_out = 1'b0;
837                     end
838                     reg comp_vld, VREF, INMOS_2P5U, PCAS_BIAS;
839                     wire en_dac, en_10ucurr;
840                     parameter adp_pwrup_delay = 200;
841                     parameter comp_delay = 1000;
842                     parameter VREF_delay = 1000;
843                     parameter NMOS_delay = 300;
844                     parameter adp_output_delay = 0.2;
845                     parameter vbus_drive_delay = 5;
846                     parameter vbus_result_delay = 500000;
847                     assign adp_pg = !AVSS &amp;&amp; AVDD_IO &amp;&amp; DVDD_CORE;
848                     assign id_pg =  AVDD_IO_HV &amp;&amp; (~AVSS) &amp;&amp; AVDD_IO &amp;&amp; IRCONST_PMOS_5U;
849                     assign en_dac   =       (i_adp_en &amp;&amp; i_adp_probe_en) || i_otgc_id_pullup_en || i_rid_nonfloat_src_en || 
850                                             i_rid_float_src_en || i_idm_sink_en || i_idp_sink_en || i_idm_src_en
851                                             || i_idp_src_en || i_hstx_en || i_lsfstx_en;
852                     always_comb
853                     begin
854        1/1          if(adp_pg)
855        1/1          if(en_dac &amp;&amp; IRCONST_PMOS_5U)
856        1/1          PCAS_BIAS &lt;= #adp_pwrup_delay 1'b1;
857                     else
858        1/1          PCAS_BIAS &lt;= 1'b0;
859                     else
860        <font color = "red">0/1     ==>  PCAS_BIAS &lt;= 1'bx;</font>
861                     end
862                     always_comb
863                     begin
864        1/1          if(adp_pg)
865        1/1          if(en_dac &amp;&amp; IRCONST_PMOS_5U)
866        1/1          IRCONST_PMOS_10U &lt;= #adp_pwrup_delay 1'b1;
867                     else
868        1/1          IRCONST_PMOS_10U &lt;= 1'b0;
869                     else
870        <font color = "red">0/1     ==>  IRCONST_PMOS_10U &lt;= 1'bx;</font>
871                     end
872                     always @(VBUS)
873                     begin
874        1/1          comp_vld  &lt;= 1'b 0 ;
875        1/1          if(VBUS)
876        <font color = "red">0/1     ==>  comp_vld  &lt;= #comp_delay adp_pg ;</font>
                        MISSING_ELSE
877                     end
878                     always @(o_bg_powergood)
879                     begin
880        1/1          VREF       &lt;= 1'b 0 ;
881        1/1          INMOS_2P5U &lt;= 1'd 0 ;
882        1/1          if(IRCONST_PMOS_5U)
883                     begin
884        1/1          VREF       &lt;= #VREF_delay adp_pg &amp;&amp; o_bg_powergood ;
885        1/1          INMOS_2P5U &lt;= #NMOS_delay adp_pg &amp;&amp; o_bg_powergood ;
886                     end
                        MISSING_ELSE
887                     end
888                     assign id_drive = (i_rid_float_src_en | i_otgc_id_pullup_en | i_rid_nonfloat_src_en) &amp;&amp; (i_rid_float_src_en |
889                                     i_otgc_id_pullup_en) &amp;&amp; PCAS_BIAS &amp;&amp; id_pg;
890                     assign id_clipped = ( id_pg &amp;&amp; ID ); 
891                     assign v_adpp =INMOS_2P5U ? (i_adp_en &amp;&amp; i_adp_probe_en &amp;&amp; VREF ? comp_vld : 1'b0 ): 1'b0;
892                     assign v_adps =INMOS_2P5U ? (i_adp_en &amp;&amp; i_adp_sense_en &amp;&amp; VREF ? comp_vld : 1'b0 ) :1'b0;
893                     assign v_iddig = INMOS_2P5U ? (i_otgc_id_pullup_en &amp;&amp; VREF  ? id_clipped : 1'b0) :1'b0 ;
894                     assign v_sess_vld = INMOS_2P5U ? (i_otgc_absvalid_en &amp;&amp; VREF  ? comp_vld : 1'b0) :1'b0 ;
895                     assign v_vbus_vld = INMOS_2P5U ? (i_otgc_vbusvalid_en &amp;&amp; VREF  ? comp_vld : 1'b0) :1'b0 ;
896                     assign dp_vdat_sts = INMOS_2P5U ? (i_dp_vdat_ref_comp_en &amp;&amp; VREF  ? DP : 1'b0) :1'b0 ;
897                     assign dm_vdat_sts = INMOS_2P5U ? (i_dm_vdat_ref_comp_en &amp;&amp; VREF  ? DM : 1'b0) :1'b0 ;
898                     assign rid_b_c_sts = INMOS_2P5U ? (i_rid_b_c_comp_en &amp;&amp; VREF  ? id_clipped : 1'b0) :1'b0 ;
899                     assign rid_float_a_sts = INMOS_2P5U ? (i_rid_float_a_comp_en &amp;&amp; VREF  ? id_clipped : 1'b0) :1'b0 ;
900                     assign #adp_output_delay  o_adp_probe_ana       = adp_pg ?      v_adpp          &amp; o_bg_powergood : 1'bz;
901                     assign #adp_output_delay  o_adp_sense_ana       = adp_pg ?      v_adps          &amp; o_bg_powergood : 1'bz;
902                     assign #adp_output_delay  o_otgc_id_ana         = adp_pg ?      v_iddig         &amp; o_bg_powergood: 1'bz;
903                     assign #adp_output_delay  o_otgc_sessvalid_ana  = adp_pg ?      v_sess_vld      &amp; o_bg_powergood: 1'bz;
904                     assign #adp_output_delay  o_otgc_vbusvalid_ana  = adp_pg ?      v_vbus_vld      &amp; o_bg_powergood: 1'bz;
905                     assign #adp_output_delay  o_dp_vdat_ref_comp_sts = adp_pg ?     dp_vdat_sts: 1'bz;
906                     assign #adp_output_delay  o_dm_vdat_ref_comp_sts = adp_pg ?     dm_vdat_sts: 1'bz;
907                     assign #adp_output_delay  o_rid_b_c_comp_sts    = adp_pg ?      rid_b_c_sts: 1'bz;
908                     assign #adp_output_delay  o_rid_float_a_comp_sts = adp_pg ?     rid_float_a_sts: 1'bz;
909                     assign vbus_pg = AVDD_IO &amp;&amp; AVDD_IO_HV &amp;&amp; (! AVSS)&amp;&amp; i_adp_en &amp; i_adp_probe_en ;
910                     assign #vbus_drive_delay charge = i_adp_source_current_en &amp;&amp; vbus_pg;
911                     assign #vbus_drive_delay discharge= i_adp_sink_current_en &amp;&amp; vbus_pg;
912                     assign vbus_drive = charge || discharge;
913                     always_comb
914                     begin
915        1/1             if(charge &amp;&amp; discharge)
916        <font color = "red">0/1     ==>        vbus_result&lt;=#1 1'bx;</font>
917        1/1             else if(charge)
918        <font color = "red">0/1     ==>        vbus_result&lt;=#vbus_result_delay 1'b1;</font>
919        1/1             else if(discharge)
920        <font color = "red">0/1     ==>        vbus_result&lt;=#vbus_result_delay 1'b0;</font>
921                        else
922        1/1                vbus_result&lt;=1'bz;
923                     end
924                     assign DP_adp = adp_pg &amp;&amp; AVDD_IO_HV ? (  i_idp_src_en ? 1'b1 : ( ( i_idp_sink_en ) ? 1'b0 : 1'bz ) ) : 1'bx ;
925                     assign DM_adp = adp_pg &amp;&amp; AVDD_IO_HV ? (  i_idm_src_en ? 1'b1 : ( ( i_idm_sink_en ) ? 1'b0 : 1'bz ) ) : 1'bx ;
926                     reg  PMOS_CURRENT_BG_OK;
927                     reg bg_ok_int;
928                     reg bg_pg_del ;
929                     wire bg_pg;
930                     parameter bg_pg_delay = 5000;
931                     assign bg_pg = (!AVSS) &amp;&amp; (AVDD_IO) &amp;&amp; (DVDD_CORE);
932                     assign bg_current = (IRCONST_PMOS_5U) &amp;&amp; (PMOS_CURRENT_BG_OK);
933                     assign o_bg_powergood = bg_ok_int;
934                     initial
935        1/1          bg_pg_del = 1'b 0 ;
936                     always @(bg_pg)
937        1/1          if (bg_pg === 1'b 1)
938        2/2          #bg_pg_delay bg_pg_del = 1'b 1 ;
939                     else
940        <font color = "red">0/1     ==>  bg_pg_del = 1'b 0 ;</font>
941                     always_comb
942                      begin
943        1/1            if(bg_pg === 1'b1 &amp;&amp; i_bg_pd === 1'b0 )
944                        begin
945        1/1                    if (!bg_pg_del)
946        1/1                        IRCONST_PMOS_5U = 1'b0;
947                               else
948        1/1                        IRCONST_PMOS_5U = 1'b1;
949        1/1                   PMOS_CURRENT_BG_OK = 1'b1;
950                        end
951        1/1            else if(bg_pg === 1'bx &amp;&amp; i_bg_pd === 1'bx)
952                        begin
953        <font color = "red">0/1     ==>           PMOS_CURRENT_BG_OK = 1'bx;</font>
954        <font color = "red">0/1     ==>           IRCONST_PMOS_5U = 1'bx;</font>
955                        end
956                       else
957                        begin
958        1/1                   PMOS_CURRENT_BG_OK = 1'b0;
959        1/1                   IRCONST_PMOS_5U = 1'b0;
960                         end
961                     end
962                     assign #5500 bg_pd_bg_ok_del = i_bg_pd_bg_ok;
963                     assign #5500 bg_current_del = bg_current;
964                     assign w_bg_pd_bg_ok = bg_pd_bg_ok_del |i_bg_pd_bg_ok;
965                     assign w_bg_current = bg_current_del &amp; bg_current;
966                     always_comb
967                      begin
968        1/1            if(bg_pg === 1'b1 &amp;&amp; w_bg_pd_bg_ok === 1'b0 &amp;&amp; w_bg_current === 1'b1)
969        1/1                       bg_ok_int = 1'b1;
970        1/1            else if(bg_pg === 1'bx &amp;&amp; i_bg_pd_bg_ok === 1'bx &amp;&amp; bg_current === 1'bx)
971        <font color = "red">0/1     ==>               bg_ok_int = 1'bx;</font>
972                       else
973        1/1                       bg_ok_int = 1'b0;
974                      end
975                     wire ldo_pg;
976                     wire ldo_core_en, ldo_ref_en;
977                     parameter ldo_pwrup_delay = 5000;
978                     parameter ldo_lvlshft_delay = 0.2;
979                     assign ldo_pg = AVDD_IO &amp;&amp; !AVSS &amp;&amp; AVDD_CORE;
980                     assign ref_ok = IRCONST_PMOS_5U &amp;&amp; VREF;
981                     assign #ldo_lvlshft_delay ldo_core_en= i_pll_ldo_core_en;
982                     assign #ldo_lvlshft_delay ldo_ref_en= i_pll_ldo_ref_en;
983                     reg reg_ldo_out;
984                     always_comb
985                      begin
986        1/1              if((ldo_pg &amp;&amp; ref_ok &amp;&amp; ldo_core_en) === 1'b1)
987        <font color = "red">0/1     ==>                reg_ldo_out = ldo_ref_en;</font>
988        1/1              else if((ldo_pg &amp;&amp; ref_ok &amp;&amp; ldo_core_en) === 1'bx)
989        <font color = "red">0/1     ==>                 reg_ldo_out = 1'bx;</font>
990                                 else
991        1/1                         reg_ldo_out = 1'b0;
992                      end
993                     always_comb
994        1/1          LDO_VDD &lt;= #ldo_pwrup_delay reg_ldo_out;
995                     wire pso_io_pg, pso_bar_io, AVDD_IO_SW, AVDD_CORE_SW;
996                     reg pso_bar_core, io_sw_ctrl, core_sw_ctrl;
997                     parameter p_coarse_code_len = 5 ;
998                     parameter p_fine_code_len = 4 ;
999                     parameter coarse_code_lsb = 188.5e6;    
1000                    parameter v2i_code_lsb = 9.425e6;       
1001                    parameter fine_code_lsb = 28.275e6;     
1002                    parameter p_timescale = 1e-9;           
1003                    wire pll_pg, pll_pg_int, pll_pg_del;
1004                    wire pll_bias_ok;
1005                    wire [p_coarse_code_len -1:0] pll_coarse;
1006                    wire [p_coarse_code_len -1:0] pll_v2i;
1007                    wire [p_fine_code_len -1:0] pll_fine;
1008                    reg w_clkout_rx;
1009                    reg [2:0] count_pll ; 
1010                    real vco_freq = 3.36e9;
1011                    real w_vco_freq = 3.36e9;
1012                    real vco_per_by2 = 0.148809523809523;
1013                    always @(*)
1014       1/1           if (i_pll_pso === 1'bx)
1015       <font color = "red">0/1     ==>     pso_bar_core = 1'b0;</font>
1016                     else
1017       1/1             pso_bar_core = ~i_pll_pso;
1018                    assign pso_io_pg = AVDD_IO &amp;&amp; DVDD_CORE &amp;&amp; !AVSS;
1019                    assign #0.2 pso_bar_io = pso_io_pg ? pso_bar_core : 1'bx;
1020                    always @(*)
1021       1/1           if (pso_bar_io === 1'b0)
1022       1/1             io_sw_ctrl = AVDD_IO;
1023       1/1           else if((pso_bar_io === 1'b1))
1024       <font color = "red">0/1     ==>     io_sw_ctrl = AVSS;</font>
1025       1/1           else if (DVDD_CORE === 1'b 0 )
1026       <font color = "red">0/1     ==>     io_sw_ctrl = AVDD_CORE;</font>
                        MISSING_ELSE
1027                    always @(*)
1028       1/1           if (pso_bar_core === 1'b0)
1029       1/1             core_sw_ctrl = AVDD_CORE;
1030       1/1           else if((pso_bar_core === 1'b1))
1031       <font color = "red">0/1     ==>     core_sw_ctrl = AVSS;</font>
1032       1/1           else if (DVDD_CORE === 1'b 0 )
1033       <font color = "red">0/1     ==>     core_sw_ctrl = AVDD_IO;</font>
                        MISSING_ELSE
1034                    assign AVDD_IO_SW = io_sw_ctrl ? 1'bz :AVDD_IO;
1035                    assign AVDD_CORE_SW = core_sw_ctrl ? 1'bz :  AVDD_CORE;
1036                    assign pll_pg_int = 
1037                           (DVDD_CORE === 1'b1) &amp;&amp;
1038                           (AVDD_CORE === 1'b1) &amp;&amp; (AVSS === 1'b0) &amp;&amp;
1039                           (AVDD_CORE_SW === 1'b1) &amp;&amp; (AVDD_IO === 1'b1) &amp;&amp; 
1040                           (AVDD_IO_SW === 1'b1) &amp;&amp; (i_pll_pd === 1'b0) &amp;&amp;
1041                           (i_pll_pso ===1'b0) &amp;&amp; (i_pll_standby === 1'b0);
1042                    assign #100 pll_pg_del = pll_pg_int;
1043                    assign pll_pg = pll_pg_del &amp;&amp; pll_pg_int;
1044                    assign pll_bias_ok = (IRCONST_PMOS_5U == 1'b1) ;
1045                    assign pll_coarse = i_pll_coarse_code[p_coarse_code_len+p_fine_code_len -1:p_fine_code_len];
1046                    assign pll_v2i = i_pll_coarse_code[p_coarse_code_len+p_fine_code_len -1:p_fine_code_len];
1047                    assign pll_fine = ~i_pll_coarse_code[p_fine_code_len:0];   
1048                    always @(*)
1049                         begin
1050       1/1               w_vco_freq = (4.0 + pll_coarse)*coarse_code_lsb - pll_v2i*v2i_code_lsb - pll_fine*fine_code_lsb;
1051                        end
1052                    always @(*)
1053                    begin
1054       1/1             if (~i_pll_startloop)
1055                         begin
1056       1/1                  if(i_pll_pd !== 1'b0)
1057                            begin
1058       1/1                    vco_freq = w_vco_freq;
1059       1/1                    if(!i_afe_pll_reg1[0])
1060       1/1                    vco_per_by2 = 0.148809523809523;
1061                              else
1062       <font color = "red">0/1     ==>            vco_per_by2 = 0.83333;</font>
1063                              end
1064                            else
1065                            begin 
1066       <font color = "red">0/1     ==>            vco_freq = w_vco_freq;</font>
1067       <font color = "red">0/1     ==>            if(!i_afe_pll_reg1[0])</font>
1068       <font color = "red">0/1     ==>            vco_per_by2 = 0.148809523809523;</font>
1069                              else
1070       <font color = "red">0/1     ==>            vco_per_by2 = 0.83333;</font>
1071                            end
1072                         end
                        MISSING_ELSE
1073                    end  
1074                    always 
1075                    begin
1076       2/2             #(vco_per_by2);
1077       1/1             if (pll_pg &amp; pll_bias_ok)
1078       <font color = "red">0/1     ==>       w_clkout_rx = ~clkout_rx;</font>
1079                       else
1080       1/1               w_clkout_rx = 1'b0;
1081                    end  
1082                    assign clkout_rx_bypass = i_pll_bypass_mode ? i_refclk_for_pll : w_clkout_rx; 
1083                    initial
1084       1/1          count_pll = 3'd 0 ;
1085                       always @(posedge clkout_rx_bypass ) 
1086       <font color = "red">0/1     ==>          if (count_pll == 3'd 6)</font>
1087       <font color = "red">0/1     ==>          count_pll = 3'd 0 ;</font>
1088                            else
1089       <font color = "red">0/1     ==>          count_pll = count_pll + 3'd 1 ;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod739.html" >usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>396</td><td>134</td><td>33.84</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>396</td><td>134</td><td>33.84</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       584
 EXPRESSION (AVDD_CORE ? DVDD_CORE : 1'bx)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       585
 EXPRESSION (DVDD_CORE ? AVDD_CORE : 1'bx)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 EXPRESSION (AVDD_IO_HV &amp;&amp; ((!AVSS)) &amp;&amp; AVDD_IO &amp;&amp; o_bg_powergood &amp;&amp; DVDD_CORE)
             -----1----    ----2----    ---3---    -------4------    ----5----
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       593
 EXPRESSION (AVDD_IO &amp;&amp; ((!AVSS)) &amp;&amp; DVDD_CORE)
             ---1---    ----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       596
 EXPRESSION ((pullup_pg == 1'b1) ? (i_dprpu1_en || i_dprpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       596
 SUB-EXPRESSION (i_dprpu1_en || i_dprpu2_en)
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       596
 SUB-EXPRESSION ((pullup_pg == 1'b0) ? 1'b0 : 1'bx)
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 EXPRESSION ((pullup_pg == 1'b1) ? (i_dmrpu1_en || i_dmrpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx))
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 SUB-EXPRESSION (i_dmrpu1_en || i_dmrpu2_en)
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 SUB-EXPRESSION ((pullup_pg == 1'b0) ? 1'b0 : 1'bx)
                 ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       598
 EXPRESSION ((pulldown_pg == 1'b1) ? i_dprpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       598
 SUB-EXPRESSION ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 EXPRESSION ((pulldown_pg == 1'b1) ? i_dmrpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 SUB-EXPRESSION ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       608
 EXPRESSION (AVDD_IO &amp;&amp; DVDD_CORE &amp;&amp; ((!AVSS)))
             ---1---    ----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       611
 EXPRESSION (hstx_pg &amp;&amp; LDO_VDD)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       633
 EXPRESSION (AVDD_CORE &amp;&amp; ((~AVSS)) &amp;&amp; AVDD_IO)
             ----1----    ----2----    ---3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       634
 EXPRESSION (drive_pg &amp;&amp; ((o_hstx_dp ^ o_hstx_dm)))
             ----1---    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       635
 EXPRESSION (drive_pg &amp;&amp; DVDD_CORE &amp;&amp; ((~o_hstx_dp)) &amp;&amp; ((~o_hstx_dm)))
             ----1---    ----2----    -------3------    -------4------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       636
 EXPRESSION (drive_pg &amp;&amp; o_hstx_dp &amp;&amp; o_hstx_dm)
             ----1---    ----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION (((!hstx_pg)) ? 1'bx : (hstx_tristate ? 1'b0 : hstx_data_flop))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 SUB-EXPRESSION (hstx_tristate ? 1'b0 : hstx_data_flop)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       640
 EXPRESSION (((!hstx_pg)) ? 1'bx : (hstx_tristate ? 1'b0 : ((!hstx_data_flop))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       640
 SUB-EXPRESSION (hstx_tristate ? 1'b0 : ((!hstx_data_flop)))
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       646
 EXPRESSION (((!AVSS)) &amp;&amp; AVDD_IO_HV &amp;&amp; AVDD_IO)
             ----1----    -----2----    ---3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       647
 EXPRESSION (((((i_lsfs_ddi &amp; (!i_assert_sezero)) &amp; i_lsfsdrv_en) &amp; (!bg_sus_pg))) &amp;&amp; IRCONST_PMOS_5U &amp;&amp; IRCONST_PMOS_10U &amp;&amp; i_lsfstx_en &amp;&amp; ((!i_chirp_mode_en)))
             ----------------------------------1----------------------------------    -------2-------    --------3-------    -----4-----    ----------5---------
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 EXPRESSION 
 Number  Term
      1  (((!i_lsfs_ddi)) &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en) || 
      2  (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero) || 
      3  (i_lsfstx_en &amp;&amp; ((!i_lsfsdrv_en)) &amp;&amp; i_assert_sezero &amp;&amp; ((!i_hspredrv_en))) || 
      4  (((!i_lsfstx_en)) &amp;&amp; ((!i_hspredrv_en)) &amp;&amp; i_assert_sezero) || 
      5  (((!i_lsfstx_en)) &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero))
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 SUB-EXPRESSION (((!i_lsfs_ddi)) &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en)
                 -------1-------    -----2-----    ------3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 SUB-EXPRESSION (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero)
                 -----1-----    ------2-----    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 SUB-EXPRESSION (i_lsfstx_en &amp;&amp; ((!i_lsfsdrv_en)) &amp;&amp; i_assert_sezero &amp;&amp; ((!i_hspredrv_en)))
                 -----1-----    --------2--------    -------3-------    ---------4--------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 SUB-EXPRESSION (((!i_lsfstx_en)) &amp;&amp; ((!i_hspredrv_en)) &amp;&amp; i_assert_sezero)
                 --------1-------    ---------2--------    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       648
 SUB-EXPRESSION (((!i_lsfstx_en)) &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero)
                 --------1-------    -------2-------    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       649
 EXPRESSION (fstx_pg &amp;&amp; (fstx_pullup_dp || fstx_pulldown_dp))
             ---1---    ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       649
 SUB-EXPRESSION (fstx_pullup_dp || fstx_pulldown_dp)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       650
 EXPRESSION 
 Number  Term
      1  (((((!i_lsfs_ddi) &amp; (!i_assert_sezero)) &amp; i_lsfsdrv_en) &amp; (!bg_sus_pg))) &amp;&amp; 
      2  IRCONST_PMOS_5U &amp;&amp; 
      3  IRCONST_PMOS_10U &amp;&amp; 
      4  i_lsfstx_en &amp;&amp; 
      5  ((!i_chirp_mode_en)))
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 EXPRESSION 
 Number  Term
      1  (i_lsfs_ddi &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en) || 
      2  (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero) || 
      3  (i_lsfstx_en &amp;&amp; ((!i_lsfsdrv_en)) &amp;&amp; i_assert_sezero &amp;&amp; ((!i_hspredrv_en))) || 
      4  (((!i_lsfstx_en)) &amp;&amp; ((!i_hspredrv_en)) &amp;&amp; i_assert_sezero) || 
      5  (((!i_lsfstx_en)) &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero))
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 SUB-EXPRESSION (i_lsfs_ddi &amp;&amp; i_lsfstx_en &amp;&amp; i_lsfsdrv_en)
                 -----1----    -----2-----    ------3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 SUB-EXPRESSION (i_lsfstx_en &amp;&amp; i_lsfsdrv_en &amp;&amp; i_assert_sezero)
                 -----1-----    ------2-----    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 SUB-EXPRESSION (i_lsfstx_en &amp;&amp; ((!i_lsfsdrv_en)) &amp;&amp; i_assert_sezero &amp;&amp; ((!i_hspredrv_en)))
                 -----1-----    --------2--------    -------3-------    ---------4--------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 SUB-EXPRESSION (((!i_lsfstx_en)) &amp;&amp; ((!i_hspredrv_en)) &amp;&amp; i_assert_sezero)
                 --------1-------    ---------2--------    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 SUB-EXPRESSION (((!i_lsfstx_en)) &amp;&amp; i_chirp_mode_en &amp;&amp; i_assert_sezero)
                 --------1-------    -------2-------    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       652
 EXPRESSION (fstx_pg &amp;&amp; (fstx_pullup_dm || fstx_pulldown_dm))
             ---1---    ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       652
 SUB-EXPRESSION (fstx_pullup_dm || fstx_pulldown_dm)
                 -------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       672
 EXPRESSION (AVDD_IO &amp;&amp; AVDD_IO_HV &amp;&amp; ((~AVSS)))
             ---1---    -----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       678
 EXPRESSION (clipper_en_delayed &amp;&amp; IRCONST_PMOS_5U)
             ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       701
 EXPRESSION (AVDD_CORE &amp;&amp; ((AVDD_IO &amp; (!AVSS))) &amp;&amp; IRCONST_PMOS_5U &amp;&amp; LDO_VDD)
             ----1----    ----------2----------    -------3-------    ---4---
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       703
 EXPRESSION (hsrx_en_delayed ? ({clipped_dp, clipped_dn}) : 2'b0)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       750
 EXPRESSION (((~AVSS)) &amp;&amp; AVDD_IO_HV &amp;&amp; AVDD_IO &amp;&amp; DVDD_CORE)
             ----1----    -----2----    ---3---    ----4----
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 EXPRESSION (i_lsfsrx_en &amp;&amp; ((!bg_sus_pg)))
             -----1-----    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       768
 EXPRESSION (DVDD_CORE &amp;&amp; AVDD_IO &amp;&amp; ((~AVSS)))
             ----1----    ---2---    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       774
 EXPRESSION (serx_pg ? (serx_delayed ? clipped_dp : 1'b0) : 1'bx)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       774
 SUB-EXPRESSION (serx_delayed ? clipped_dp : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       775
 EXPRESSION (serx_pg ? (serx_delayed ? clipped_dn : 1'b0) : 1'bx)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       775
 SUB-EXPRESSION (serx_delayed ? clipped_dn : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       776
 EXPRESSION (AVDD_IO_HV &amp;&amp; AVDD_IO &amp;&amp; AVDD_CORE)
             -----1----    ---2---    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 EXPRESSION (i_ted_en &amp;&amp; i_ed_en &amp;&amp; IRCONST_PMOS_5U)
             ----1---    ---2---    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       778
 EXPRESSION (i_ted_en &amp;&amp; IRCONST_PMOS_5U)
             ----1---    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       792
 EXPRESSION ((i_ted_calib_code_up &gt;= calib_up_ref) ? 1'b0 : 1'b1)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       793
 EXPRESSION ((i_ted_calib_code_down &gt;= calib_down_ref) ? 1'b0 : 1'b1)
             --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       831
 EXPRESSION (calib_pg ? 1'b0 : 1'bz)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       833
 EXPRESSION (calib_pg ? 1'b1 : 1'bz)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       847
 EXPRESSION (((!AVSS)) &amp;&amp; AVDD_IO &amp;&amp; DVDD_CORE)
             ----1----    ---2---    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 EXPRESSION (AVDD_IO_HV &amp;&amp; ((~AVSS)) &amp;&amp; AVDD_IO &amp;&amp; IRCONST_PMOS_5U)
             -----1----    ----2----    ---3---    -------4-------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       849
 EXPRESSION 
 Number  Term
      1  (i_adp_en &amp;&amp; i_adp_probe_en) || 
      2  i_otgc_id_pullup_en || 
      3  i_rid_nonfloat_src_en || 
      4  i_rid_float_src_en || 
      5  i_idm_sink_en || 
      6  i_idp_sink_en || 
      7  i_idm_src_en || 
      8  i_idp_src_en || 
      9  i_hstx_en || 
     10  i_lsfstx_en)
</pre>
<table class="noborder">
<col span="10" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>-7-</th><th>-8-</th><th>-9-</th><th>-10-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       849
 SUB-EXPRESSION (i_adp_en &amp;&amp; i_adp_probe_en)
                 ----1---    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       855
 EXPRESSION (en_dac &amp;&amp; IRCONST_PMOS_5U)
             ---1--    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       865
 EXPRESSION (en_dac &amp;&amp; IRCONST_PMOS_5U)
             ---1--    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       884
 EXPRESSION (adp_pg &amp;&amp; o_bg_powergood)
             ---1--    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       885
 EXPRESSION (adp_pg &amp;&amp; o_bg_powergood)
             ---1--    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       888
 EXPRESSION ((((i_rid_float_src_en | i_otgc_id_pullup_en) | i_rid_nonfloat_src_en)) &amp;&amp; ((i_rid_float_src_en | i_otgc_id_pullup_en)) &amp;&amp; PCAS_BIAS &amp;&amp; id_pg)
             -----------------------------------1----------------------------------    ----------------------2---------------------    ----3----    --4--
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       890
 EXPRESSION (id_pg &amp;&amp; ID)
             --1--    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       891
 EXPRESSION (INMOS_2P5U ? ((i_adp_en &amp;&amp; i_adp_probe_en &amp;&amp; VREF) ? comp_vld : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       891
 SUB-EXPRESSION ((i_adp_en &amp;&amp; i_adp_probe_en &amp;&amp; VREF) ? comp_vld : 1'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       891
 SUB-EXPRESSION (i_adp_en &amp;&amp; i_adp_probe_en &amp;&amp; VREF)
                 ----1---    -------2------    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       892
 EXPRESSION (INMOS_2P5U ? ((i_adp_en &amp;&amp; i_adp_sense_en &amp;&amp; VREF) ? comp_vld : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       892
 SUB-EXPRESSION ((i_adp_en &amp;&amp; i_adp_sense_en &amp;&amp; VREF) ? comp_vld : 1'b0)
                 ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       892
 SUB-EXPRESSION (i_adp_en &amp;&amp; i_adp_sense_en &amp;&amp; VREF)
                 ----1---    -------2------    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       893
 EXPRESSION (INMOS_2P5U ? ((i_otgc_id_pullup_en &amp;&amp; VREF) ? id_clipped : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       893
 SUB-EXPRESSION ((i_otgc_id_pullup_en &amp;&amp; VREF) ? id_clipped : 1'b0)
                 --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       893
 SUB-EXPRESSION (i_otgc_id_pullup_en &amp;&amp; VREF)
                 ---------1---------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       894
 EXPRESSION (INMOS_2P5U ? ((i_otgc_absvalid_en &amp;&amp; VREF) ? comp_vld : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       894
 SUB-EXPRESSION ((i_otgc_absvalid_en &amp;&amp; VREF) ? comp_vld : 1'b0)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       894
 SUB-EXPRESSION (i_otgc_absvalid_en &amp;&amp; VREF)
                 ---------1--------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       895
 EXPRESSION (INMOS_2P5U ? ((i_otgc_vbusvalid_en &amp;&amp; VREF) ? comp_vld : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       895
 SUB-EXPRESSION ((i_otgc_vbusvalid_en &amp;&amp; VREF) ? comp_vld : 1'b0)
                 --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       895
 SUB-EXPRESSION (i_otgc_vbusvalid_en &amp;&amp; VREF)
                 ---------1---------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       896
 EXPRESSION (INMOS_2P5U ? ((i_dp_vdat_ref_comp_en &amp;&amp; VREF) ? DP : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       896
 SUB-EXPRESSION ((i_dp_vdat_ref_comp_en &amp;&amp; VREF) ? DP : 1'b0)
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       896
 SUB-EXPRESSION (i_dp_vdat_ref_comp_en &amp;&amp; VREF)
                 ----------1----------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       897
 EXPRESSION (INMOS_2P5U ? ((i_dm_vdat_ref_comp_en &amp;&amp; VREF) ? DM : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       897
 SUB-EXPRESSION ((i_dm_vdat_ref_comp_en &amp;&amp; VREF) ? DM : 1'b0)
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       897
 SUB-EXPRESSION (i_dm_vdat_ref_comp_en &amp;&amp; VREF)
                 ----------1----------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       898
 EXPRESSION (INMOS_2P5U ? ((i_rid_b_c_comp_en &amp;&amp; VREF) ? id_clipped : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       898
 SUB-EXPRESSION ((i_rid_b_c_comp_en &amp;&amp; VREF) ? id_clipped : 1'b0)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       898
 SUB-EXPRESSION (i_rid_b_c_comp_en &amp;&amp; VREF)
                 --------1--------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       899
 EXPRESSION (INMOS_2P5U ? ((i_rid_float_a_comp_en &amp;&amp; VREF) ? id_clipped : 1'b0) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       899
 SUB-EXPRESSION ((i_rid_float_a_comp_en &amp;&amp; VREF) ? id_clipped : 1'b0)
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       899
 SUB-EXPRESSION (i_rid_float_a_comp_en &amp;&amp; VREF)
                 ----------1----------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       900
 EXPRESSION (adp_pg ? ((v_adpp &amp; o_bg_powergood)) : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       901
 EXPRESSION (adp_pg ? ((v_adps &amp; o_bg_powergood)) : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       902
 EXPRESSION (adp_pg ? ((v_iddig &amp; o_bg_powergood)) : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       903
 EXPRESSION (adp_pg ? ((v_sess_vld &amp; o_bg_powergood)) : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       904
 EXPRESSION (adp_pg ? ((v_vbus_vld &amp; o_bg_powergood)) : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       905
 EXPRESSION (adp_pg ? dp_vdat_sts : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       906
 EXPRESSION (adp_pg ? dm_vdat_sts : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       907
 EXPRESSION (adp_pg ? rid_b_c_sts : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       908
 EXPRESSION (adp_pg ? rid_float_a_sts : 1'bz)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       909
 EXPRESSION (AVDD_IO &amp;&amp; AVDD_IO_HV &amp;&amp; ((!AVSS)) &amp;&amp; ((i_adp_en &amp; i_adp_probe_en)))
             ---1---    -----2----    ----3----    --------------4--------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       910
 EXPRESSION (i_adp_source_current_en &amp;&amp; vbus_pg)
             -----------1-----------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       911
 EXPRESSION (i_adp_sink_current_en &amp;&amp; vbus_pg)
             ----------1----------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       912
 EXPRESSION (charge || discharge)
             ---1--    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       915
 EXPRESSION (charge &amp;&amp; discharge)
             ---1--    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 EXPRESSION ((adp_pg &amp;&amp; AVDD_IO_HV) ? (i_idp_src_en ? 1'b1 : (i_idp_sink_en ? 1'b0 : 1'bz)) : 1'bx)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 SUB-EXPRESSION (adp_pg &amp;&amp; AVDD_IO_HV)
                 ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 SUB-EXPRESSION (i_idp_src_en ? 1'b1 : (i_idp_sink_en ? 1'b0 : 1'bz))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 SUB-EXPRESSION (i_idp_sink_en ? 1'b0 : 1'bz)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 EXPRESSION ((adp_pg &amp;&amp; AVDD_IO_HV) ? (i_idm_src_en ? 1'b1 : (i_idm_sink_en ? 1'b0 : 1'bz)) : 1'bx)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 SUB-EXPRESSION (adp_pg &amp;&amp; AVDD_IO_HV)
                 ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 SUB-EXPRESSION (i_idm_src_en ? 1'b1 : (i_idm_sink_en ? 1'b0 : 1'bz))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 SUB-EXPRESSION (i_idm_sink_en ? 1'b0 : 1'bz)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       931
 EXPRESSION (((!AVSS)) &amp;&amp; AVDD_IO &amp;&amp; DVDD_CORE)
             ----1----    ---2---    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       932
 EXPRESSION (IRCONST_PMOS_5U &amp;&amp; PMOS_CURRENT_BG_OK)
             -------1-------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       979
 EXPRESSION (AVDD_IO &amp;&amp; ((!AVSS)) &amp;&amp; AVDD_CORE)
             ---1---    ----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       980
 EXPRESSION (IRCONST_PMOS_5U &amp;&amp; VREF)
             -------1-------    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1018
 EXPRESSION (AVDD_IO &amp;&amp; DVDD_CORE &amp;&amp; ((!AVSS)))
             ---1---    ----2----    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1019
 EXPRESSION (pso_io_pg ? pso_bar_core : 1'bx)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1034
 EXPRESSION (io_sw_ctrl ? 1'bz : AVDD_IO)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1035
 EXPRESSION (core_sw_ctrl ? 1'bz : AVDD_CORE)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1043
 EXPRESSION (pll_pg_del &amp;&amp; pll_pg_int)
             -----1----    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1082
 EXPRESSION (i_pll_bypass_mode ? i_refclk_for_pll : w_clkout_rx)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1090
 EXPRESSION (((i_pll_pso_delay | i_pll_standby)) ? 1'b0 : (count_pll &lt; 3'd3))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1091
 EXPRESSION (((i_pll_pso_delay | i_pll_standby)) ? 1'b0 : clkout_rx_bypass)
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod739.html" >usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">158</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">940</td>
<td class="rt">3</td>
<td class="rt">0.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">470</td>
<td class="rt">3</td>
<td class="rt">0.64  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">470</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">158</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">940</td>
<td class="rt">3</td>
<td class="rt">0.32  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">470</td>
<td class="rt">3</td>
<td class="rt">0.64  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">470</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>DM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>DP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>ID</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>VBUS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>RTRIM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>TM_ANAMUX_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>vbus_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>avdd_core_powergood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dvdd_core_powergood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_refclk_for_pll</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_fb_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_div_refclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rx_calib_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_pll_480m_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_sampler_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_lane_reverse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_option_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_option_cv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb2_phy_spare_in[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb2_phy_spare_out[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_dmrpd_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dmrpu1_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dmrpu2_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dprpd_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dprpu1_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dprpu2_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_calib_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_calib_code[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_clk_gate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ana_hsrx_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ana_hsrx_enable_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsrx_en_clipper</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_suspendm_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_hsrx_calib_comp_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_sampler_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_hsddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hspredrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hstx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hstx_en_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_chirp_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_suspendm_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_hstx_boost_deemp_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_fs_edge_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_lsfs_ddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_lsfsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_lsfstx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_clipper_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_assert_sezero</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bccalib_code[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_fscalib_code[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_hscalib_code[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_lsfsrx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_afe_lsfsrx_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_serx_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_serx_bias_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_afe_rxdm_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_afe_rxdp_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_adp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_adp_probe_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_adp_sense_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_adp_sink_current_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_adp_source_current_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_adp_probe_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_adp_sense_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_pll_bypass_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_pso</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_pso_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_standby</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_coarse_code[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_pfd_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_startloop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_ldo_core_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_ldo_core_en_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_ldo_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_ldo_ref_core[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_otgc_absvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_otgc_id_pullup_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_otgc_vbusvalid_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_otgc_id_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_otgc_sessvalid_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_otgc_vbusvalid_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_idm_sink_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_idm_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_idp_sink_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_idp_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_vdm_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_vdp_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dm_vdat_ref_comp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_dp_vdat_ref_comp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_a_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_b_c_comp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_b_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_c_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_float_a_comp_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_float_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_float_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_rid_nonfloat_src_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_dm_vdat_ref_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_dp_vdat_ref_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_rid_b_c_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_rid_float_a_comp_sts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_ed_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_calib_code_up[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_calib_code_down[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_calib_mode_up</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_ted_calib_mode_down</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_ded_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ted_comp_out_up</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ted_comp_out_down</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ted_squelch_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_bg_pd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bg_pd_bg_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bg_powergood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_calib_pd_bias_comp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_res_calib_code[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_res_calib_comp_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_afe_tx_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg7[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg10[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg11[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_tx_reg12[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_rx_reg6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_pll_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bc_reg6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bg_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bg_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bg_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_bg_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_afe_calib_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_tie_low</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod739.html" >usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">188</td>
<td class="rt">94</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">584</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">585</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">774</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">775</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">891</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">892</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">893</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">894</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">895</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">896</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">897</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">898</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">899</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">900</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">901</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">902</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">903</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">904</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">905</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">906</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">907</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">908</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">924</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">925</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1019</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1034</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1035</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1082</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1090</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1091</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">596</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">597</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">598</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">599</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">611</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">622</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">639</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">660</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">664</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">705</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">710</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">715</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">722</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">753</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">770</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">785</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">807</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">828</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">854</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">864</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">875</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">882</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">915</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">937</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">943</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">968</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">986</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1014</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1021</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1028</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">1054</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1086</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
584        assign dvdd_core_powergood = AVDD_CORE ? DVDD_CORE : 1'bx;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
585        assign avdd_core_powergood = DVDD_CORE ? AVDD_CORE : 1'bx;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "green">==></font>  
                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
703        assign {outp, outm} = hsrx_en_delayed ? {clipped_dp, clipped_dn} : 2'd0;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
774        assign o_afe_rxdp_ana = serx_pg ? (serx_delayed) ? clipped_dp : 1'b0 : 1'bx;
                                           <font color = "red">-1-</font>              <font color = "green">-2-</font>   
                                                            <font color = "green">==></font>  
                                           <font color = "red">==></font>              <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
775        assign o_afe_rxdm_ana = serx_pg ? (serx_delayed) ? clipped_dn : 1'b0 : 1'bx;
                                           <font color = "red">-1-</font>              <font color = "green">-2-</font>   
                                                            <font color = "green">==></font>  
                                           <font color = "red">==></font>              <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
891        assign v_adpp =INMOS_2P5U ? (i_adp_en && i_adp_probe_en && VREF ? comp_vld : 1'b0 ): 1'b0;
                                     <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                                                           <font color = "red">==></font>  
                                     <font color = "green">==></font>                                   <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
892        assign v_adps =INMOS_2P5U ? (i_adp_en && i_adp_sense_en && VREF ? comp_vld : 1'b0 ) :1'b0;
                                     <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                                                           <font color = "red">==></font>  
                                     <font color = "green">==></font>                                   <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
893        assign v_iddig = INMOS_2P5U ? (i_otgc_id_pullup_en && VREF  ? id_clipped : 1'b0) :1'b0 ;
                                       <font color = "green">-1-</font>                             <font color = "green">-2-</font>   
                                                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>                             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
894        assign v_sess_vld = INMOS_2P5U ? (i_otgc_absvalid_en && VREF  ? comp_vld : 1'b0) :1'b0 ;
                                          <font color = "green">-1-</font>                            <font color = "green">-2-</font>   
                                                                         <font color = "green">==></font>  
                                          <font color = "green">==></font>                            <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
895        assign v_vbus_vld = INMOS_2P5U ? (i_otgc_vbusvalid_en && VREF  ? comp_vld : 1'b0) :1'b0 ;
                                          <font color = "green">-1-</font>                             <font color = "green">-2-</font>   
                                                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>                             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
896        assign dp_vdat_sts = INMOS_2P5U ? (i_dp_vdat_ref_comp_en && VREF  ? DP : 1'b0) :1'b0 ;
                                           <font color = "green">-1-</font>                               <font color = "red">-2-</font>   
                                                                             <font color = "red">==></font>  
                                           <font color = "green">==></font>                               <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
897        assign dm_vdat_sts = INMOS_2P5U ? (i_dm_vdat_ref_comp_en && VREF  ? DM : 1'b0) :1'b0 ;
                                           <font color = "green">-1-</font>                               <font color = "red">-2-</font>   
                                                                             <font color = "red">==></font>  
                                           <font color = "green">==></font>                               <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
898        assign rid_b_c_sts = INMOS_2P5U ? (i_rid_b_c_comp_en && VREF  ? id_clipped : 1'b0) :1'b0 ;
                                           <font color = "green">-1-</font>                           <font color = "red">-2-</font>   
                                                                         <font color = "red">==></font>  
                                           <font color = "green">==></font>                           <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
899        assign rid_float_a_sts = INMOS_2P5U ? (i_rid_float_a_comp_en && VREF  ? id_clipped : 1'b0) :1'b0 ;
                                               <font color = "green">-1-</font>                               <font color = "red">-2-</font>   
                                                                                 <font color = "red">==></font>  
                                               <font color = "green">==></font>                               <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
900        assign #adp_output_delay  o_adp_probe_ana       = adp_pg ?      v_adpp          & o_bg_powergood : 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
901        assign #adp_output_delay  o_adp_sense_ana       = adp_pg ?      v_adps          & o_bg_powergood : 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
902        assign #adp_output_delay  o_otgc_id_ana         = adp_pg ?      v_iddig         & o_bg_powergood: 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
903        assign #adp_output_delay  o_otgc_sessvalid_ana  = adp_pg ?      v_sess_vld      & o_bg_powergood: 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
904        assign #adp_output_delay  o_otgc_vbusvalid_ana  = adp_pg ?      v_vbus_vld      & o_bg_powergood: 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
905        assign #adp_output_delay  o_dp_vdat_ref_comp_sts = adp_pg ?     dp_vdat_sts: 1'bz;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
906        assign #adp_output_delay  o_dm_vdat_ref_comp_sts = adp_pg ?     dm_vdat_sts: 1'bz;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
907        assign #adp_output_delay  o_rid_b_c_comp_sts    = adp_pg ?      rid_b_c_sts: 1'bz;
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "green">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
908        assign #adp_output_delay  o_rid_float_a_comp_sts = adp_pg ?     rid_float_a_sts: 1'bz;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
924        assign DP_adp = adp_pg && AVDD_IO_HV ? (  i_idp_src_en ? 1'b1 : ( ( i_idp_sink_en ) ? 1'b0 : 1'bz ) ) : 1'bx ;
                                                <font color = "red">-1-</font>               <font color = "red">-2-</font>                          <font color = "red">-3-</font>      
                                                                  <font color = "red">==></font>                          <font color = "red">==></font>   
                                                <font color = "red">==></font>                                            <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
925        assign DM_adp = adp_pg && AVDD_IO_HV ? (  i_idm_src_en ? 1'b1 : ( ( i_idm_sink_en ) ? 1'b0 : 1'bz ) ) : 1'bx ;
                                                <font color = "red">-1-</font>               <font color = "red">-2-</font>                          <font color = "red">-3-</font>      
                                                                  <font color = "red">==></font>                          <font color = "red">==></font>   
                                                <font color = "red">==></font>                                            <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019       assign #0.2 pso_bar_io = pso_io_pg ? pso_bar_core : 1'bx;
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1034       assign AVDD_IO_SW = io_sw_ctrl ? 1'bz :AVDD_IO;
                                          <font color = "red">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035       assign AVDD_CORE_SW = core_sw_ctrl ? 1'bz :  AVDD_CORE;
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1082       assign clkout_rx_bypass = i_pll_bypass_mode ? i_refclk_for_pll : w_clkout_rx; 
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1090         assign o_pll_480m_clk = (i_pll_pso_delay | i_pll_standby) ? 1'b0 : count_pll < 3'd 3 ;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "green">==></font>  
                                                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1091         assign clkout_rx = (i_pll_pso_delay | i_pll_standby) ? 1'b0 : clkout_rx_bypass ;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
596        o_dprpu_en_delayed  <=  #pullup_delay (pullup_pg == 1'b1) ? (i_dprpu1_en || i_dprpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx);
                                                                     <font color = "green">-1-</font>                                                   <font color = "red">-2-</font>   
                                                                     <font color = "green">==></font>                                                   <font color = "green">==></font>   
                                                                                                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597        o_dmrpu_en_delayed  <=  #pullup_delay (pullup_pg == 1'b1) ? (i_dmrpu1_en || i_dmrpu2_en) : ((pullup_pg == 1'b0) ? 1'b0 : 1'bx);
                                                                     <font color = "green">-1-</font>                                                   <font color = "red">-2-</font>   
                                                                     <font color = "green">==></font>                                                   <font color = "green">==></font>   
                                                                                                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
598        o_dprpd_en_delayed  <=  #pulldown_delay (pulldown_pg == 1'b1) ? i_dprpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx);
                                                                         <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                                                         <font color = "green">==></font>                                   <font color = "red">==></font>   
                                                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599        o_dmrpd_en_delayed  <=  #pulldown_delay (pulldown_pg == 1'b1) ? i_dmrpd_en : ((pulldown_pg == 1'b0) ? 1'b0 : 1'bx);
                                                                         <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                                                         <font color = "green">==></font>                                   <font color = "red">==></font>   
                                                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
611        if(hstx_pg && LDO_VDD)
           <font color = "red">-1-</font>  
612            hstx_480m_clock <= #hstx_clk_delay o_pll_480m_clk;
           <font color = "red">    ==></font>
613        else
614            hstx_480m_clock <= 1'bx;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
615        if(hstx_pg)
           <font color = "red">-1-</font>  
616            hstx_rstn <= #hstx_rstn_delay i_hstx_en_delayed;
           <font color = "green">    ==></font>
617        else
618            hstx_rstn <= 1'bx;
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
622            if(!hstx_rstn)
               <font color = "red">-1-</font>  
623            begin
624                    hstx_tristate <= 1'b1;
           <font color = "green">            ==></font>
625                    hstx_data_flop <= 1'b0;
626            end
627            else
628            begin
629                    hstx_tristate <= !i_hsdrv_en;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639        o_hstx_dp <= #hstx_drive_delay  (!hstx_pg)? 1'bx :(hstx_tristate ? 1'b0: hstx_data_flop);
                                                     <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                    <font color = "green">==></font>   
                                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
640        o_hstx_dm <= #hstx_drive_delay  (!hstx_pg)? 1'bx :(hstx_tristate ? 1'b0: !hstx_data_flop);
                                                     <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
                                                     <font color = "red">==></font>                    <font color = "green">==></font>   
                                                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
660        if(fstx_pullup_dp)
           <font color = "red">-1-</font>  
661           o_fstx_dp <= 1'b1;
           <font color = "red">   ==></font>
662        else if(fstx_pulldown_dp)
                <font color = "red">-2-</font>  
663           o_fstx_dp <= 1'b0;
           <font color = "red">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
664        if(fstx_pullup_dm)
           <font color = "red">-1-</font>  
665            o_fstx_dm <= 1'b1;
           <font color = "red">    ==></font>
666        else if(fstx_pulldown_dm)
                <font color = "red">-2-</font>  
667            o_fstx_dm <= 1'b0;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
676        if(clipper_pg)
           <font color = "red">-1-</font>  
677        begin
678        if(clipper_en_delayed && IRCONST_PMOS_5U)
           <font color = "green">-2-</font>  
679        begin
680        clipped_dn <= DM;
           <font color = "green">==></font>
681        clipped_dp <= DP;
682        end
683        else
684        begin
685        clipped_dn <= 1'b0;
           <font color = "green">==></font>
686        clipped_dp <= 1'b0;
687        end
688        end
689        else
690        begin
691        clipped_dn <= 1'bz;
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
705        if (!i_rx_calib_rstn) 
           <font color = "red">-1-</font>  
706        clk_gate_sync <= 1'b0;
           <font color = "green">==></font>
707        else
708        clk_gate_sync <= i_hsrx_clk_gate;
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
710        if (!i_rx_calib_rstn) 
           <font color = "green">-1-</font>  
711        clk_en <= 1'b1;
           <font color = "green">==></font>
712        else
713        clk_en <= !clk_gate_sync;
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
715        if(!hsrx_pg)
           <font color = "green">-1-</font>  
716        hsrx_en_delayed = 1'd z ;
           <font color = "green">==></font>
717        else if(i_ana_hsrx_enable)
                <font color = "red">-2-</font>  
718        hsrx_en_delayed <= #hsrx_en_delay 1'd 1 ;
           <font color = "red">==></font>
719        else
720        hsrx_en_delayed <= 1'd 0 ;
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
722          if(~i_hsrx_calib_active)
             <font color = "red">-1-</font>  
723          begin
724                if(outp ^ outm)
                   <font color = "red">-2-</font>  
725                begin
726                o_sampler_data <= #0.040 outp;
           <font color = "red">        ==></font>
727                o_hsrx_calib_comp_out <= #0.040 outm;
728                end
729                else
730                begin
731                o_sampler_data <= #0.040 1'b0;
           <font color = "red">        ==></font>
732                o_hsrx_calib_comp_out <= #0.040 1'b1;
733                end
734          end
735          else
736          begin
737                if(i_hsrx_calib_code < hsrx_calib_ref)
                   <font color = "red">-3-</font>  
738                begin
739                o_sampler_data <= #0.040 1'b0;
           <font color = "red">        ==></font>
740                o_hsrx_calib_comp_out <= #0.040 1'b1;
741                end
742                else
743                begin
744                o_sampler_data <= #0.040 1'b1;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
753        if(fsrx_pg)
           <font color = "red">-1-</font>  
754         if(i_lsfsrx_en && !bg_sus_pg)
            <font color = "red">-2-</font>  
755          if(~(clipped_dn^clipped_dp))
             <font color = "red">-3-</font>  
756             o_afe_lsfsrx_ana<=($random)%2 ;
           <font color = "red">     ==></font>
757          else
758             o_afe_lsfsrx_ana<= #lsfsrx_delay clipped_dp;
           <font color = "red">     ==></font>
759         else
760            o_afe_lsfsrx_ana<=1'b0;
           <font color = "green">    ==></font>
761        else
762           o_afe_lsfsrx_ana<=1'bx;
           <font color = "red">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
770        if(~i_serx_en)
           <font color = "green">-1-</font>  
771        serx_delayed<= 1'b0;
           <font color = "green">==></font>
772        else
773        serx_delayed <= #serx_pwrup_delay i_serx_en;
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785         if(ted_pg) begin
            <font color = "red">-1-</font>  
786          if(bias_ok_ted) begin
             <font color = "red">-2-</font>  
787           if(~ted_calib) begin
              <font color = "red">-3-</font>  
788            o_ted_comp_out_up = 1'b0;
           <font color = "red">    ==></font>
789            o_ted_comp_out_down = 1'b0;
790           end
791           else begin
792             o_ted_comp_out_up = (i_ted_calib_code_up>=calib_up_ref)?1'b0:1'b1;  
                                                                       <font color = "red">-4-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "red">==></font>  
793             o_ted_comp_out_down = (i_ted_calib_code_down>=calib_down_ref)?1'b0:1'b1;  
                                                                             <font color = "red">-5-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "red">==></font>  
794           end
795          end  
796          else begin
797            o_ted_comp_out_up = 1'b0;
           <font color = "green">    ==></font>
798            o_ted_comp_out_down = 1'b0;
799          end
800         end
801         else begin
802           o_ted_comp_out_up = 1'bz;
           <font color = "red">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
807         if(ted_pg) begin
            <font color = "red">-1-</font>  
808          if(bias_ok_ted) begin
             <font color = "red">-2-</font>  
809          if((clipped_dn ^ clipped_dp))
             <font color = "red">-3-</font>  
810           o_ted_squelch_ana <= #ted_sq_assert_delay 1'b0;
           <font color = "red">   ==></font>
811         else
812           o_ted_squelch_ana <= #ted_sq_deassert_delay 1'b1;
           <font color = "red">   ==></font>
813           o_ded_ana <= 1'b0;
814          end
815          else begin
816           o_ted_squelch_ana <= 1'b1;
           <font color = "green">   ==></font>
817          end             
818         end
819         else begin
820          o_ted_squelch_ana <= 1'bz;
           <font color = "red">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
828        if(~i_calib_pd_bias_comp)
           <font color = "red">-1-</font>  
829        begin
830         if(i_res_calib_code > calib_ref)
            <font color = "red">-2-</font>  
831                 o_res_calib_comp_out = calib_pg ? 1'b0 : 1'bz;
                                                    <font color = "red">-3-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "red">==></font>  
832         else
833                 o_res_calib_comp_out = calib_pg ? 1'b1 : 1'bz;
                                                    <font color = "red">-4-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "red">==></font>  
834        end
835        else
836                 o_res_calib_comp_out = 1'b0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
854        if(adp_pg)
           <font color = "red">-1-</font>  
855        if(en_dac && IRCONST_PMOS_5U)
           <font color = "green">-2-</font>  
856        PCAS_BIAS <= #adp_pwrup_delay 1'b1;
           <font color = "green">==></font>
857        else
858        PCAS_BIAS <= 1'b0;
           <font color = "green">==></font>
859        else
860        PCAS_BIAS <= 1'bx;
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
864        if(adp_pg)
           <font color = "red">-1-</font>  
865        if(en_dac && IRCONST_PMOS_5U)
           <font color = "green">-2-</font>  
866        IRCONST_PMOS_10U <= #adp_pwrup_delay 1'b1;
           <font color = "green">==></font>
867        else
868        IRCONST_PMOS_10U <= 1'b0;
           <font color = "green">==></font>
869        else
870        IRCONST_PMOS_10U <= 1'bx;
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
875        if(VBUS)
           <font color = "red">-1-</font>  
876        comp_vld  <= #comp_delay adp_pg ;
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
882        if(IRCONST_PMOS_5U)
           <font color = "green">-1-</font>  
883        begin
884        VREF       <= #VREF_delay adp_pg && o_bg_powergood ;
           <font color = "green">==></font>
885        INMOS_2P5U <= #NMOS_delay adp_pg && o_bg_powergood ;
886        end
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
915           if(charge && discharge)
              <font color = "red">-1-</font>  
916              vbus_result<=#1 1'bx;
           <font color = "red">      ==></font>
917           else if(charge)
                   <font color = "red">-2-</font>  
918              vbus_result<=#vbus_result_delay 1'b1;
           <font color = "red">      ==></font>
919           else if(discharge)
                   <font color = "red">-3-</font>  
920              vbus_result<=#vbus_result_delay 1'b0;
           <font color = "red">      ==></font>
921           else
922              vbus_result<=1'bz;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
937        if (bg_pg === 1'b 1)
           <font color = "red">-1-</font>  
938        #bg_pg_delay bg_pg_del = 1'b 1 ;
           <font color = "green">==></font>
939        else
940        bg_pg_del = 1'b 0 ;
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
943          if(bg_pg === 1'b1 && i_bg_pd === 1'b0 )
             <font color = "green">-1-</font>  
944           begin
945                  if (!bg_pg_del)
                     <font color = "green">-2-</font>  
946                      IRCONST_PMOS_5U = 1'b0;
           <font color = "green">              ==></font>
947                  else
948                      IRCONST_PMOS_5U = 1'b1;
           <font color = "green">              ==></font>
949                 PMOS_CURRENT_BG_OK = 1'b1;
950           end
951          else if(bg_pg === 1'bx && i_bg_pd === 1'bx)
                  <font color = "red">-3-</font>  
952           begin
953                 PMOS_CURRENT_BG_OK = 1'bx;
           <font color = "red">         ==></font>
954                 IRCONST_PMOS_5U = 1'bx;
955           end
956          else
957           begin
958                 PMOS_CURRENT_BG_OK = 1'b0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
968          if(bg_pg === 1'b1 && w_bg_pd_bg_ok === 1'b0 && w_bg_current === 1'b1)
             <font color = "green">-1-</font>  
969                     bg_ok_int = 1'b1;
           <font color = "green">             ==></font>
970          else if(bg_pg === 1'bx && i_bg_pd_bg_ok === 1'bx && bg_current === 1'bx)
                  <font color = "red">-2-</font>  
971                     bg_ok_int = 1'bx;
           <font color = "red">             ==></font>
972          else
973                     bg_ok_int = 1'b0;
           <font color = "green">             ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
986            if((ldo_pg && ref_ok && ldo_core_en) === 1'b1)
               <font color = "red">-1-</font>  
987                      reg_ldo_out = ldo_ref_en;
           <font color = "red">              ==></font>
988            else if((ldo_pg && ref_ok && ldo_core_en) === 1'bx)
                    <font color = "red">-2-</font>  
989                       reg_ldo_out = 1'bx;
           <font color = "red">               ==></font>
990                    else
991                       reg_ldo_out = 1'b0;
           <font color = "green">               ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1014        if (i_pll_pso === 1'bx)
            <font color = "red">-1-</font>  
1015          pso_bar_core = 1'b0;
           <font color = "red">   ==></font>
1016        else
1017          pso_bar_core = ~i_pll_pso;
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1021        if (pso_bar_io === 1'b0)
            <font color = "green">-1-</font>  
1022          io_sw_ctrl = AVDD_IO;
           <font color = "green">   ==></font>
1023        else if((pso_bar_io === 1'b1))
                 <font color = "red">-2-</font>  
1024          io_sw_ctrl = AVSS;
           <font color = "red">   ==></font>
1025        else if (DVDD_CORE === 1'b 0 )
                 <font color = "red">-3-</font>  
1026          io_sw_ctrl = AVDD_CORE;
           <font color = "red">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1028        if (pso_bar_core === 1'b0)
            <font color = "green">-1-</font>  
1029          core_sw_ctrl = AVDD_CORE;
           <font color = "green">   ==></font>
1030        else if((pso_bar_core === 1'b1))
                 <font color = "red">-2-</font>  
1031          core_sw_ctrl = AVSS;
           <font color = "red">   ==></font>
1032        else if (DVDD_CORE === 1'b 0 )
                 <font color = "red">-3-</font>  
1033          core_sw_ctrl = AVDD_IO;
           <font color = "red">   ==></font>
              MISSING_ELSE
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1054          if (~i_pll_startloop)
              <font color = "green">-1-</font>  
1055            begin
1056               if(i_pll_pd !== 1'b0)
                   <font color = "red">-2-</font>  
1057               begin
1058                 vco_freq = w_vco_freq;
1059                 if(!i_afe_pll_reg1[0])
                     <font color = "red">-3-</font>  
1060                 vco_per_by2 = 0.148809523809523;
           <font color = "green">          ==></font>
1061                 else
1062                 vco_per_by2 = 0.83333;
           <font color = "red">          ==></font>
1063                 end
1064               else
1065               begin 
1066                 vco_freq = w_vco_freq;
1067                 if(!i_afe_pll_reg1[0])
                     <font color = "red">-4-</font>  
1068                 vco_per_by2 = 0.148809523809523;
           <font color = "red">          ==></font>
1069                 else
1070                 vco_per_by2 = 0.83333;
           <font color = "red">          ==></font>
1071               end
1072            end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1077          if (pll_pg & pll_bias_ok)
              <font color = "red">-1-</font>  
1078            w_clkout_rx = ~clkout_rx;
           <font color = "red">     ==></font>
1079          else
1080            w_clkout_rx = 1'b0;
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1086               if (count_pll == 3'd 6)
                   <font color = "red">-1-</font>  
1087               count_pll = 3'd 0 ;
           <font color = "red">        ==></font>
1088               else
1089               count_pll = count_pll + 3'd 1 ;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_72253">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_usb2_pma_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
