// Seed: 3955894335
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  logic id_3;
  logic id_4;
  generate
    if ({1, 1'b0, id_3}) begin
      assign id_3 = id_2;
    end else begin
      logic id_5;
    end
  endgenerate
  logic id_6, id_7;
  assign id_6 = 1'h0;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  always @(posedge 1) id_6 = id_1;
endmodule
