{
  "DESIGN_NAME": "tt_um_urish_dffram",
  "VERILOG_FILES": ["src/dffram.v"],
  "EXTRA_VERILOG_MODELS": ["src/RAM32.v"],

  "FP_PDN_CHECK_NODES": false,
  "FP_PDN_VOFFSET": 26.32,
  "FP_PDN_CFG": "pdn_cfg.tcl",
  "MAGIC_LEF_WRITE_USE_GDS": true,

  "MACROS": {
    "RAM32": {
      "instances": {
        "ram1": {
          "location": [10, 10],
          "orientation": "N"
        }
      },
      "gds": ["dir::macros/RAM32.gds"],
      "lef": ["dir::macros/RAM32.lef"],
      "nl": ["dir::macros/RAM32.nl.v"]
    }
  },

  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 497.72, 225.76],
  "FP_DEF_TEMPLATE": "dir::tt-custom-gds/tt_block_3x2_pg.def",

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clk",

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
