<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PUL_SDR_r.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Phase_accumulator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bypass_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bypass_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bypass_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bypass_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bypass_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="demodulator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="demodulator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="demodulator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="demodulator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demodulator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="demodulator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="demodulator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="demodulator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="demodulator_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="demodulator_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="demodulator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demodulator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demodulator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lpf_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lpf_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462703026" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-7950462353738718727" xil_pn:start_ts="1462703025">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462699235" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462699235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463342664" xil_pn:in_ck="-5927816390905871166" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463342664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Downloads/CA/DAC_Control.vhd"/>
      <outfile xil_pn:name="../../../../../Downloads/CA/DAC_TOP.vhd"/>
      <outfile xil_pn:name="ADC_TOP.vhd"/>
      <outfile xil_pn:name="ADC_control.vhd"/>
      <outfile xil_pn:name="NCO.vhd"/>
      <outfile xil_pn:name="NCO_tb.vhd"/>
      <outfile xil_pn:name="Phase_accumulator.vhd"/>
      <outfile xil_pn:name="SW_defined_radio.vhd"/>
      <outfile xil_pn:name="adc_tb.vhd"/>
      <outfile xil_pn:name="audio_LP_filter.vhd"/>
      <outfile xil_pn:name="audio_filter.vhd"/>
      <outfile xil_pn:name="bypass.vhd"/>
      <outfile xil_pn:name="bypass_tb.vhd"/>
      <outfile xil_pn:name="clk_prescaler.vhd"/>
      <outfile xil_pn:name="decimator.vhd"/>
      <outfile xil_pn:name="decimator_tb.vhd"/>
      <outfile xil_pn:name="demodulator_tb.vhd"/>
      <outfile xil_pn:name="lpf_tb.vhd"/>
      <outfile xil_pn:name="pha_tb.vhd"/>
      <outfile xil_pn:name="presc_tb.vhd"/>
      <outfile xil_pn:name="sinLUT_tb.vhd"/>
      <outfile xil_pn:name="sin_LUT.vhd"/>
      <outfile xil_pn:name="sin_lut_pkg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463342668" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7261684058954325539" xil_pn:start_ts="1463342668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463342668" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3918303362301089055" xil_pn:start_ts="1463342668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462703643" xil_pn:in_ck="7807365679986250605" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6339693373959873017" xil_pn:start_ts="1462703643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fir_filter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fir_filter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463342668" xil_pn:in_ck="-5927816390905871166" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463342668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Downloads/CA/DAC_Control.vhd"/>
      <outfile xil_pn:name="../../../../../Downloads/CA/DAC_TOP.vhd"/>
      <outfile xil_pn:name="ADC_TOP.vhd"/>
      <outfile xil_pn:name="ADC_control.vhd"/>
      <outfile xil_pn:name="NCO.vhd"/>
      <outfile xil_pn:name="NCO_tb.vhd"/>
      <outfile xil_pn:name="Phase_accumulator.vhd"/>
      <outfile xil_pn:name="SW_defined_radio.vhd"/>
      <outfile xil_pn:name="adc_tb.vhd"/>
      <outfile xil_pn:name="audio_LP_filter.vhd"/>
      <outfile xil_pn:name="audio_filter.vhd"/>
      <outfile xil_pn:name="bypass.vhd"/>
      <outfile xil_pn:name="bypass_tb.vhd"/>
      <outfile xil_pn:name="clk_prescaler.vhd"/>
      <outfile xil_pn:name="decimator.vhd"/>
      <outfile xil_pn:name="decimator_tb.vhd"/>
      <outfile xil_pn:name="demodulator_tb.vhd"/>
      <outfile xil_pn:name="lpf_tb.vhd"/>
      <outfile xil_pn:name="pha_tb.vhd"/>
      <outfile xil_pn:name="presc_tb.vhd"/>
      <outfile xil_pn:name="sinLUT_tb.vhd"/>
      <outfile xil_pn:name="sin_LUT.vhd"/>
      <outfile xil_pn:name="sin_lut_pkg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463342671" xil_pn:in_ck="-354470200934182425" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4329926609205962716" xil_pn:start_ts="1463342668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bypass_tb_beh.prj"/>
      <outfile xil_pn:name="bypass_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463342671" xil_pn:in_ck="-5673423694329311124" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8728424596281228887" xil_pn:start_ts="1463342671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bypass_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1463136746" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463136746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136746" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4162382447615233890" xil_pn:start_ts="1463136746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136747" xil_pn:in_ck="7807365679986250605" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6339693373959873017" xil_pn:start_ts="1463136746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136747" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4507687578819959204" xil_pn:start_ts="1463136747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136747" xil_pn:in_ck="-611349592387445892" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1463136747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136747" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5093997847633894915" xil_pn:start_ts="1463136747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463136948" xil_pn:in_ck="8123915568583846147" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2820369865417383638" xil_pn:start_ts="1463136867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="demodulator.lso"/>
      <outfile xil_pn:name="demodulator.ngc"/>
      <outfile xil_pn:name="demodulator.ngr"/>
      <outfile xil_pn:name="demodulator.prj"/>
      <outfile xil_pn:name="demodulator.stx"/>
      <outfile xil_pn:name="demodulator.syr"/>
      <outfile xil_pn:name="demodulator.xst"/>
      <outfile xil_pn:name="demodulator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
