
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version P-2019.03-SP5 for linux64 - Oct 17, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
# Filename: dc.tcl
# Author: ZHU Jingyang
# Email: jzhuak@connect.ust.hk
# Affiliation: Hong Kong University of Science and Technology
# -------------------------------------------------------------------------------
# This is the template Design Compiler script for ELEC5160/EESM5020.
################################################################################
################################################################################
# Step 0: create directories for results and reports
################################################################################
file mkdir reports; # store area, timing, power reports
file mkdir results; # store design
################################################################################
# Step 1: digital standard cell library set up
# You should specify the following paths accordingly:
# - search_path
# - target_library
# - link_library
################################################################################
set_app_var search_path ". /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM ../rtl $search_path"
. /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM ../rtl . /usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn /usr/eelocal/synopsys/syn-vp2019.03-sp5/dw/syn_ver /usr/eelocal/synopsys/syn-vp2019.03-sp5/dw/sim_ver
set_app_var target_library "NangateOpenCellLibrary_slow.db"
NangateOpenCellLibrary_slow.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $synthetic_library"
* NangateOpenCellLibrary_slow.db dw_foundation.sldb
################################################################################
# Step 2: import design
# You should specify the HDL files for your design accordingly.
# Note: the HDL files should be located in the search_path you defined above.
# Please do NOT import testbench or behavior memory model here.
################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog {bk_adder_32bit.v}
Running PRESTO HDLC
Compiling source file ../rtl/bk_adder_32bit.v
Warning:  ../rtl/bk_adder_32bit.v:11: delays for continuous assignment are ignored. (VER-173)
Warning:  ../rtl/bk_adder_32bit.v:12: delays for continuous assignment are ignored. (VER-173)
Warning:  ../rtl/bk_adder_32bit.v:19: delays for continuous assignment are ignored. (VER-173)
Warning:  ../rtl/bk_adder_32bit.v:20: delays for continuous assignment are ignored. (VER-173)
Warning:  ../rtl/bk_adder_32bit.v:322: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  ../rtl/bk_adder_32bit.v:324: The delay specification for gate instantiation is ignored. (VER-970)
Presto compilation completed successfully.
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/dw_foundation.sldb'
1
elaborate bk_adder_32bit; # top module name
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/gtech.db'
Loading db file '/usr/eelocal/synopsys/syn-vp2019.03-sp5/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../rtl/bk_adder_32bit.v:314: Out of bounds bit select c_i[31], valid bounds are [30:0]. (ELAB-312)
Presto compilation completed successfully. (bk_adder_32bit)
Elaborated 1 design.
Current design is now 'bk_adder_32bit'.
Information: Building the design 'PG_generator'. (HDL-193)
Presto compilation completed successfully. (PG_generator)
Information: Building the design 'dot_operator'. (HDL-193)
Presto compilation completed successfully. (dot_operator)
1
# store the unmapped results
write -hierarchy -format ddc -output results/bk_adder_32bit.unmapped.ddc
Writing ddc file 'results/bk_adder_32bit.unmapped.ddc'.
1
################################################################################
# Step 3: constrain your design
# You should specify the critical path, the input & output delay and the
# environment attribute of your design, so that Design Compiler can correctly
# synthesize your design with the required specfication.
################################################################################
# All the constraints are written in the following tcl script
source bk_adder_32bit.constraints.tcl
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
Warning: Can't find port 'VCLK' in design 'bk_adder_32bit'. (UID-95)
Warning: Can't find port 'VCLK' in design 'bk_adder_32bit'. (UID-95)
Warning: Can't find port 'VCLK' in design 'bk_adder_32bit'. (UID-95)
1
################################################################################
# Create default path groups
#
# Seperate these paths can help improve optimization results.
################################################################################
set ports_clock_root   [filter_collection [get_attribute [get_clocks] sources] object_class==port]
Warning: Attribute 'sources' does not exist on clock 'VCLK'. (UID-101)
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs]   ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from   [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
################################################################################
# Apply Additional Optimization Constraints
################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
################################################################################
# Check for Design Errors. It is a good habit to check the design before you run
# the synthesis.
################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     P-2019.03-SP5
Date:        Wed Apr  6 21:00:02 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Connected to power or ground (LINT-32)                          1

Nets                                                               18
    Unloaded nets (LINT-2)                                         18
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > reports/bk_adder_32bit.check_design.rpt; # dump to the file
################################################################################
# Step 4: compile the design
# There exits lots of option for compile command. Please check the manual of
# compile for further info.
################################################################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.4 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.4 |           |
============================================================================


Information: There are 19 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dot_operator_0'
  Processing 'PG_generator_0'
  Processing 'bk_adder_32bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     372.1      0.00       0.0       0.0                          
    0:00:01     372.1      0.00       0.0       0.0                          
    0:00:01     372.1      0.00       0.0       0.0                          
    0:00:01     372.1      0.00       0.0       0.0                          
    0:00:01     372.1      0.00       0.0       0.0                          
    0:00:01     288.1      0.00       0.0       0.0                          
    0:00:01     288.1      0.00       0.0       0.0                          
    0:00:01     288.1      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
    0:00:01     287.8      0.00       0.0       0.0                          
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################################
# Note: compile_ultra does not work for some open source libraries, i.e. Nangate
# since there are some cells missing for these libraries.
# Sol: use compile instead. You can use compile_ultra for the commerial library
# such TSMC45nm, which has a complete set of gates supported.
#
# compile_ultra -no_autoungroup; # keep hierarchy for the purpose of debug
################################################################################
# High-effort area optimization which improves the area without degrading the
# timing or leakage of the compiled design
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.4 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.4 |     *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_slow.db.alib'

  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     287.8      0.00       0.0       0.0                           4471.6968
Information: Removing unused design 'dot_operator_1'. (OPT-1055)
Loading db file '/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################################
# Step 5: write out final design and reports
# The files include:
# - .ddc: binary format used for subsequent Design Compiler sessions
# - .v: Verilog netlist for gate-level simulation and P&R
# - .sdf: SDF backannotated file containing gate and net latency
# - .sdc: SDC constraints for ASCII flow
################################################################################
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# Write out design
write -format verilog -hierarchy -output results/bk_adder_32bit.mapped.v
Writing verilog file '/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/bk_adder/syn/results/bk_adder_32bit.mapped.v'.
1
write -format ddc -hierarchy -output results/bk_adder_32bit.mapped.ddc
Writing ddc file 'results/bk_adder_32bit.mapped.ddc'.
1
write_sdf results/bk_adder_32bit.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/ee.ust.hk/staff/ee/bxieaf/eesm5020/bk_adder/syn/results/bk_adder_32bit.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc -nosplit results/bk_adder_32bit.mapped.sdc
1
# Generate reports
report_qor > reports/bk_adder_32bit.mapped.qor.rpt
report_timing -transition_time -nets -attribute -nosplit   > reports/bk_adder_32bit.mapped.timing.rpt
report_area -nosplit > reports/bk_adder_32bit.mapped.area.rpt
report_power -nosplit > reports/bk_adder_32bit.mapped.power.rpt
################################################################################
# Exit Design Compiler
################################################################################
exit

Thank you...
