<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_1504_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13" VARIABLE="icmp_ln13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1510_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13" VARIABLE="add_ln13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1533_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:14" VARIABLE="add_ln14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15" VARIABLE="sum" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_1" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_2" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_3" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_4" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_5" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_6" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_7" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_8" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_9" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_s" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_s" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_s" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_s" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_s" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_10" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_11" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_12" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_13" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_14" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_15" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_16" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_17" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_18" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_19" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_21" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_22" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_23" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_24" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_25" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_26" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_27" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_28" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_29" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_31" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul12_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul16_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul20_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="mul24_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="add25_30" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" VARIABLE="sum_32" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1556_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:20" VARIABLE="add_ln20" MODULE="syr2k_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_105_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11" VARIABLE="icmp_ln11" MODULE="syr2k" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_124_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22" VARIABLE="add_ln22" MODULE="syr2k" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_130_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11" VARIABLE="add_ln11" MODULE="syr2k" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="A" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="B" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="C" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
