{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 10,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clkWrapper' => 'roach2_tut_tge_cw',
    'clkWrapperFile' => 'roach2_tut_tge_cw.vhd',
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1,
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-root/cg_wk/c5e46ca2b22930f2c',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'roach2_tut_tge',
    'designFile' => 'roach2_tut_tge.vhd',
    'design_full_path' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => -1,
    'directory' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/sysgen',
    'disregard_subsystem_handles' => [
      75378.0003662109,
      76316.0001220703,
      77569.0003662109,
      78507.0001220703,
      79704.0001220703,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-root',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver_roach2_tut_tge' => 1,
        'roach2_tut_tge_cw' => 1,
      },
    },
    'fileAttributes' => {
      'cntr_11_0_060021dfe568ceb3.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_541f86689cddfa59.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_8513360a51c30657.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_c854334c91194d4e.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_d342383fb51dea0c.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_d647c64eb1ae1752.ngc' => { 'producer' => 'coregen', },
    },
    'files' => [
      'cntr_11_0_060021dfe568ceb3.ngc',
      'cntr_11_0_541f86689cddfa59.ngc',
      'cntr_11_0_c854334c91194d4e.ngc',
      'cntr_11_0_d647c64eb1ae1752.ngc',
      'cntr_11_0_8513360a51c30657.ngc',
      'cntr_11_0_d342383fb51dea0c.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'roach2_tut_tge.vhd',
      'xlpersistentdff.ngc',
      'roach2_tut_tge_cw.vhd',
      'roach2_tut_tge_cw.ucf',
      'roach2_tut_tge_cw.xdc',
      'roach2_tut_tge_cw.xcf',
      'roach2_tut_tge_cw.sdc',
    ],
    'fxdptinstalled' => 1,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 74718.0001220703,
    'generating_subsystem_handle' => 74718.0001220703,
    'generation_directory' => './roach2_tut_tge/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 74719.0001220703,
    'matlab' => '/usr/local/MATLAB/R2013b',
    'matlab_fixedpoint' => 1,
    'mdlHandle' => 74718.0001220703,
    'mdlPath' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge.mdl',
    'modelDiagnostics' => [
      {
        'count' => 2571,
        'isMask' => 0,
        'type' => 'roach2_tut_tge Total blocks',
      },
      {
        'count' => 39,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 120,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 66,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 423,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 303,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 1346,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 185,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 87,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 22,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 62,
        'isMask' => 1,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 146,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 50,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 43,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 85,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 38,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 176,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 59,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 67,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 32,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 64,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 115,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 84,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 278,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'bitsnap',
      },
      {
        'count' => 25,
        'isMask' => 1,
        'type' => 'bus_create',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'bus_expand',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'edge_detect',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'gpio',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'munge',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'pipeline',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'snapshot',
      },
      {
        'count' => 38,
        'isMask' => 1,
        'type' => 'swreg',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'ten_GbE_v2',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => 50000,
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1,
    'preserve_hierarchy' => 0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => 0,
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'sdcFile' => 'roach2_tut_tge_cw.sdc',
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 74718.0001220703,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 10,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 10,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'ce_clr' => 0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dcm_input_clock_period' => 100,
      'deprecated_control' => 'off',
      'directory' => './roach2_tut_tge/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 74719.0001220703,
      'ngc_config' => {
        'include_cf' => 0,
        'include_clockwrapper' => 1,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 74718.0001220703,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 10,
      'testbench' => 0,
      'trim_vbits' => 1,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 10,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/sysgen/sysgen',
    'trim_vbits' => 1,
    'ucfFile' => 'roach2_tut_tge_cw.ucf',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => '/tmp/sysgentmp-root',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '550275.000000 ns',
    'xcfFile' => 'roach2_tut_tge_cw.xcf',
    'xdcFile' => 'roach2_tut_tge_cw.xdc',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_dest_ip_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_dest_port_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe0_led_rx' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_led_tx' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_led_up' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_rx_bad_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_rx_data' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    '.roach2_tut_tge_gbe0_rx_dest_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe0_rx_dest_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    '.roach2_tut_tge_gbe0_rx_end_of_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_rx_overrun' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_rx_source_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe0_rx_source_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    '.roach2_tut_tge_gbe0_rx_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe0_tx_afull' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_tx_overflow' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe0_txs_ss_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe1_led_rx' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_led_tx' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_led_up' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_rx_bad_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_rx_data' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    '.roach2_tut_tge_gbe1_rx_dest_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe1_rx_dest_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    '.roach2_tut_tge_gbe1_rx_end_of_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_rx_overrun' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_rx_source_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe1_rx_source_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    '.roach2_tut_tge_gbe1_rx_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_gbe1_tx_afull' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_tx_overflow' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.roach2_tut_tge_gbe1_txs_ss_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_pkt_sim_enable_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_pkt_sim_payload_len_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_pkt_sim_period_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_rst_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.roach2_tut_tge_tx_snapshot_ss_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_linkup_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rst' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rx_ack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rx_overrun_ack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxbadctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxeofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_addr' => {
      'hdlType' => 'std_logic_vector(12 downto 0)',
      'width' => 13,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_rxvldctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_cnt_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_data' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_end_of_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_tx_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txfullctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_addr' => {
      'hdlType' => 'std_logic_vector(12 downto 0)',
      'width' => 13,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe0_txvldctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_linkup_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rst' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rx_ack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rx_overrun_ack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxbadctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxeofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_addr' => {
      'hdlType' => 'std_logic_vector(12 downto 0)',
      'width' => 13,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_rxvldctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_tx_data' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_ip' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_port' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_tx_end_of_frame' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_tx_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txfullctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txofctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_addr' => {
      'hdlType' => 'std_logic_vector(12 downto 0)',
      'width' => 13,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_gbe1_txvldctr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_led1_gbe0_up_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_led3_gbe1_up_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_addr' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
  },
  'subblocks' => {
    'roach2_tut_tge_dest_ip_user_data_out' => {
      'connections' => { 'roach2_tut_tge_dest_ip_user_data_out' => '.roach2_tut_tge_dest_ip_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_dest_ip_user_data_out',
        'ports' => {
          'roach2_tut_tge_dest_ip_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_dest_ip_roach2_tut_tge_dest_ip_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/dest_ip/roach2_tut_tge_dest_ip_user_data_out/roach2_tut_tge_dest_ip_user_data_out',
              'source_block' => 'roach2_tut_tge/dest_ip/roach2_tut_tge_dest_ip_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_dest_ip_user_data_out',
    },
    'roach2_tut_tge_dest_port_user_data_out' => {
      'connections' => { 'roach2_tut_tge_dest_port_user_data_out' => '.roach2_tut_tge_dest_port_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_dest_port_user_data_out',
        'ports' => {
          'roach2_tut_tge_dest_port_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_dest_port_roach2_tut_tge_dest_port_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/dest_port/roach2_tut_tge_dest_port_user_data_out/roach2_tut_tge_dest_port_user_data_out',
              'source_block' => 'roach2_tut_tge/dest_port/roach2_tut_tge_dest_port_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_dest_port_user_data_out',
    },
    'roach2_tut_tge_gbe0_led_rx' => {
      'connections' => { 'roach2_tut_tge_gbe0_led_rx' => '.roach2_tut_tge_gbe0_led_rx', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_led_rx',
        'ports' => {
          'roach2_tut_tge_gbe0_led_rx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_rx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_rx/roach2_tut_tge_gbe0_led_rx',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_rx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_led_rx',
    },
    'roach2_tut_tge_gbe0_led_tx' => {
      'connections' => { 'roach2_tut_tge_gbe0_led_tx' => '.roach2_tut_tge_gbe0_led_tx', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_led_tx',
        'ports' => {
          'roach2_tut_tge_gbe0_led_tx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_tx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_tx/roach2_tut_tge_gbe0_led_tx',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_tx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_led_tx',
    },
    'roach2_tut_tge_gbe0_led_up' => {
      'connections' => { 'roach2_tut_tge_gbe0_led_up' => '.roach2_tut_tge_gbe0_led_up', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_led_up',
        'ports' => {
          'roach2_tut_tge_gbe0_led_up' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_up.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_up/roach2_tut_tge_gbe0_led_up',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_up',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_led_up',
    },
    'roach2_tut_tge_gbe0_linkup_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_linkup_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_linkup_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_linkup_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_linkup_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_linkup_roach2_tut_tge_gbe0_linkup_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0_linkup/roach2_tut_tge_gbe0_linkup_user_data_in/roach2_tut_tge_gbe0_linkup_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0_linkup/roach2_tut_tge_gbe0_linkup_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_linkup_user_data_in',
    },
    'roach2_tut_tge_gbe0_rst' => {
      'connections' => { 'roach2_tut_tge_gbe0_rst' => 'sysgen_dut.roach2_tut_tge_gbe0_rst', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rst',
        'ports' => {
          'roach2_tut_tge_gbe0_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rst/roach2_tut_tge_gbe0_rst',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rst',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rst',
    },
    'roach2_tut_tge_gbe0_rx_ack' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_ack' => 'sysgen_dut.roach2_tut_tge_gbe0_rx_ack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_ack',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_ack/roach2_tut_tge_gbe0_rx_ack',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_ack',
    },
    'roach2_tut_tge_gbe0_rx_bad_frame' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_bad_frame' => '.roach2_tut_tge_gbe0_rx_bad_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_bad_frame',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_bad_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_bad_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_bad_frame/roach2_tut_tge_gbe0_rx_bad_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_bad_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_bad_frame',
    },
    'roach2_tut_tge_gbe0_rx_data' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_data' => '.roach2_tut_tge_gbe0_rx_data', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_data',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_data/roach2_tut_tge_gbe0_rx_data',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_data',
    },
    'roach2_tut_tge_gbe0_rx_dest_ip' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_dest_ip' => '.roach2_tut_tge_gbe0_rx_dest_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_dest_ip',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_ip',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_dest_ip',
    },
    'roach2_tut_tge_gbe0_rx_dest_port' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_dest_port' => '.roach2_tut_tge_gbe0_rx_dest_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_dest_port',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_dest_port',
    },
    'roach2_tut_tge_gbe0_rx_end_of_frame' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_end_of_frame' => '.roach2_tut_tge_gbe0_rx_end_of_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_end_of_frame',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_end_of_frame/roach2_tut_tge_gbe0_rx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_end_of_frame',
    },
    'roach2_tut_tge_gbe0_rx_overrun' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_overrun' => '.roach2_tut_tge_gbe0_rx_overrun', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_overrun',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_overrun' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun/roach2_tut_tge_gbe0_rx_overrun',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_overrun',
    },
    'roach2_tut_tge_gbe0_rx_overrun_ack' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_overrun_ack' => 'sysgen_dut.roach2_tut_tge_gbe0_rx_overrun_ack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_overrun_ack',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_overrun_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun_ack/roach2_tut_tge_gbe0_rx_overrun_ack',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_overrun_ack',
    },
    'roach2_tut_tge_gbe0_rx_source_ip' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_source_ip' => '.roach2_tut_tge_gbe0_rx_source_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_source_ip',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_source_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_source_ip/roach2_tut_tge_gbe0_rx_source_ip',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_source_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_source_ip',
    },
    'roach2_tut_tge_gbe0_rx_source_port' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_source_port' => '.roach2_tut_tge_gbe0_rx_source_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_source_port',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_source_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_source_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_source_port',
    },
    'roach2_tut_tge_gbe0_rx_valid' => {
      'connections' => { 'roach2_tut_tge_gbe0_rx_valid' => '.roach2_tut_tge_gbe0_rx_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rx_valid',
        'ports' => {
          'roach2_tut_tge_gbe0_rx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_valid/roach2_tut_tge_gbe0_rx_valid',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rx_valid',
    },
    'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxbadctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxbadctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxbadctr_roach2_tut_tge_gbe0_rxbadctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxbadctr/roach2_tut_tge_gbe0_rxbadctr_user_data_in/roach2_tut_tge_gbe0_rxbadctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxbadctr/roach2_tut_tge_gbe0_rxbadctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxbadctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_rxctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxctr_roach2_tut_tge_gbe0_rxctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxctr/roach2_tut_tge_gbe0_rxctr_user_data_in/roach2_tut_tge_gbe0_rxctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxctr/roach2_tut_tge_gbe0_rxctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxeofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxeofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxeofctr_roach2_tut_tge_gbe0_rxeofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxeofctr/roach2_tut_tge_gbe0_rxeofctr_user_data_in/roach2_tut_tge_gbe0_rxeofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxeofctr/roach2_tut_tge_gbe0_rxeofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxeofctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_rxofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxofctr_roach2_tut_tge_gbe0_rxofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxofctr/roach2_tut_tge_gbe0_rxofctr_user_data_in/roach2_tut_tge_gbe0_rxofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxofctr/roach2_tut_tge_gbe0_rxofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxofctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_addr',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_addr/roach2_tut_tge_gbe0_rxs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_addr',
    },
    'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_data_in/roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
    },
    'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => '.roach2_tut_tge_gbe0_rxs_ss_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
    },
    'roach2_tut_tge_gbe0_rxs_ss_bram_we' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_we',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_we/roach2_tut_tge_gbe0_rxs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_we',
    },
    'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/ctrl/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/ctrl/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
    },
    'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_status_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_status_roach2_tut_tge_gbe0_rxs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/status/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/status/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
    },
    'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxvldctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_rxvldctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxvldctr_roach2_tut_tge_gbe0_rxvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxvldctr/roach2_tut_tge_gbe0_rxvldctr_user_data_in/roach2_tut_tge_gbe0_rxvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxvldctr/roach2_tut_tge_gbe0_rxvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_rxvldctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_tx_afull' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_afull' => '.roach2_tut_tge_gbe0_tx_afull', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_afull',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_afull' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_afull.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_afull/roach2_tut_tge_gbe0_tx_afull',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_afull',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_afull',
    },
    'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_cnt_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_cnt_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_tx_cnt_roach2_tut_tge_gbe0_tx_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0_tx_cnt/roach2_tut_tge_gbe0_tx_cnt_user_data_in/roach2_tut_tge_gbe0_tx_cnt_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0_tx_cnt/roach2_tut_tge_gbe0_tx_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_cnt_user_data_in',
    },
    'roach2_tut_tge_gbe0_tx_data' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_data' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_data', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_data',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_data/roach2_tut_tge_gbe0_tx_data',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_data',
    },
    'roach2_tut_tge_gbe0_tx_dest_ip' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_dest_ip' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_dest_ip',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_ip/roach2_tut_tge_gbe0_tx_dest_ip',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_dest_ip',
    },
    'roach2_tut_tge_gbe0_tx_dest_port' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_dest_port' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_dest_port',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_port/roach2_tut_tge_gbe0_tx_dest_port',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_port',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_dest_port',
    },
    'roach2_tut_tge_gbe0_tx_end_of_frame' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_end_of_frame' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_end_of_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_end_of_frame',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_end_of_frame/roach2_tut_tge_gbe0_tx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_end_of_frame',
    },
    'roach2_tut_tge_gbe0_tx_overflow' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_overflow' => '.roach2_tut_tge_gbe0_tx_overflow', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_overflow',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_overflow' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_overflow.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_overflow/roach2_tut_tge_gbe0_tx_overflow',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_overflow',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_overflow',
    },
    'roach2_tut_tge_gbe0_tx_valid' => {
      'connections' => { 'roach2_tut_tge_gbe0_tx_valid' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_tx_valid',
        'ports' => {
          'roach2_tut_tge_gbe0_tx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_valid/roach2_tut_tge_gbe0_tx_valid',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_tx_valid',
    },
    'roach2_tut_tge_gbe0_txctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txctr_roach2_tut_tge_gbe0_txctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txctr/roach2_tut_tge_gbe0_txctr_user_data_in/roach2_tut_tge_gbe0_txctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txctr/roach2_tut_tge_gbe0_txctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_txfullctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txfullctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txfullctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txfullctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txfullctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txfullctr_roach2_tut_tge_gbe0_txfullctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txfullctr/roach2_tut_tge_gbe0_txfullctr_user_data_in/roach2_tut_tge_gbe0_txfullctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txfullctr/roach2_tut_tge_gbe0_txfullctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txfullctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_txofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txofctr_roach2_tut_tge_gbe0_txofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txofctr/roach2_tut_tge_gbe0_txofctr_user_data_in/roach2_tut_tge_gbe0_txofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txofctr/roach2_tut_tge_gbe0_txofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txofctr_user_data_in',
    },
    'roach2_tut_tge_gbe0_txs_ss_bram_addr' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_addr',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_addr/roach2_tut_tge_gbe0_txs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_addr',
    },
    'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_data_in/roach2_tut_tge_gbe0_txs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_in',
    },
    'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => '.roach2_tut_tge_gbe0_txs_ss_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out',
    },
    'roach2_tut_tge_gbe0_txs_ss_bram_we' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_we',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_we/roach2_tut_tge_gbe0_txs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_bram_we',
    },
    'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/ctrl/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/ctrl/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
    },
    'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_status_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_status_roach2_tut_tge_gbe0_txs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/status/roach2_tut_tge_gbe0_txs_ss_status_user_data_in/roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/status/roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
    },
    'roach2_tut_tge_gbe0_txvldctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe0_txvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txvldctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe0_txvldctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe0_txvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txvldctr_roach2_tut_tge_gbe0_txvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txvldctr/roach2_tut_tge_gbe0_txvldctr_user_data_in/roach2_tut_tge_gbe0_txvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txvldctr/roach2_tut_tge_gbe0_txvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe0_txvldctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_led_rx' => {
      'connections' => { 'roach2_tut_tge_gbe1_led_rx' => '.roach2_tut_tge_gbe1_led_rx', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_led_rx',
        'ports' => {
          'roach2_tut_tge_gbe1_led_rx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_rx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_rx/roach2_tut_tge_gbe1_led_rx',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_rx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_led_rx',
    },
    'roach2_tut_tge_gbe1_led_tx' => {
      'connections' => { 'roach2_tut_tge_gbe1_led_tx' => '.roach2_tut_tge_gbe1_led_tx', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_led_tx',
        'ports' => {
          'roach2_tut_tge_gbe1_led_tx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_tx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_tx/roach2_tut_tge_gbe1_led_tx',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_tx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_led_tx',
    },
    'roach2_tut_tge_gbe1_led_up' => {
      'connections' => { 'roach2_tut_tge_gbe1_led_up' => '.roach2_tut_tge_gbe1_led_up', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_led_up',
        'ports' => {
          'roach2_tut_tge_gbe1_led_up' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_up.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_up/roach2_tut_tge_gbe1_led_up',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_up',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_led_up',
    },
    'roach2_tut_tge_gbe1_linkup_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_linkup_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_linkup_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_linkup_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_linkup_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_linkup_roach2_tut_tge_gbe1_linkup_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1_linkup/roach2_tut_tge_gbe1_linkup_user_data_in/roach2_tut_tge_gbe1_linkup_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1_linkup/roach2_tut_tge_gbe1_linkup_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_linkup_user_data_in',
    },
    'roach2_tut_tge_gbe1_rst' => {
      'connections' => { 'roach2_tut_tge_gbe1_rst' => 'sysgen_dut.roach2_tut_tge_gbe1_rst', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rst',
        'ports' => {
          'roach2_tut_tge_gbe1_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rst/roach2_tut_tge_gbe1_rst',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rst',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rst',
    },
    'roach2_tut_tge_gbe1_rx_ack' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_ack' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_ack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_ack',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_ack/roach2_tut_tge_gbe1_rx_ack',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_ack',
    },
    'roach2_tut_tge_gbe1_rx_bad_frame' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_bad_frame' => '.roach2_tut_tge_gbe1_rx_bad_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_bad_frame',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_bad_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_bad_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_bad_frame/roach2_tut_tge_gbe1_rx_bad_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_bad_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_bad_frame',
    },
    'roach2_tut_tge_gbe1_rx_data' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_data' => '.roach2_tut_tge_gbe1_rx_data', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_data',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_data/roach2_tut_tge_gbe1_rx_data',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_data',
    },
    'roach2_tut_tge_gbe1_rx_dest_ip' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_dest_ip' => '.roach2_tut_tge_gbe1_rx_dest_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_dest_ip',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_ip',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_dest_ip',
    },
    'roach2_tut_tge_gbe1_rx_dest_port' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_dest_port' => '.roach2_tut_tge_gbe1_rx_dest_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_dest_port',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_dest_port',
    },
    'roach2_tut_tge_gbe1_rx_end_of_frame' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_end_of_frame' => '.roach2_tut_tge_gbe1_rx_end_of_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_end_of_frame',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_end_of_frame/roach2_tut_tge_gbe1_rx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_end_of_frame',
    },
    'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rx_frame_cnt_roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1_rx_frame_cnt/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1_rx_frame_cnt/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
    },
    'roach2_tut_tge_gbe1_rx_overrun' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_overrun' => '.roach2_tut_tge_gbe1_rx_overrun', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_overrun',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_overrun' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun/roach2_tut_tge_gbe1_rx_overrun',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_overrun',
    },
    'roach2_tut_tge_gbe1_rx_overrun_ack' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_overrun_ack' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_overrun_ack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_overrun_ack',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_overrun_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun_ack/roach2_tut_tge_gbe1_rx_overrun_ack',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_overrun_ack',
    },
    'roach2_tut_tge_gbe1_rx_source_ip' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_source_ip' => '.roach2_tut_tge_gbe1_rx_source_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_source_ip',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_source_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_source_ip/roach2_tut_tge_gbe1_rx_source_ip',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_source_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_source_ip',
    },
    'roach2_tut_tge_gbe1_rx_source_port' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_source_port' => '.roach2_tut_tge_gbe1_rx_source_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_source_port',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_source_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_source_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_source_port',
    },
    'roach2_tut_tge_gbe1_rx_valid' => {
      'connections' => { 'roach2_tut_tge_gbe1_rx_valid' => '.roach2_tut_tge_gbe1_rx_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rx_valid',
        'ports' => {
          'roach2_tut_tge_gbe1_rx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_valid/roach2_tut_tge_gbe1_rx_valid',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rx_valid',
    },
    'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxbadctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxbadctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxbadctr_roach2_tut_tge_gbe1_rxbadctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxbadctr/roach2_tut_tge_gbe1_rxbadctr_user_data_in/roach2_tut_tge_gbe1_rxbadctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxbadctr/roach2_tut_tge_gbe1_rxbadctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxbadctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_rxctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxctr_roach2_tut_tge_gbe1_rxctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxctr/roach2_tut_tge_gbe1_rxctr_user_data_in/roach2_tut_tge_gbe1_rxctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxctr/roach2_tut_tge_gbe1_rxctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxeofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxeofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxeofctr_roach2_tut_tge_gbe1_rxeofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxeofctr/roach2_tut_tge_gbe1_rxeofctr_user_data_in/roach2_tut_tge_gbe1_rxeofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxeofctr/roach2_tut_tge_gbe1_rxeofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxeofctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_rxofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxofctr_roach2_tut_tge_gbe1_rxofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxofctr/roach2_tut_tge_gbe1_rxofctr_user_data_in/roach2_tut_tge_gbe1_rxofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxofctr/roach2_tut_tge_gbe1_rxofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxofctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_addr',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_addr/roach2_tut_tge_gbe1_rxs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_addr',
    },
    'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_data_in/roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
    },
    'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => '.roach2_tut_tge_gbe1_rxs_ss_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
    },
    'roach2_tut_tge_gbe1_rxs_ss_bram_we' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_we',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_we/roach2_tut_tge_gbe1_rxs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_we',
    },
    'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/ctrl/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/ctrl/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
    },
    'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_status_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_status_roach2_tut_tge_gbe1_rxs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/status/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/status/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
    },
    'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxvldctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_rxvldctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxvldctr_roach2_tut_tge_gbe1_rxvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxvldctr/roach2_tut_tge_gbe1_rxvldctr_user_data_in/roach2_tut_tge_gbe1_rxvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxvldctr/roach2_tut_tge_gbe1_rxvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_rxvldctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_tx_afull' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_afull' => '.roach2_tut_tge_gbe1_tx_afull', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_afull',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_afull' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_afull.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_afull/roach2_tut_tge_gbe1_tx_afull',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_afull',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_afull',
    },
    'roach2_tut_tge_gbe1_tx_data' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_data' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_data', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_data',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_data/roach2_tut_tge_gbe1_tx_data',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_data',
    },
    'roach2_tut_tge_gbe1_tx_dest_ip' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_dest_ip' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_ip', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_dest_ip',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_ip/roach2_tut_tge_gbe1_tx_dest_ip',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_dest_ip',
    },
    'roach2_tut_tge_gbe1_tx_dest_port' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_dest_port' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_port', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_dest_port',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_port/roach2_tut_tge_gbe1_tx_dest_port',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_port',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_dest_port',
    },
    'roach2_tut_tge_gbe1_tx_end_of_frame' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_end_of_frame' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_end_of_frame', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_end_of_frame',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_end_of_frame/roach2_tut_tge_gbe1_tx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_end_of_frame',
    },
    'roach2_tut_tge_gbe1_tx_overflow' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_overflow' => '.roach2_tut_tge_gbe1_tx_overflow', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_overflow',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_overflow' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_overflow.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_overflow/roach2_tut_tge_gbe1_tx_overflow',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_overflow',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_overflow',
    },
    'roach2_tut_tge_gbe1_tx_valid' => {
      'connections' => { 'roach2_tut_tge_gbe1_tx_valid' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_tx_valid',
        'ports' => {
          'roach2_tut_tge_gbe1_tx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_valid/roach2_tut_tge_gbe1_tx_valid',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_tx_valid',
    },
    'roach2_tut_tge_gbe1_txctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txctr_roach2_tut_tge_gbe1_txctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txctr/roach2_tut_tge_gbe1_txctr_user_data_in/roach2_tut_tge_gbe1_txctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txctr/roach2_tut_tge_gbe1_txctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_txfullctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txfullctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txfullctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txfullctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txfullctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txfullctr_roach2_tut_tge_gbe1_txfullctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txfullctr/roach2_tut_tge_gbe1_txfullctr_user_data_in/roach2_tut_tge_gbe1_txfullctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txfullctr/roach2_tut_tge_gbe1_txfullctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txfullctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_txofctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txofctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txofctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txofctr_roach2_tut_tge_gbe1_txofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txofctr/roach2_tut_tge_gbe1_txofctr_user_data_in/roach2_tut_tge_gbe1_txofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txofctr/roach2_tut_tge_gbe1_txofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txofctr_user_data_in',
    },
    'roach2_tut_tge_gbe1_txs_ss_bram_addr' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_addr',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_addr/roach2_tut_tge_gbe1_txs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_addr',
    },
    'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_data_in/roach2_tut_tge_gbe1_txs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_in',
    },
    'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => '.roach2_tut_tge_gbe1_txs_ss_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out',
    },
    'roach2_tut_tge_gbe1_txs_ss_bram_we' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_we',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_we/roach2_tut_tge_gbe1_txs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_bram_we',
    },
    'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/ctrl/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/ctrl/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
    },
    'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_status_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_status_roach2_tut_tge_gbe1_txs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/status/roach2_tut_tge_gbe1_txs_ss_status_user_data_in/roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/status/roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
    },
    'roach2_tut_tge_gbe1_txvldctr_user_data_in' => {
      'connections' => { 'roach2_tut_tge_gbe1_txvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txvldctr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_gbe1_txvldctr_user_data_in',
        'ports' => {
          'roach2_tut_tge_gbe1_txvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txvldctr_roach2_tut_tge_gbe1_txvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txvldctr/roach2_tut_tge_gbe1_txvldctr_user_data_in/roach2_tut_tge_gbe1_txvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txvldctr/roach2_tut_tge_gbe1_txvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_gbe1_txvldctr_user_data_in',
    },
    'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => {
      'connections' => { 'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => 'sysgen_dut.roach2_tut_tge_led0_gbe0_pulse_tx_gateway', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
        'ports' => {
          'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led0_gbe0_pulse_tx_roach2_tut_tge_led0_gbe0_pulse_tx_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx_gateway/roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
              'source_block' => 'roach2_tut_tge/led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
    },
    'roach2_tut_tge_led1_gbe0_up_gateway' => {
      'connections' => { 'roach2_tut_tge_led1_gbe0_up_gateway' => 'sysgen_dut.roach2_tut_tge_led1_gbe0_up_gateway', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_led1_gbe0_up_gateway',
        'ports' => {
          'roach2_tut_tge_led1_gbe0_up_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led1_gbe0_up_roach2_tut_tge_led1_gbe0_up_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led1_gbe0_up/roach2_tut_tge_led1_gbe0_up_gateway/roach2_tut_tge_led1_gbe0_up_gateway',
              'source_block' => 'roach2_tut_tge/led1_gbe0_up/roach2_tut_tge_led1_gbe0_up_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_led1_gbe0_up_gateway',
    },
    'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => {
      'connections' => { 'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => 'sysgen_dut.roach2_tut_tge_led2_gbe1_pulse_rx_gateway', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
        'ports' => {
          'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led2_gbe1_pulse_rx_roach2_tut_tge_led2_gbe1_pulse_rx_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led2_gbe1_pulse_rx/roach2_tut_tge_led2_gbe1_pulse_rx_gateway/roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
              'source_block' => 'roach2_tut_tge/led2_gbe1_pulse_rx/roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
    },
    'roach2_tut_tge_led3_gbe1_up_gateway' => {
      'connections' => { 'roach2_tut_tge_led3_gbe1_up_gateway' => 'sysgen_dut.roach2_tut_tge_led3_gbe1_up_gateway', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_led3_gbe1_up_gateway',
        'ports' => {
          'roach2_tut_tge_led3_gbe1_up_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led3_gbe1_up_roach2_tut_tge_led3_gbe1_up_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led3_gbe1_up/roach2_tut_tge_led3_gbe1_up_gateway/roach2_tut_tge_led3_gbe1_up_gateway',
              'source_block' => 'roach2_tut_tge/led3_gbe1_up/roach2_tut_tge_led3_gbe1_up_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_led3_gbe1_up_gateway',
    },
    'roach2_tut_tge_pkt_sim_enable_user_data_out' => {
      'connections' => { 'roach2_tut_tge_pkt_sim_enable_user_data_out' => '.roach2_tut_tge_pkt_sim_enable_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_pkt_sim_enable_user_data_out',
        'ports' => {
          'roach2_tut_tge_pkt_sim_enable_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_enable_roach2_tut_tge_pkt_sim_enable_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/enable/roach2_tut_tge_pkt_sim_enable_user_data_out/roach2_tut_tge_pkt_sim_enable_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/enable/roach2_tut_tge_pkt_sim_enable_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_pkt_sim_enable_user_data_out',
    },
    'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => {
      'connections' => { 'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => '.roach2_tut_tge_pkt_sim_payload_len_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_pkt_sim_payload_len_user_data_out',
        'ports' => {
          'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_payload_len_roach2_tut_tge_pkt_sim_payload_len_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/payload_len/roach2_tut_tge_pkt_sim_payload_len_user_data_out/roach2_tut_tge_pkt_sim_payload_len_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/payload_len/roach2_tut_tge_pkt_sim_payload_len_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_pkt_sim_payload_len_user_data_out',
    },
    'roach2_tut_tge_pkt_sim_period_user_data_out' => {
      'connections' => { 'roach2_tut_tge_pkt_sim_period_user_data_out' => '.roach2_tut_tge_pkt_sim_period_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_pkt_sim_period_user_data_out',
        'ports' => {
          'roach2_tut_tge_pkt_sim_period_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_period_roach2_tut_tge_pkt_sim_period_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/period/roach2_tut_tge_pkt_sim_period_user_data_out/roach2_tut_tge_pkt_sim_period_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/period/roach2_tut_tge_pkt_sim_period_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_pkt_sim_period_user_data_out',
    },
    'roach2_tut_tge_rst_user_data_out' => {
      'connections' => { 'roach2_tut_tge_rst_user_data_out' => '.roach2_tut_tge_rst_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_rst_user_data_out',
        'ports' => {
          'roach2_tut_tge_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_rst_roach2_tut_tge_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/rst/roach2_tut_tge_rst_user_data_out/roach2_tut_tge_rst_user_data_out',
              'source_block' => 'roach2_tut_tge/rst/roach2_tut_tge_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_rst_user_data_out',
    },
    'roach2_tut_tge_tx_snapshot_ss_bram_addr' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_addr',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_addr/roach2_tut_tge_tx_snapshot_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_addr',
    },
    'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_in',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_data_in/roach2_tut_tge_tx_snapshot_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_in',
    },
    'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => '.roach2_tut_tge_tx_snapshot_ss_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out',
    },
    'roach2_tut_tge_tx_snapshot_ss_bram_we' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_we',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_we/roach2_tut_tge_tx_snapshot_ss_bram_we',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_bram_we',
    },
    'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => '.roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/ctrl/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/ctrl/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
    },
    'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => {
      'connections' => { 'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_status_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
        'ports' => {
          'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_status_roach2_tut_tge_tx_snapshot_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/status/roach2_tut_tge_tx_snapshot_ss_status_user_data_in/roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/status/roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
    },
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'roach2_tut_tge_dest_ip_user_data_out' => '.roach2_tut_tge_dest_ip_user_data_out',
        'roach2_tut_tge_dest_port_user_data_out' => '.roach2_tut_tge_dest_port_user_data_out',
        'roach2_tut_tge_gbe0_led_rx' => '.roach2_tut_tge_gbe0_led_rx',
        'roach2_tut_tge_gbe0_led_tx' => '.roach2_tut_tge_gbe0_led_tx',
        'roach2_tut_tge_gbe0_led_up' => '.roach2_tut_tge_gbe0_led_up',
        'roach2_tut_tge_gbe0_linkup_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_linkup_user_data_in',
        'roach2_tut_tge_gbe0_rst' => 'sysgen_dut.roach2_tut_tge_gbe0_rst',
        'roach2_tut_tge_gbe0_rx_ack' => 'sysgen_dut.roach2_tut_tge_gbe0_rx_ack',
        'roach2_tut_tge_gbe0_rx_bad_frame' => '.roach2_tut_tge_gbe0_rx_bad_frame',
        'roach2_tut_tge_gbe0_rx_data' => '.roach2_tut_tge_gbe0_rx_data',
        'roach2_tut_tge_gbe0_rx_dest_ip' => '.roach2_tut_tge_gbe0_rx_dest_ip',
        'roach2_tut_tge_gbe0_rx_dest_port' => '.roach2_tut_tge_gbe0_rx_dest_port',
        'roach2_tut_tge_gbe0_rx_end_of_frame' => '.roach2_tut_tge_gbe0_rx_end_of_frame',
        'roach2_tut_tge_gbe0_rx_overrun' => '.roach2_tut_tge_gbe0_rx_overrun',
        'roach2_tut_tge_gbe0_rx_overrun_ack' => 'sysgen_dut.roach2_tut_tge_gbe0_rx_overrun_ack',
        'roach2_tut_tge_gbe0_rx_source_ip' => '.roach2_tut_tge_gbe0_rx_source_ip',
        'roach2_tut_tge_gbe0_rx_source_port' => '.roach2_tut_tge_gbe0_rx_source_port',
        'roach2_tut_tge_gbe0_rx_valid' => '.roach2_tut_tge_gbe0_rx_valid',
        'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxbadctr_user_data_in',
        'roach2_tut_tge_gbe0_rxctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxctr_user_data_in',
        'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxeofctr_user_data_in',
        'roach2_tut_tge_gbe0_rxofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxofctr_user_data_in',
        'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_addr',
        'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
        'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => '.roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
        'roach2_tut_tge_gbe0_rxs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_bram_we',
        'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
        'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
        'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_rxvldctr_user_data_in',
        'roach2_tut_tge_gbe0_tx_afull' => '.roach2_tut_tge_gbe0_tx_afull',
        'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_cnt_user_data_in',
        'roach2_tut_tge_gbe0_tx_data' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_data',
        'roach2_tut_tge_gbe0_tx_dest_ip' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_ip',
        'roach2_tut_tge_gbe0_tx_dest_port' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_dest_port',
        'roach2_tut_tge_gbe0_tx_end_of_frame' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_end_of_frame',
        'roach2_tut_tge_gbe0_tx_overflow' => '.roach2_tut_tge_gbe0_tx_overflow',
        'roach2_tut_tge_gbe0_tx_valid' => 'sysgen_dut.roach2_tut_tge_gbe0_tx_valid',
        'roach2_tut_tge_gbe0_txctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txctr_user_data_in',
        'roach2_tut_tge_gbe0_txfullctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txfullctr_user_data_in',
        'roach2_tut_tge_gbe0_txofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txofctr_user_data_in',
        'roach2_tut_tge_gbe0_txs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_addr',
        'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_data_in',
        'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => '.roach2_tut_tge_gbe0_txs_ss_bram_data_out',
        'roach2_tut_tge_gbe0_txs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_bram_we',
        'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
        'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
        'roach2_tut_tge_gbe0_txvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe0_txvldctr_user_data_in',
        'roach2_tut_tge_gbe1_led_rx' => '.roach2_tut_tge_gbe1_led_rx',
        'roach2_tut_tge_gbe1_led_tx' => '.roach2_tut_tge_gbe1_led_tx',
        'roach2_tut_tge_gbe1_led_up' => '.roach2_tut_tge_gbe1_led_up',
        'roach2_tut_tge_gbe1_linkup_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_linkup_user_data_in',
        'roach2_tut_tge_gbe1_rst' => 'sysgen_dut.roach2_tut_tge_gbe1_rst',
        'roach2_tut_tge_gbe1_rx_ack' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_ack',
        'roach2_tut_tge_gbe1_rx_bad_frame' => '.roach2_tut_tge_gbe1_rx_bad_frame',
        'roach2_tut_tge_gbe1_rx_data' => '.roach2_tut_tge_gbe1_rx_data',
        'roach2_tut_tge_gbe1_rx_dest_ip' => '.roach2_tut_tge_gbe1_rx_dest_ip',
        'roach2_tut_tge_gbe1_rx_dest_port' => '.roach2_tut_tge_gbe1_rx_dest_port',
        'roach2_tut_tge_gbe1_rx_end_of_frame' => '.roach2_tut_tge_gbe1_rx_end_of_frame',
        'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
        'roach2_tut_tge_gbe1_rx_overrun' => '.roach2_tut_tge_gbe1_rx_overrun',
        'roach2_tut_tge_gbe1_rx_overrun_ack' => 'sysgen_dut.roach2_tut_tge_gbe1_rx_overrun_ack',
        'roach2_tut_tge_gbe1_rx_source_ip' => '.roach2_tut_tge_gbe1_rx_source_ip',
        'roach2_tut_tge_gbe1_rx_source_port' => '.roach2_tut_tge_gbe1_rx_source_port',
        'roach2_tut_tge_gbe1_rx_valid' => '.roach2_tut_tge_gbe1_rx_valid',
        'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxbadctr_user_data_in',
        'roach2_tut_tge_gbe1_rxctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxctr_user_data_in',
        'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxeofctr_user_data_in',
        'roach2_tut_tge_gbe1_rxofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxofctr_user_data_in',
        'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_addr',
        'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
        'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => '.roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
        'roach2_tut_tge_gbe1_rxs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_bram_we',
        'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
        'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
        'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_rxvldctr_user_data_in',
        'roach2_tut_tge_gbe1_tx_afull' => '.roach2_tut_tge_gbe1_tx_afull',
        'roach2_tut_tge_gbe1_tx_data' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_data',
        'roach2_tut_tge_gbe1_tx_dest_ip' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_ip',
        'roach2_tut_tge_gbe1_tx_dest_port' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_dest_port',
        'roach2_tut_tge_gbe1_tx_end_of_frame' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_end_of_frame',
        'roach2_tut_tge_gbe1_tx_overflow' => '.roach2_tut_tge_gbe1_tx_overflow',
        'roach2_tut_tge_gbe1_tx_valid' => 'sysgen_dut.roach2_tut_tge_gbe1_tx_valid',
        'roach2_tut_tge_gbe1_txctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txctr_user_data_in',
        'roach2_tut_tge_gbe1_txfullctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txfullctr_user_data_in',
        'roach2_tut_tge_gbe1_txofctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txofctr_user_data_in',
        'roach2_tut_tge_gbe1_txs_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_addr',
        'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_data_in',
        'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => '.roach2_tut_tge_gbe1_txs_ss_bram_data_out',
        'roach2_tut_tge_gbe1_txs_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_bram_we',
        'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => '.roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
        'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
        'roach2_tut_tge_gbe1_txvldctr_user_data_in' => 'sysgen_dut.roach2_tut_tge_gbe1_txvldctr_user_data_in',
        'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => 'sysgen_dut.roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
        'roach2_tut_tge_led1_gbe0_up_gateway' => 'sysgen_dut.roach2_tut_tge_led1_gbe0_up_gateway',
        'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => 'sysgen_dut.roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
        'roach2_tut_tge_led3_gbe1_up_gateway' => 'sysgen_dut.roach2_tut_tge_led3_gbe1_up_gateway',
        'roach2_tut_tge_pkt_sim_enable_user_data_out' => '.roach2_tut_tge_pkt_sim_enable_user_data_out',
        'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => '.roach2_tut_tge_pkt_sim_payload_len_user_data_out',
        'roach2_tut_tge_pkt_sim_period_user_data_out' => '.roach2_tut_tge_pkt_sim_period_user_data_out',
        'roach2_tut_tge_rst_user_data_out' => '.roach2_tut_tge_rst_user_data_out',
        'roach2_tut_tge_tx_snapshot_ss_bram_addr' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_addr',
        'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_data_in',
        'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => '.roach2_tut_tge_tx_snapshot_ss_bram_data_out',
        'roach2_tut_tge_tx_snapshot_ss_bram_we' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_bram_we',
        'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => '.roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
        'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => 'sysgen_dut.roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [],
          'hdlEntityAttributes' => [],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'roach2_tut_tge_dest_ip_user_data_out' => 'roach2_tut_tge_dest_ip_user_data_out_net',
          'roach2_tut_tge_dest_port_user_data_out' => 'roach2_tut_tge_dest_port_user_data_out_net',
          'roach2_tut_tge_gbe0_led_rx' => 'roach2_tut_tge_gbe0_led_rx_net',
          'roach2_tut_tge_gbe0_led_tx' => 'roach2_tut_tge_gbe0_led_tx_net',
          'roach2_tut_tge_gbe0_led_up' => 'roach2_tut_tge_gbe0_led_up_net',
          'roach2_tut_tge_gbe0_linkup_user_data_in' => 'roach2_tut_tge_gbe0_linkup_user_data_in_net',
          'roach2_tut_tge_gbe0_rst' => 'roach2_tut_tge_gbe0_rst_net',
          'roach2_tut_tge_gbe0_rx_ack' => 'roach2_tut_tge_gbe0_rx_ack_net',
          'roach2_tut_tge_gbe0_rx_bad_frame' => 'roach2_tut_tge_gbe0_rx_bad_frame_net',
          'roach2_tut_tge_gbe0_rx_data' => 'roach2_tut_tge_gbe0_rx_data_net',
          'roach2_tut_tge_gbe0_rx_dest_ip' => 'roach2_tut_tge_gbe0_rx_dest_ip_net',
          'roach2_tut_tge_gbe0_rx_dest_port' => 'roach2_tut_tge_gbe0_rx_dest_port_net',
          'roach2_tut_tge_gbe0_rx_end_of_frame' => 'roach2_tut_tge_gbe0_rx_end_of_frame_net',
          'roach2_tut_tge_gbe0_rx_overrun' => 'roach2_tut_tge_gbe0_rx_overrun_net',
          'roach2_tut_tge_gbe0_rx_overrun_ack' => 'roach2_tut_tge_gbe0_rx_overrun_ack_net',
          'roach2_tut_tge_gbe0_rx_source_ip' => 'roach2_tut_tge_gbe0_rx_source_ip_net',
          'roach2_tut_tge_gbe0_rx_source_port' => 'roach2_tut_tge_gbe0_rx_source_port_net',
          'roach2_tut_tge_gbe0_rx_valid' => 'roach2_tut_tge_gbe0_rx_valid_net',
          'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => 'roach2_tut_tge_gbe0_rxbadctr_user_data_in_net',
          'roach2_tut_tge_gbe0_rxctr_user_data_in' => 'roach2_tut_tge_gbe0_rxctr_user_data_in_net',
          'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => 'roach2_tut_tge_gbe0_rxeofctr_user_data_in_net',
          'roach2_tut_tge_gbe0_rxofctr_user_data_in' => 'roach2_tut_tge_gbe0_rxofctr_user_data_in_net',
          'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => 'roach2_tut_tge_gbe0_rxs_ss_bram_addr_net',
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_in_net',
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out_net',
          'roach2_tut_tge_gbe0_rxs_ss_bram_we' => 'roach2_tut_tge_gbe0_rxs_ss_bram_we_net',
          'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out_net',
          'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => 'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in_net',
          'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => 'roach2_tut_tge_gbe0_rxvldctr_user_data_in_net',
          'roach2_tut_tge_gbe0_tx_afull' => 'roach2_tut_tge_gbe0_tx_afull_net',
          'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => 'roach2_tut_tge_gbe0_tx_cnt_user_data_in_net',
          'roach2_tut_tge_gbe0_tx_data' => 'roach2_tut_tge_gbe0_tx_data_net',
          'roach2_tut_tge_gbe0_tx_dest_ip' => 'roach2_tut_tge_gbe0_tx_dest_ip_net',
          'roach2_tut_tge_gbe0_tx_dest_port' => 'roach2_tut_tge_gbe0_tx_dest_port_net',
          'roach2_tut_tge_gbe0_tx_end_of_frame' => 'roach2_tut_tge_gbe0_tx_end_of_frame_net',
          'roach2_tut_tge_gbe0_tx_overflow' => 'roach2_tut_tge_gbe0_tx_overflow_net',
          'roach2_tut_tge_gbe0_tx_valid' => 'roach2_tut_tge_gbe0_tx_valid_net',
          'roach2_tut_tge_gbe0_txctr_user_data_in' => 'roach2_tut_tge_gbe0_txctr_user_data_in_net',
          'roach2_tut_tge_gbe0_txfullctr_user_data_in' => 'roach2_tut_tge_gbe0_txfullctr_user_data_in_net',
          'roach2_tut_tge_gbe0_txofctr_user_data_in' => 'roach2_tut_tge_gbe0_txofctr_user_data_in_net',
          'roach2_tut_tge_gbe0_txs_ss_bram_addr' => 'roach2_tut_tge_gbe0_txs_ss_bram_addr_net',
          'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_in_net',
          'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out_net',
          'roach2_tut_tge_gbe0_txs_ss_bram_we' => 'roach2_tut_tge_gbe0_txs_ss_bram_we_net',
          'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out_net',
          'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => 'roach2_tut_tge_gbe0_txs_ss_status_user_data_in_net',
          'roach2_tut_tge_gbe0_txvldctr_user_data_in' => 'roach2_tut_tge_gbe0_txvldctr_user_data_in_net',
          'roach2_tut_tge_gbe1_led_rx' => 'roach2_tut_tge_gbe1_led_rx_net',
          'roach2_tut_tge_gbe1_led_tx' => 'roach2_tut_tge_gbe1_led_tx_net',
          'roach2_tut_tge_gbe1_led_up' => 'roach2_tut_tge_gbe1_led_up_net',
          'roach2_tut_tge_gbe1_linkup_user_data_in' => 'roach2_tut_tge_gbe1_linkup_user_data_in_net',
          'roach2_tut_tge_gbe1_rst' => 'roach2_tut_tge_gbe1_rst_net',
          'roach2_tut_tge_gbe1_rx_ack' => 'roach2_tut_tge_gbe1_rx_ack_net',
          'roach2_tut_tge_gbe1_rx_bad_frame' => 'roach2_tut_tge_gbe1_rx_bad_frame_net',
          'roach2_tut_tge_gbe1_rx_data' => 'roach2_tut_tge_gbe1_rx_data_net',
          'roach2_tut_tge_gbe1_rx_dest_ip' => 'roach2_tut_tge_gbe1_rx_dest_ip_net',
          'roach2_tut_tge_gbe1_rx_dest_port' => 'roach2_tut_tge_gbe1_rx_dest_port_net',
          'roach2_tut_tge_gbe1_rx_end_of_frame' => 'roach2_tut_tge_gbe1_rx_end_of_frame_net',
          'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => 'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in_net',
          'roach2_tut_tge_gbe1_rx_overrun' => 'roach2_tut_tge_gbe1_rx_overrun_net',
          'roach2_tut_tge_gbe1_rx_overrun_ack' => 'roach2_tut_tge_gbe1_rx_overrun_ack_net',
          'roach2_tut_tge_gbe1_rx_source_ip' => 'roach2_tut_tge_gbe1_rx_source_ip_net',
          'roach2_tut_tge_gbe1_rx_source_port' => 'roach2_tut_tge_gbe1_rx_source_port_net',
          'roach2_tut_tge_gbe1_rx_valid' => 'roach2_tut_tge_gbe1_rx_valid_net',
          'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => 'roach2_tut_tge_gbe1_rxbadctr_user_data_in_net',
          'roach2_tut_tge_gbe1_rxctr_user_data_in' => 'roach2_tut_tge_gbe1_rxctr_user_data_in_net',
          'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => 'roach2_tut_tge_gbe1_rxeofctr_user_data_in_net',
          'roach2_tut_tge_gbe1_rxofctr_user_data_in' => 'roach2_tut_tge_gbe1_rxofctr_user_data_in_net',
          'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => 'roach2_tut_tge_gbe1_rxs_ss_bram_addr_net',
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_in_net',
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out_net',
          'roach2_tut_tge_gbe1_rxs_ss_bram_we' => 'roach2_tut_tge_gbe1_rxs_ss_bram_we_net',
          'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out_net',
          'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => 'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in_net',
          'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => 'roach2_tut_tge_gbe1_rxvldctr_user_data_in_net',
          'roach2_tut_tge_gbe1_tx_afull' => 'roach2_tut_tge_gbe1_tx_afull_net',
          'roach2_tut_tge_gbe1_tx_data' => 'roach2_tut_tge_gbe1_tx_data_net',
          'roach2_tut_tge_gbe1_tx_dest_ip' => 'roach2_tut_tge_gbe1_tx_dest_ip_net',
          'roach2_tut_tge_gbe1_tx_dest_port' => 'roach2_tut_tge_gbe1_tx_dest_port_net',
          'roach2_tut_tge_gbe1_tx_end_of_frame' => 'roach2_tut_tge_gbe1_tx_end_of_frame_net',
          'roach2_tut_tge_gbe1_tx_overflow' => 'roach2_tut_tge_gbe1_tx_overflow_net',
          'roach2_tut_tge_gbe1_tx_valid' => 'roach2_tut_tge_gbe1_tx_valid_net',
          'roach2_tut_tge_gbe1_txctr_user_data_in' => 'roach2_tut_tge_gbe1_txctr_user_data_in_net',
          'roach2_tut_tge_gbe1_txfullctr_user_data_in' => 'roach2_tut_tge_gbe1_txfullctr_user_data_in_net',
          'roach2_tut_tge_gbe1_txofctr_user_data_in' => 'roach2_tut_tge_gbe1_txofctr_user_data_in_net',
          'roach2_tut_tge_gbe1_txs_ss_bram_addr' => 'roach2_tut_tge_gbe1_txs_ss_bram_addr_net',
          'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_in_net',
          'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out_net',
          'roach2_tut_tge_gbe1_txs_ss_bram_we' => 'roach2_tut_tge_gbe1_txs_ss_bram_we_net',
          'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out_net',
          'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => 'roach2_tut_tge_gbe1_txs_ss_status_user_data_in_net',
          'roach2_tut_tge_gbe1_txvldctr_user_data_in' => 'roach2_tut_tge_gbe1_txvldctr_user_data_in_net',
          'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => 'roach2_tut_tge_led0_gbe0_pulse_tx_gateway_net',
          'roach2_tut_tge_led1_gbe0_up_gateway' => 'roach2_tut_tge_led1_gbe0_up_gateway_net',
          'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => 'roach2_tut_tge_led2_gbe1_pulse_rx_gateway_net',
          'roach2_tut_tge_led3_gbe1_up_gateway' => 'roach2_tut_tge_led3_gbe1_up_gateway_net',
          'roach2_tut_tge_pkt_sim_enable_user_data_out' => 'roach2_tut_tge_pkt_sim_enable_user_data_out_net',
          'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => 'roach2_tut_tge_pkt_sim_payload_len_user_data_out_net',
          'roach2_tut_tge_pkt_sim_period_user_data_out' => 'roach2_tut_tge_pkt_sim_period_user_data_out_net',
          'roach2_tut_tge_rst_user_data_out' => 'roach2_tut_tge_rst_user_data_out_net',
          'roach2_tut_tge_tx_snapshot_ss_bram_addr' => 'roach2_tut_tge_tx_snapshot_ss_bram_addr_net',
          'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_in_net',
          'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out_net',
          'roach2_tut_tge_tx_snapshot_ss_bram_we' => 'roach2_tut_tge_tx_snapshot_ss_bram_we_net',
          'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out_net',
          'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => 'roach2_tut_tge_tx_snapshot_ss_status_user_data_in_net',
        },
        'entityName' => 'roach2_tut_tge_cw',
        'nets' => {
          'ce_1_sg_x97' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x97' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_dest_ip_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_dest_port_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_led_rx_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_led_tx_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_led_up_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_linkup_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rst_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_ack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_bad_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_data_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe0_rx_dest_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rx_dest_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_rx_end_of_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_overrun_ack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_overrun_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_source_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rx_source_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_rx_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rxbadctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxeofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxvldctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_afull_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_cnt_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_data_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe0_tx_dest_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_dest_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_tx_end_of_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_overflow_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_txctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txfullctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txs_ss_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txvldctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_led_rx_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_led_tx_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_led_up_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_linkup_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rst_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_ack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_bad_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_data_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe1_rx_dest_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_dest_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_rx_end_of_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_overrun_ack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_overrun_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_source_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_source_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_rx_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rxbadctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxeofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxvldctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_tx_afull_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_data_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe1_tx_dest_ip_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_tx_dest_port_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_tx_end_of_frame_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_overflow_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_txctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txfullctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txofctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txs_ss_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txvldctr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_led0_gbe0_pulse_tx_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led1_gbe0_up_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led2_gbe1_pulse_rx_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led3_gbe1_up_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_pkt_sim_enable_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_pkt_sim_payload_len_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_pkt_sim_period_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_rst_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_tx_snapshot_ss_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'iobMap' => [ 'd7hack', ],
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_dest_ip_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_dest_ip_roach2_tut_tge_dest_ip_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/dest_ip/roach2_tut_tge_dest_ip_user_data_out/roach2_tut_tge_dest_ip_user_data_out',
              'source_block' => 'roach2_tut_tge/dest_ip/roach2_tut_tge_dest_ip_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_dest_port_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_dest_port_roach2_tut_tge_dest_port_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/dest_port/roach2_tut_tge_dest_port_user_data_out/roach2_tut_tge_dest_port_user_data_out',
              'source_block' => 'roach2_tut_tge/dest_port/roach2_tut_tge_dest_port_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_led_rx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_rx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_rx/roach2_tut_tge_gbe0_led_rx',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_rx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_led_tx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_tx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_tx/roach2_tut_tge_gbe0_led_tx',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_tx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_led_up' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_up.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_up/roach2_tut_tge_gbe0_led_up',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_led_up',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_linkup_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_linkup_roach2_tut_tge_gbe0_linkup_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0_linkup/roach2_tut_tge_gbe0_linkup_user_data_in/roach2_tut_tge_gbe0_linkup_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0_linkup/roach2_tut_tge_gbe0_linkup_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rst/roach2_tut_tge_gbe0_rst',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rst',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_ack/roach2_tut_tge_gbe0_rx_ack',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_bad_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_bad_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_bad_frame/roach2_tut_tge_gbe0_rx_bad_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_bad_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_data/roach2_tut_tge_gbe0_rx_data',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe0_rx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_ip',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_rx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_end_of_frame/roach2_tut_tge_gbe0_rx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_overrun' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun/roach2_tut_tge_gbe0_rx_overrun',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_overrun_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun_ack/roach2_tut_tge_gbe0_rx_overrun_ack',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_overrun_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rx_source_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_source_ip/roach2_tut_tge_gbe0_rx_source_ip',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_source_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rx_source_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rx_source_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_rx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_valid/roach2_tut_tge_gbe0_rx_valid',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_rx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxbadctr_roach2_tut_tge_gbe0_rxbadctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxbadctr/roach2_tut_tge_gbe0_rxbadctr_user_data_in/roach2_tut_tge_gbe0_rxbadctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxbadctr/roach2_tut_tge_gbe0_rxbadctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxctr_roach2_tut_tge_gbe0_rxctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxctr/roach2_tut_tge_gbe0_rxctr_user_data_in/roach2_tut_tge_gbe0_rxctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxctr/roach2_tut_tge_gbe0_rxctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxeofctr_roach2_tut_tge_gbe0_rxeofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxeofctr/roach2_tut_tge_gbe0_rxeofctr_user_data_in/roach2_tut_tge_gbe0_rxeofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxeofctr/roach2_tut_tge_gbe0_rxeofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxofctr_roach2_tut_tge_gbe0_rxofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxofctr/roach2_tut_tge_gbe0_rxofctr_user_data_in/roach2_tut_tge_gbe0_rxofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxofctr/roach2_tut_tge_gbe0_rxofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_addr/roach2_tut_tge_gbe0_rxs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_data_in/roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_rxs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_we/roach2_tut_tge_gbe0_rxs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/bram/roach2_tut_tge_gbe0_rxs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/ctrl/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/ctrl/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_status_roach2_tut_tge_gbe0_rxs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxs/ss/status/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxs/ss/status/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_rxvldctr_roach2_tut_tge_gbe0_rxvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/rxvldctr/roach2_tut_tge_gbe0_rxvldctr_user_data_in/roach2_tut_tge_gbe0_rxvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/rxvldctr/roach2_tut_tge_gbe0_rxvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_afull' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_afull.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_afull/roach2_tut_tge_gbe0_tx_afull',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_afull',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_tx_cnt_roach2_tut_tge_gbe0_tx_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0_tx_cnt/roach2_tut_tge_gbe0_tx_cnt_user_data_in/roach2_tut_tge_gbe0_tx_cnt_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0_tx_cnt/roach2_tut_tge_gbe0_tx_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_data/roach2_tut_tge_gbe0_tx_data',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe0_tx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_ip/roach2_tut_tge_gbe0_tx_dest_ip',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_tx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_port/roach2_tut_tge_gbe0_tx_dest_port',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_dest_port',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe0_tx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_end_of_frame/roach2_tut_tge_gbe0_tx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_overflow' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_overflow.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_overflow/roach2_tut_tge_gbe0_tx_overflow',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_overflow',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_tx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_valid/roach2_tut_tge_gbe0_tx_valid',
              'source_block' => 'roach2_tut_tge/gbe0/roach2_tut_tge_gbe0_tx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_txctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txctr_roach2_tut_tge_gbe0_txctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txctr/roach2_tut_tge_gbe0_txctr_user_data_in/roach2_tut_tge_gbe0_txctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txctr/roach2_tut_tge_gbe0_txctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txfullctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txfullctr_roach2_tut_tge_gbe0_txfullctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txfullctr/roach2_tut_tge_gbe0_txfullctr_user_data_in/roach2_tut_tge_gbe0_txfullctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txfullctr/roach2_tut_tge_gbe0_txfullctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txofctr_roach2_tut_tge_gbe0_txofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txofctr/roach2_tut_tge_gbe0_txofctr_user_data_in/roach2_tut_tge_gbe0_txofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txofctr/roach2_tut_tge_gbe0_txofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_addr/roach2_tut_tge_gbe0_txs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_data_in/roach2_tut_tge_gbe0_txs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe0_txs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_we/roach2_tut_tge_gbe0_txs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/bram/roach2_tut_tge_gbe0_txs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/ctrl/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/ctrl/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_status_roach2_tut_tge_gbe0_txs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txs/ss/status/roach2_tut_tge_gbe0_txs_ss_status_user_data_in/roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txs/ss/status/roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe0_txvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe0_txvldctr_roach2_tut_tge_gbe0_txvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe0/txvldctr/roach2_tut_tge_gbe0_txvldctr_user_data_in/roach2_tut_tge_gbe0_txvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe0/txvldctr/roach2_tut_tge_gbe0_txvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_led_rx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_rx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_rx/roach2_tut_tge_gbe1_led_rx',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_rx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_led_tx' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_tx.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_tx/roach2_tut_tge_gbe1_led_tx',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_tx',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_led_up' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_up.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_up/roach2_tut_tge_gbe1_led_up',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_led_up',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_linkup_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_linkup_roach2_tut_tge_gbe1_linkup_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1_linkup/roach2_tut_tge_gbe1_linkup_user_data_in/roach2_tut_tge_gbe1_linkup_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1_linkup/roach2_tut_tge_gbe1_linkup_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rst/roach2_tut_tge_gbe1_rst',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rst',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_ack/roach2_tut_tge_gbe1_rx_ack',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_bad_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_bad_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_bad_frame/roach2_tut_tge_gbe1_rx_bad_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_bad_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_data/roach2_tut_tge_gbe1_rx_data',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe1_rx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_ip',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_rx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_end_of_frame/roach2_tut_tge_gbe1_rx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rx_frame_cnt_roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1_rx_frame_cnt/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1_rx_frame_cnt/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_overrun' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun/roach2_tut_tge_gbe1_rx_overrun',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_overrun_ack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun_ack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun_ack/roach2_tut_tge_gbe1_rx_overrun_ack',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_overrun_ack',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rx_source_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_source_ip/roach2_tut_tge_gbe1_rx_source_ip',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_source_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rx_source_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rx_source_port',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_rx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_valid/roach2_tut_tge_gbe1_rx_valid',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_rx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxbadctr_roach2_tut_tge_gbe1_rxbadctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxbadctr/roach2_tut_tge_gbe1_rxbadctr_user_data_in/roach2_tut_tge_gbe1_rxbadctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxbadctr/roach2_tut_tge_gbe1_rxbadctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxctr_roach2_tut_tge_gbe1_rxctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxctr/roach2_tut_tge_gbe1_rxctr_user_data_in/roach2_tut_tge_gbe1_rxctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxctr/roach2_tut_tge_gbe1_rxctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxeofctr_roach2_tut_tge_gbe1_rxeofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxeofctr/roach2_tut_tge_gbe1_rxeofctr_user_data_in/roach2_tut_tge_gbe1_rxeofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxeofctr/roach2_tut_tge_gbe1_rxeofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxofctr_roach2_tut_tge_gbe1_rxofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxofctr/roach2_tut_tge_gbe1_rxofctr_user_data_in/roach2_tut_tge_gbe1_rxofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxofctr/roach2_tut_tge_gbe1_rxofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_addr/roach2_tut_tge_gbe1_rxs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_data_in/roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_rxs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_we/roach2_tut_tge_gbe1_rxs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/bram/roach2_tut_tge_gbe1_rxs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/ctrl/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/ctrl/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_status_roach2_tut_tge_gbe1_rxs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxs/ss/status/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxs/ss/status/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_rxvldctr_roach2_tut_tge_gbe1_rxvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/rxvldctr/roach2_tut_tge_gbe1_rxvldctr_user_data_in/roach2_tut_tge_gbe1_rxvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/rxvldctr/roach2_tut_tge_gbe1_rxvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_tx_afull' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_afull.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_afull/roach2_tut_tge_gbe1_tx_afull',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_afull',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_data' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_data.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_data/roach2_tut_tge_gbe1_tx_data',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_data',
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'roach2_tut_tge_gbe1_tx_dest_ip' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_ip.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_ip/roach2_tut_tge_gbe1_tx_dest_ip',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_ip',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_tx_dest_port' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_port.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_port/roach2_tut_tge_gbe1_tx_dest_port',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_dest_port',
              'timingConstraint' => 'none',
              'type' => 'UFix_16_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'roach2_tut_tge_gbe1_tx_end_of_frame' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_end_of_frame.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_end_of_frame/roach2_tut_tge_gbe1_tx_end_of_frame',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_end_of_frame',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_overflow' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_overflow.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_overflow/roach2_tut_tge_gbe1_tx_overflow',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_overflow',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_tx_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_valid/roach2_tut_tge_gbe1_tx_valid',
              'source_block' => 'roach2_tut_tge/gbe1/roach2_tut_tge_gbe1_tx_valid',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_txctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txctr_roach2_tut_tge_gbe1_txctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txctr/roach2_tut_tge_gbe1_txctr_user_data_in/roach2_tut_tge_gbe1_txctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txctr/roach2_tut_tge_gbe1_txctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txfullctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txfullctr_roach2_tut_tge_gbe1_txfullctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txfullctr/roach2_tut_tge_gbe1_txfullctr_user_data_in/roach2_tut_tge_gbe1_txfullctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txfullctr/roach2_tut_tge_gbe1_txfullctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txofctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txofctr_roach2_tut_tge_gbe1_txofctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txofctr/roach2_tut_tge_gbe1_txofctr_user_data_in/roach2_tut_tge_gbe1_txofctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txofctr/roach2_tut_tge_gbe1_txofctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_addr/roach2_tut_tge_gbe1_txs_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_13_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(12 downto 0)',
            'width' => 13,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_data_in/roach2_tut_tge_gbe1_txs_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_gbe1_txs_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_we/roach2_tut_tge_gbe1_txs_ss_bram_we',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/bram/roach2_tut_tge_gbe1_txs_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/ctrl/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/ctrl/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_status_roach2_tut_tge_gbe1_txs_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txs/ss/status/roach2_tut_tge_gbe1_txs_ss_status_user_data_in/roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txs/ss/status/roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_gbe1_txvldctr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_gbe1_txvldctr_roach2_tut_tge_gbe1_txvldctr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/gbe1/txvldctr/roach2_tut_tge_gbe1_txvldctr_user_data_in/roach2_tut_tge_gbe1_txvldctr_user_data_in',
              'source_block' => 'roach2_tut_tge/gbe1/txvldctr/roach2_tut_tge_gbe1_txvldctr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led0_gbe0_pulse_tx_roach2_tut_tge_led0_gbe0_pulse_tx_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx_gateway/roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
              'source_block' => 'roach2_tut_tge/led0_gbe0_pulse_tx/roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led1_gbe0_up_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led1_gbe0_up_roach2_tut_tge_led1_gbe0_up_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led1_gbe0_up/roach2_tut_tge_led1_gbe0_up_gateway/roach2_tut_tge_led1_gbe0_up_gateway',
              'source_block' => 'roach2_tut_tge/led1_gbe0_up/roach2_tut_tge_led1_gbe0_up_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led2_gbe1_pulse_rx_roach2_tut_tge_led2_gbe1_pulse_rx_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led2_gbe1_pulse_rx/roach2_tut_tge_led2_gbe1_pulse_rx_gateway/roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
              'source_block' => 'roach2_tut_tge/led2_gbe1_pulse_rx/roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_led3_gbe1_up_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_led3_gbe1_up_roach2_tut_tge_led3_gbe1_up_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/led3_gbe1_up/roach2_tut_tge_led3_gbe1_up_gateway/roach2_tut_tge_led3_gbe1_up_gateway',
              'source_block' => 'roach2_tut_tge/led3_gbe1_up/roach2_tut_tge_led3_gbe1_up_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_pkt_sim_enable_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_enable_roach2_tut_tge_pkt_sim_enable_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/enable/roach2_tut_tge_pkt_sim_enable_user_data_out/roach2_tut_tge_pkt_sim_enable_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/enable/roach2_tut_tge_pkt_sim_enable_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_payload_len_roach2_tut_tge_pkt_sim_payload_len_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/payload_len/roach2_tut_tge_pkt_sim_payload_len_user_data_out/roach2_tut_tge_pkt_sim_payload_len_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/payload_len/roach2_tut_tge_pkt_sim_payload_len_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_pkt_sim_period_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_pkt_sim_period_roach2_tut_tge_pkt_sim_period_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/pkt_sim/period/roach2_tut_tge_pkt_sim_period_user_data_out/roach2_tut_tge_pkt_sim_period_user_data_out',
              'source_block' => 'roach2_tut_tge/pkt_sim/period/roach2_tut_tge_pkt_sim_period_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_rst_roach2_tut_tge_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/rst/roach2_tut_tge_rst_user_data_out/roach2_tut_tge_rst_user_data_out',
              'source_block' => 'roach2_tut_tge/rst/roach2_tut_tge_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_addr/roach2_tut_tge_tx_snapshot_ss_bram_addr',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_data_in/roach2_tut_tge_tx_snapshot_ss_bram_data_in',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'roach2_tut_tge_tx_snapshot_ss_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_we/roach2_tut_tge_tx_snapshot_ss_bram_we',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/bram/roach2_tut_tge_tx_snapshot_ss_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/ctrl/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/ctrl/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_status_roach2_tut_tge_tx_snapshot_ss_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'roach2_tut_tge/tx_snapshot/ss/status/roach2_tut_tge_tx_snapshot_ss_status_user_data_in/roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
              'source_block' => 'roach2_tut_tge/tx_snapshot/ss/status/roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'subblocks' => {
          'default_clock_driver_roach2_tut_tge_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x97',
              'clk_1' => 'clk_1_sg_x97',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver_roach2_tut_tge',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver_roach2_tut_tge',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'roach2_tut_tge_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x97',
              'clk_1' => 'clk_1_sg_x97',
              'roach2_tut_tge_dest_ip_user_data_out' => 'roach2_tut_tge_dest_ip_user_data_out_net',
              'roach2_tut_tge_dest_port_user_data_out' => 'roach2_tut_tge_dest_port_user_data_out_net',
              'roach2_tut_tge_gbe0_led_rx' => 'roach2_tut_tge_gbe0_led_rx_net',
              'roach2_tut_tge_gbe0_led_tx' => 'roach2_tut_tge_gbe0_led_tx_net',
              'roach2_tut_tge_gbe0_led_up' => 'roach2_tut_tge_gbe0_led_up_net',
              'roach2_tut_tge_gbe0_linkup_user_data_in' => 'roach2_tut_tge_gbe0_linkup_user_data_in_net',
              'roach2_tut_tge_gbe0_rst' => 'roach2_tut_tge_gbe0_rst_net',
              'roach2_tut_tge_gbe0_rx_ack' => 'roach2_tut_tge_gbe0_rx_ack_net',
              'roach2_tut_tge_gbe0_rx_bad_frame' => 'roach2_tut_tge_gbe0_rx_bad_frame_net',
              'roach2_tut_tge_gbe0_rx_data' => 'roach2_tut_tge_gbe0_rx_data_net',
              'roach2_tut_tge_gbe0_rx_dest_ip' => 'roach2_tut_tge_gbe0_rx_dest_ip_net',
              'roach2_tut_tge_gbe0_rx_dest_port' => 'roach2_tut_tge_gbe0_rx_dest_port_net',
              'roach2_tut_tge_gbe0_rx_end_of_frame' => 'roach2_tut_tge_gbe0_rx_end_of_frame_net',
              'roach2_tut_tge_gbe0_rx_overrun' => 'roach2_tut_tge_gbe0_rx_overrun_net',
              'roach2_tut_tge_gbe0_rx_overrun_ack' => 'roach2_tut_tge_gbe0_rx_overrun_ack_net',
              'roach2_tut_tge_gbe0_rx_source_ip' => 'roach2_tut_tge_gbe0_rx_source_ip_net',
              'roach2_tut_tge_gbe0_rx_source_port' => 'roach2_tut_tge_gbe0_rx_source_port_net',
              'roach2_tut_tge_gbe0_rx_valid' => 'roach2_tut_tge_gbe0_rx_valid_net',
              'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => 'roach2_tut_tge_gbe0_rxbadctr_user_data_in_net',
              'roach2_tut_tge_gbe0_rxctr_user_data_in' => 'roach2_tut_tge_gbe0_rxctr_user_data_in_net',
              'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => 'roach2_tut_tge_gbe0_rxeofctr_user_data_in_net',
              'roach2_tut_tge_gbe0_rxofctr_user_data_in' => 'roach2_tut_tge_gbe0_rxofctr_user_data_in_net',
              'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => 'roach2_tut_tge_gbe0_rxs_ss_bram_addr_net',
              'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_in_net',
              'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out_net',
              'roach2_tut_tge_gbe0_rxs_ss_bram_we' => 'roach2_tut_tge_gbe0_rxs_ss_bram_we_net',
              'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out_net',
              'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => 'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in_net',
              'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => 'roach2_tut_tge_gbe0_rxvldctr_user_data_in_net',
              'roach2_tut_tge_gbe0_tx_afull' => 'roach2_tut_tge_gbe0_tx_afull_net',
              'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => 'roach2_tut_tge_gbe0_tx_cnt_user_data_in_net',
              'roach2_tut_tge_gbe0_tx_data' => 'roach2_tut_tge_gbe0_tx_data_net',
              'roach2_tut_tge_gbe0_tx_dest_ip' => 'roach2_tut_tge_gbe0_tx_dest_ip_net',
              'roach2_tut_tge_gbe0_tx_dest_port' => 'roach2_tut_tge_gbe0_tx_dest_port_net',
              'roach2_tut_tge_gbe0_tx_end_of_frame' => 'roach2_tut_tge_gbe0_tx_end_of_frame_net',
              'roach2_tut_tge_gbe0_tx_overflow' => 'roach2_tut_tge_gbe0_tx_overflow_net',
              'roach2_tut_tge_gbe0_tx_valid' => 'roach2_tut_tge_gbe0_tx_valid_net',
              'roach2_tut_tge_gbe0_txctr_user_data_in' => 'roach2_tut_tge_gbe0_txctr_user_data_in_net',
              'roach2_tut_tge_gbe0_txfullctr_user_data_in' => 'roach2_tut_tge_gbe0_txfullctr_user_data_in_net',
              'roach2_tut_tge_gbe0_txofctr_user_data_in' => 'roach2_tut_tge_gbe0_txofctr_user_data_in_net',
              'roach2_tut_tge_gbe0_txs_ss_bram_addr' => 'roach2_tut_tge_gbe0_txs_ss_bram_addr_net',
              'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_in_net',
              'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out_net',
              'roach2_tut_tge_gbe0_txs_ss_bram_we' => 'roach2_tut_tge_gbe0_txs_ss_bram_we_net',
              'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out_net',
              'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => 'roach2_tut_tge_gbe0_txs_ss_status_user_data_in_net',
              'roach2_tut_tge_gbe0_txvldctr_user_data_in' => 'roach2_tut_tge_gbe0_txvldctr_user_data_in_net',
              'roach2_tut_tge_gbe1_led_rx' => 'roach2_tut_tge_gbe1_led_rx_net',
              'roach2_tut_tge_gbe1_led_tx' => 'roach2_tut_tge_gbe1_led_tx_net',
              'roach2_tut_tge_gbe1_led_up' => 'roach2_tut_tge_gbe1_led_up_net',
              'roach2_tut_tge_gbe1_linkup_user_data_in' => 'roach2_tut_tge_gbe1_linkup_user_data_in_net',
              'roach2_tut_tge_gbe1_rst' => 'roach2_tut_tge_gbe1_rst_net',
              'roach2_tut_tge_gbe1_rx_ack' => 'roach2_tut_tge_gbe1_rx_ack_net',
              'roach2_tut_tge_gbe1_rx_bad_frame' => 'roach2_tut_tge_gbe1_rx_bad_frame_net',
              'roach2_tut_tge_gbe1_rx_data' => 'roach2_tut_tge_gbe1_rx_data_net',
              'roach2_tut_tge_gbe1_rx_dest_ip' => 'roach2_tut_tge_gbe1_rx_dest_ip_net',
              'roach2_tut_tge_gbe1_rx_dest_port' => 'roach2_tut_tge_gbe1_rx_dest_port_net',
              'roach2_tut_tge_gbe1_rx_end_of_frame' => 'roach2_tut_tge_gbe1_rx_end_of_frame_net',
              'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => 'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in_net',
              'roach2_tut_tge_gbe1_rx_overrun' => 'roach2_tut_tge_gbe1_rx_overrun_net',
              'roach2_tut_tge_gbe1_rx_overrun_ack' => 'roach2_tut_tge_gbe1_rx_overrun_ack_net',
              'roach2_tut_tge_gbe1_rx_source_ip' => 'roach2_tut_tge_gbe1_rx_source_ip_net',
              'roach2_tut_tge_gbe1_rx_source_port' => 'roach2_tut_tge_gbe1_rx_source_port_net',
              'roach2_tut_tge_gbe1_rx_valid' => 'roach2_tut_tge_gbe1_rx_valid_net',
              'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => 'roach2_tut_tge_gbe1_rxbadctr_user_data_in_net',
              'roach2_tut_tge_gbe1_rxctr_user_data_in' => 'roach2_tut_tge_gbe1_rxctr_user_data_in_net',
              'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => 'roach2_tut_tge_gbe1_rxeofctr_user_data_in_net',
              'roach2_tut_tge_gbe1_rxofctr_user_data_in' => 'roach2_tut_tge_gbe1_rxofctr_user_data_in_net',
              'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => 'roach2_tut_tge_gbe1_rxs_ss_bram_addr_net',
              'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_in_net',
              'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out_net',
              'roach2_tut_tge_gbe1_rxs_ss_bram_we' => 'roach2_tut_tge_gbe1_rxs_ss_bram_we_net',
              'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out_net',
              'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => 'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in_net',
              'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => 'roach2_tut_tge_gbe1_rxvldctr_user_data_in_net',
              'roach2_tut_tge_gbe1_tx_afull' => 'roach2_tut_tge_gbe1_tx_afull_net',
              'roach2_tut_tge_gbe1_tx_data' => 'roach2_tut_tge_gbe1_tx_data_net',
              'roach2_tut_tge_gbe1_tx_dest_ip' => 'roach2_tut_tge_gbe1_tx_dest_ip_net',
              'roach2_tut_tge_gbe1_tx_dest_port' => 'roach2_tut_tge_gbe1_tx_dest_port_net',
              'roach2_tut_tge_gbe1_tx_end_of_frame' => 'roach2_tut_tge_gbe1_tx_end_of_frame_net',
              'roach2_tut_tge_gbe1_tx_overflow' => 'roach2_tut_tge_gbe1_tx_overflow_net',
              'roach2_tut_tge_gbe1_tx_valid' => 'roach2_tut_tge_gbe1_tx_valid_net',
              'roach2_tut_tge_gbe1_txctr_user_data_in' => 'roach2_tut_tge_gbe1_txctr_user_data_in_net',
              'roach2_tut_tge_gbe1_txfullctr_user_data_in' => 'roach2_tut_tge_gbe1_txfullctr_user_data_in_net',
              'roach2_tut_tge_gbe1_txofctr_user_data_in' => 'roach2_tut_tge_gbe1_txofctr_user_data_in_net',
              'roach2_tut_tge_gbe1_txs_ss_bram_addr' => 'roach2_tut_tge_gbe1_txs_ss_bram_addr_net',
              'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_in_net',
              'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out_net',
              'roach2_tut_tge_gbe1_txs_ss_bram_we' => 'roach2_tut_tge_gbe1_txs_ss_bram_we_net',
              'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out_net',
              'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => 'roach2_tut_tge_gbe1_txs_ss_status_user_data_in_net',
              'roach2_tut_tge_gbe1_txvldctr_user_data_in' => 'roach2_tut_tge_gbe1_txvldctr_user_data_in_net',
              'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => 'roach2_tut_tge_led0_gbe0_pulse_tx_gateway_net',
              'roach2_tut_tge_led1_gbe0_up_gateway' => 'roach2_tut_tge_led1_gbe0_up_gateway_net',
              'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => 'roach2_tut_tge_led2_gbe1_pulse_rx_gateway_net',
              'roach2_tut_tge_led3_gbe1_up_gateway' => 'roach2_tut_tge_led3_gbe1_up_gateway_net',
              'roach2_tut_tge_pkt_sim_enable_user_data_out' => 'roach2_tut_tge_pkt_sim_enable_user_data_out_net',
              'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => 'roach2_tut_tge_pkt_sim_payload_len_user_data_out_net',
              'roach2_tut_tge_pkt_sim_period_user_data_out' => 'roach2_tut_tge_pkt_sim_period_user_data_out_net',
              'roach2_tut_tge_rst_user_data_out' => 'roach2_tut_tge_rst_user_data_out_net',
              'roach2_tut_tge_tx_snapshot_ss_bram_addr' => 'roach2_tut_tge_tx_snapshot_ss_bram_addr_net',
              'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_in_net',
              'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out_net',
              'roach2_tut_tge_tx_snapshot_ss_bram_we' => 'roach2_tut_tge_tx_snapshot_ss_bram_we_net',
              'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out_net',
              'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => 'roach2_tut_tge_tx_snapshot_ss_status_user_data_in_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'roach2_tut_tge',
              },
              'entityName' => 'roach2_tut_tge',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_dest_ip_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_dest_ip_roach2_tut_tge_dest_ip_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_dest_ip_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_dest_port_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_dest_port_roach2_tut_tge_dest_port_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_dest_port_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_led_rx' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_rx.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_led_rx',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_led_tx' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_tx.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_led_tx',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_led_up' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_led_up.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_led_up',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_linkup_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_linkup_roach2_tut_tge_gbe0_linkup_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 25,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_linkup_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rst' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rst.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rst',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_ack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_ack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_ack',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_bad_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_bad_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_bad_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_data' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_data.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_data',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'roach2_tut_tge_gbe0_rx_dest_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_ip',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rx_dest_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_dest_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe0_rx_dest_port',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe0_rx_end_of_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_end_of_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_end_of_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_overrun' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_overrun',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_overrun_ack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_overrun_ack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_overrun_ack',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rx_source_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_source_ip',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rx_source_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_source_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe0_rx_source_port',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe0_rx_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_rx_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rx_valid',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rxbadctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxbadctr_roach2_tut_tge_gbe0_rxbadctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxbadctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxctr_roach2_tut_tge_gbe0_rxctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxeofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxeofctr_roach2_tut_tge_gbe0_rxeofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxeofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxofctr_roach2_tut_tge_gbe0_rxofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxs_ss_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxs_ss_bram_addr',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_13_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(12 downto 0)',
                  'width' => 13,
                },
                'roach2_tut_tge_gbe0_rxs_ss_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxs_ss_bram_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe0_rxs_ss_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe0_rxs_ss_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe0_rxs_ss_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_bram_roach2_tut_tge_gbe0_rxs_ss_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxs_ss_bram_we',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_ctrl_roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxs_ss_ctrl_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxs_ss_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxs_ss_status_roach2_tut_tge_gbe0_rxs_ss_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxs_ss_status_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_rxvldctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_rxvldctr_roach2_tut_tge_gbe0_rxvldctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_rxvldctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_tx_afull' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_afull.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_afull',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_tx_cnt_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_tx_cnt_roach2_tut_tge_gbe0_tx_cnt_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 26,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_cnt_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_tx_data' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_data.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_data',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'roach2_tut_tge_gbe0_tx_dest_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_dest_ip',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_tx_dest_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_dest_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_dest_port',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe0_tx_end_of_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_end_of_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_end_of_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_tx_overflow' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_overflow.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_overflow',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_tx_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_roach2_tut_tge_gbe0_tx_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_tx_valid',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_txctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txctr_roach2_tut_tge_gbe0_txctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_txfullctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txfullctr_roach2_tut_tge_gbe0_txfullctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txfullctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_txofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txofctr_roach2_tut_tge_gbe0_txofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_txs_ss_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txs_ss_bram_addr',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_13_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(12 downto 0)',
                  'width' => 13,
                },
                'roach2_tut_tge_gbe0_txs_ss_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txs_ss_bram_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe0_txs_ss_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe0_txs_ss_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe0_txs_ss_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_bram_roach2_tut_tge_gbe0_txs_ss_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txs_ss_bram_we',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_ctrl_roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txs_ss_ctrl_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_txs_ss_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txs_ss_status_roach2_tut_tge_gbe0_txs_ss_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txs_ss_status_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe0_txvldctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe0_txvldctr_roach2_tut_tge_gbe0_txvldctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 24,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe0_txvldctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_led_rx' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_rx.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_led_rx',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_led_tx' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_tx.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_led_tx',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_led_up' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_led_up.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_led_up',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_linkup_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_linkup_roach2_tut_tge_gbe1_linkup_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 52,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_linkup_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rst' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rst.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 27,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rst',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_ack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_ack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 28,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_ack',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_bad_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_bad_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_bad_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_data' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_data.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_data',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'roach2_tut_tge_gbe1_rx_dest_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_ip',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rx_dest_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_dest_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe1_rx_dest_port',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe1_rx_end_of_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_end_of_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_end_of_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rx_frame_cnt_roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 53,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_frame_cnt_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rx_overrun' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_overrun',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_overrun_ack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_overrun_ack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 29,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_overrun_ack',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rx_source_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_source_ip',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rx_source_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_source_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe1_rx_source_port',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe1_rx_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_rx_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rx_valid',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rxbadctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxbadctr_roach2_tut_tge_gbe1_rxbadctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 35,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxbadctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxctr_roach2_tut_tge_gbe1_rxctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 36,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxeofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxeofctr_roach2_tut_tge_gbe1_rxeofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 37,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxeofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxofctr_roach2_tut_tge_gbe1_rxofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 38,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxs_ss_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 39,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxs_ss_bram_addr',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_13_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(12 downto 0)',
                  'width' => 13,
                },
                'roach2_tut_tge_gbe1_rxs_ss_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 40,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxs_ss_bram_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe1_rxs_ss_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe1_rxs_ss_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe1_rxs_ss_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_bram_roach2_tut_tge_gbe1_rxs_ss_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 41,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxs_ss_bram_we',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_ctrl_roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 26,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxs_ss_ctrl_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxs_ss_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxs_ss_status_roach2_tut_tge_gbe1_rxs_ss_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 42,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxs_ss_status_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_rxvldctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_rxvldctr_roach2_tut_tge_gbe1_rxvldctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 43,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_rxvldctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_tx_afull' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_afull.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 24,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_afull',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_tx_data' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_data.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 30,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_data',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'roach2_tut_tge_gbe1_tx_dest_ip' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_ip.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 31,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_dest_ip',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_tx_dest_port' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_dest_port.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 33,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_dest_port',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_16_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'roach2_tut_tge_gbe1_tx_end_of_frame' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_end_of_frame.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 32,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_end_of_frame',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_tx_overflow' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_overflow.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 25,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_overflow',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_tx_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_roach2_tut_tge_gbe1_tx_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 34,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_tx_valid',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_txctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txctr_roach2_tut_tge_gbe1_txctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 44,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_txfullctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txfullctr_roach2_tut_tge_gbe1_txfullctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 45,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txfullctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_txofctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txofctr_roach2_tut_tge_gbe1_txofctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 46,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txofctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_txs_ss_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 47,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txs_ss_bram_addr',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_13_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(12 downto 0)',
                  'width' => 13,
                },
                'roach2_tut_tge_gbe1_txs_ss_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 48,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txs_ss_bram_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe1_txs_ss_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_gbe1_txs_ss_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_gbe1_txs_ss_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_bram_roach2_tut_tge_gbe1_txs_ss_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 49,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txs_ss_bram_we',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_ctrl_roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 27,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txs_ss_ctrl_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_txs_ss_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txs_ss_status_roach2_tut_tge_gbe1_txs_ss_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 50,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txs_ss_status_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_gbe1_txvldctr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_gbe1_txvldctr_roach2_tut_tge_gbe1_txvldctr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 51,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_gbe1_txvldctr_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_led0_gbe0_pulse_tx_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_led0_gbe0_pulse_tx_roach2_tut_tge_led0_gbe0_pulse_tx_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 54,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_led0_gbe0_pulse_tx_gateway',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_led1_gbe0_up_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_led1_gbe0_up_roach2_tut_tge_led1_gbe0_up_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 55,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_led1_gbe0_up_gateway',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_led2_gbe1_pulse_rx_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_led2_gbe1_pulse_rx_roach2_tut_tge_led2_gbe1_pulse_rx_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 56,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_led2_gbe1_pulse_rx_gateway',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_led3_gbe1_up_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_led3_gbe1_up_roach2_tut_tge_led3_gbe1_up_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 57,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_led3_gbe1_up_gateway',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_pkt_sim_enable_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_pkt_sim_enable_roach2_tut_tge_pkt_sim_enable_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 28,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_pkt_sim_enable_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_pkt_sim_payload_len_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_pkt_sim_payload_len_roach2_tut_tge_pkt_sim_payload_len_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 29,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_pkt_sim_payload_len_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_pkt_sim_period_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_pkt_sim_period_roach2_tut_tge_pkt_sim_period_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 30,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_pkt_sim_period_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_rst_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_rst_roach2_tut_tge_rst_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 31,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_rst_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_tx_snapshot_ss_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 58,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_tx_snapshot_ss_bram_addr',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_12_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(11 downto 0)',
                  'width' => 12,
                },
                'roach2_tut_tge_tx_snapshot_ss_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 59,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_tx_snapshot_ss_bram_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_tx_snapshot_ss_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'roach2_tut_tge_tx_snapshot_ss_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'roach2_tut_tge_tx_snapshot_ss_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_bram_roach2_tut_tge_tx_snapshot_ss_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 60,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_tx_snapshot_ss_bram_we',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_ctrl_roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 32,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_tx_snapshot_ss_ctrl_user_data_out',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'roach2_tut_tge_tx_snapshot_ss_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'roach2_tut_tge_tx_snapshot_ss_status_roach2_tut_tge_tx_snapshot_ss_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 61,
                    'simulinkName' => 'roach2_tut_tge/roach2_tut_tge_tx_snapshot_ss_status_user_data_in',
                    'source_block' => 'roach2_tut_tge',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
              },
            },
            'entityName' => 'roach2_tut_tge',
          },
        },
      },
      'entityName' => 'roach2_tut_tge_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => { 'clk' => '.clk', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => { 'isClk' => 1, },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
  },
}
