verilog work "FULL_ADDER.v"
verilog work "AHEAD_ADDER.v"
verilog work "Ahead_Adder_T.v"
verilog work "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
