{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643968035389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643968035390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 12:47:15 2022 " "Processing started: Fri Feb  4 12:47:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643968035390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968035390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968035390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643968035942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643968035942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643968048043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643968048045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(46) " "Verilog HDL information at main.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643968048046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643968048047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643968048049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643968048051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643968048102 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusordata main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"statusordata\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643968048107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keypad_ack main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"keypad_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643968048107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeorready main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"timeorready\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643968048107 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_ack main.v(46) " "Verilog HDL Always Construct warning at main.v(46): inferring latch(es) for variable \"timer_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643968048107 "|main"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "218 0 255 main.v(99) " "Verilog HDL warning at main.v(99): number of words (218) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 99 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1643968048109 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeorready main.v(46) " "Inferred latch for \"timeorready\" at main.v(46)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048114 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_ack main.v(52) " "Inferred latch for \"timer_ack\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048114 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_ack main.v(52) " "Inferred latch for \"keypad_ack\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048115 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusordata main.v(52) " "Inferred latch for \"statusordata\" at main.v(52)" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968048115 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643968048139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643968048143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm1 " "Elaborating entity \"timer\" for hierarchy \"timer:tm1\"" {  } { { "main.v" "tm1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643968048147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timee timer.v(12) " "Verilog HDL or VHDL warning at timer.v(12): object \"timee\" assigned a value but never read" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643968048149 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (16)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643968048149 "|main|timer:tm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_extended bird_extended:br1 " "Elaborating entity \"bird_extended\" for hierarchy \"bird_extended:br1\"" {  } { { "main.v" "br1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643968048151 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main.v" "memory" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1643968048602 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1643968048602 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/db/project_3.ram0_main_3dde57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/db/project_3.ram0_main_3dde57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1643968049019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timeorready " "Latch timeorready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643968051831 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643968051831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "statusordata " "Latch statusordata has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE bird_extended:br1\|pc\[4\] " "Ports ENA and PRE on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643968051832 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643968051832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer_ack " "Latch timer_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bird_extended:br1\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643968051832 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643968051832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_ack " "Latch keypad_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE bird_extended:br1\|pc\[4\] " "Ports ENA and PRE on the latch are fed by the same signal bird_extended:br1\|pc\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643968051832 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643968051832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643968055682 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643968061979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968062284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643968062798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643968062798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8054 " "Implemented 8054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643968063524 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643968063524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8033 " "Implemented 8033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643968063524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643968063524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643968063565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 12:47:43 2022 " "Processing ended: Fri Feb  4 12:47:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643968063565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643968063565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643968063565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643968063565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643968065335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643968065337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 12:47:44 2022 " "Processing started: Fri Feb  4 12:47:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643968065337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643968065337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_3 -c project_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643968065337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643968065448 ""}
{ "Info" "0" "" "Project  = project_3" {  } {  } 0 0 "Project  = project_3" 0 0 "Fitter" 0 0 1643968065450 ""}
{ "Info" "0" "" "Revision = project_3" {  } {  } 0 0 "Revision = project_3" 0 0 "Fitter" 0 0 1643968065450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643968065662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643968065663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_3 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"project_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643968065715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643968065801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643968065801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643968066071 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643968066083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643968066462 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643968066462 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643968066462 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643968066462 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643968066521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643968066521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643968066521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643968066521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643968066521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643968066521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643968066537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643968068930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_3.sdc " "Synopsys Design Constraints File file not found: 'project_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643968068940 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643968068941 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: datac  to: combout " "Cell: br1\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datac  to: combout " "Cell: br1\|Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: dataa  to: combout " "Cell: br1\|Mux16~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datab  to: combout " "Cell: br1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datac  to: combout " "Cell: br1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: dataa  to: combout " "Cell: br1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datac  to: combout " "Cell: br1\|Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datac  to: combout " "Cell: br1\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datac  to: combout " "Cell: br1\|Mux17~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datac  to: combout " "Cell: br1\|Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datac  to: combout " "Cell: br1\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datac  to: combout " "Cell: br1\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: dataa  to: combout " "Cell: br1\|Mux19~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datac  to: combout " "Cell: br1\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datac  to: combout " "Cell: br1\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: datac  to: combout " "Cell: br1\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: dataa  to: combout " "Cell: br1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datab  to: combout " "Cell: br1\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datac  to: combout " "Cell: br1\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: datac  to: combout " "Cell: br1\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datac  to: combout " "Cell: br1\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datac  to: combout " "Cell: br1\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: datac  to: combout " "Cell: br1\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datac  to: combout " "Cell: br1\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~0  from: dataa  to: combout " "Cell: br1\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datab  to: combout " "Cell: br1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datac  to: combout " "Cell: br1\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~2  from: datac  to: combout " "Cell: br1\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~3  from: datac  to: combout " "Cell: br1\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~0  from: dataa  to: combout " "Cell: br1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datab  to: combout " "Cell: br1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datac  to: combout " "Cell: br1\|Mux23~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~2  from: datac  to: combout " "Cell: br1\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~3  from: datac  to: combout " "Cell: br1\|Mux23~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~0  from: dataa  to: combout " "Cell: br1\|Mux24~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~1  from: datad  to: combout " "Cell: br1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~2  from: datac  to: combout " "Cell: br1\|Mux24~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~3  from: datac  to: combout " "Cell: br1\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~0  from: dataa  to: combout " "Cell: br1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: datab  to: combout " "Cell: br1\|Mux25~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: datac  to: combout " "Cell: br1\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~2  from: datac  to: combout " "Cell: br1\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~3  from: datac  to: combout " "Cell: br1\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~0  from: dataa  to: combout " "Cell: br1\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datab  to: combout " "Cell: br1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datac  to: combout " "Cell: br1\|Mux26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~2  from: datac  to: combout " "Cell: br1\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~3  from: datac  to: combout " "Cell: br1\|Mux26~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~0  from: dataa  to: combout " "Cell: br1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datab  to: combout " "Cell: br1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datac  to: combout " "Cell: br1\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~2  from: datac  to: combout " "Cell: br1\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~3  from: datac  to: combout " "Cell: br1\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~0  from: dataa  to: combout " "Cell: br1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: datab  to: combout " "Cell: br1\|Mux28~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: datac  to: combout " "Cell: br1\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~2  from: datac  to: combout " "Cell: br1\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~3  from: datac  to: combout " "Cell: br1\|Mux28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~0  from: dataa  to: combout " "Cell: br1\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datab  to: combout " "Cell: br1\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datac  to: combout " "Cell: br1\|Mux29~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~2  from: datac  to: combout " "Cell: br1\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~3  from: datac  to: combout " "Cell: br1\|Mux29~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~0  from: dataa  to: combout " "Cell: br1\|Mux30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: datab  to: combout " "Cell: br1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: datac  to: combout " "Cell: br1\|Mux30~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~2  from: datac  to: combout " "Cell: br1\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~3  from: datac  to: combout " "Cell: br1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~0  from: dataa  to: combout " "Cell: br1\|Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: datab  to: combout " "Cell: br1\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: datac  to: combout " "Cell: br1\|Mux31~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~2  from: datac  to: combout " "Cell: br1\|Mux31~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~3  from: datac  to: combout " "Cell: br1\|Mux31~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968069041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1643968069041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643968069162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643968069164 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643968069168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[0\]\[4\] " "Destination node bird_extended:br1\|regbank\[0\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[1\]\[4\] " "Destination node bird_extended:br1\|regbank\[1\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[2\]\[4\] " "Destination node bird_extended:br1\|regbank\[2\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[3\]\[4\] " "Destination node bird_extended:br1\|regbank\[3\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[4\]\[4\] " "Destination node bird_extended:br1\|regbank\[4\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[5\]\[4\] " "Destination node bird_extended:br1\|regbank\[5\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|regbank\[6\]\[4\] " "Destination node bird_extended:br1\|regbank\[6\]\[4\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[0\] " "Destination node bird_extended:br1\|state\[0\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[1\] " "Destination node bird_extended:br1\|state\[1\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|state\[2\] " "Destination node bird_extended:br1\|state\[2\]" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1643968070297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643968070297 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 9352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643968070297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:kp1\|clk1\[14\]  " "Automatically promoted node keypad:kp1\|clk1\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:kp1\|clk1\[14\]~40 " "Destination node keypad:kp1\|clk1\[14\]~40" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643968070297 ""}  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643968070297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevensegment:ss1\|clk1\[15\]  " "Automatically promoted node sevensegment:ss1\|clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643968070297 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevensegment:ss1\|clk1\[15\]~30 " "Destination node sevensegment:ss1\|clk1\[15\]~30" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070297 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643968070297 ""}  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643968070297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_in\[6\]~3  " "Automatically promoted node data_in\[6\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[4\]~4 " "Destination node data_in\[4\]~4" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[1\]~9 " "Destination node data_in\[1\]~9" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[1\]~10 " "Destination node data_in\[1\]~10" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[0\]~12 " "Destination node data_in\[0\]~12" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[0\]~14 " "Destination node data_in\[0\]~14" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[13\]~20 " "Destination node data_in\[13\]~20" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|Selector2~3 " "Destination node bird_extended:br1\|Selector2~3" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[5\]~24 " "Destination node data_in\[5\]~24" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643968070298 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643968070298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_in~2  " "Automatically promoted node data_in~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[4\]~4 " "Destination node data_in\[4\]~4" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[1\]~9 " "Destination node data_in\[1\]~9" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[0\]~14 " "Destination node data_in\[0\]~14" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 5658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[13\]~19 " "Destination node data_in\[13\]~19" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 6411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[13\]~20 " "Destination node data_in\[13\]~20" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|Selector2~4 " "Destination node bird_extended:br1\|Selector2~4" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 6929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bird_extended:br1\|Selector1~0 " "Destination node bird_extended:br1\|Selector1~0" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 7101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_in\[5\]~24 " "Destination node data_in\[5\]~24" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643968070298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643968070298 ""}  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 0 { 0 ""} 0 4958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643968070298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643968071750 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643968071781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643968071783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643968071835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643968071871 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643968071917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643968071917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643968071937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643968073154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643968073177 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643968073177 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968073956 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643968074011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643968076079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968078894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643968078994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643968106541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968106541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643968107959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643968130267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643968130267 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1643968189207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "bird_extended:br1\|state\[2\] " "Signal \"bird_extended:br1\|state\[2\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1643968674378 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "bird_extended:br1\|Selector128~0 " "Signal \"bird_extended:br1\|Selector128~0\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1643968674378 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1643968674378 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "2 " "Cannot fit design in device -- following 2 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X25_Y13, I1) " "Routing resource LAB Block interconnect (X25_Y13, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1643968674378 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X27_Y9, I10) " "Routing resource LAB Block interconnect (X27_Y9, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1643968674378 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1643968674378 ""}  } { { "c:/intelfpga_lite/21.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1643968674378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643968674379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643968674379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:25 " "Fitter routing operations ending: elapsed time is 00:09:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968674396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643968674958 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643968677388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968677388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643968678763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643968696067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643968696067 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1643968751346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643968874939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643968874939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:15 " "Fitter routing operations ending: elapsed time is 00:03:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968874946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 35.68 " "Total time spent on timing analysis during the Fitter is 35.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643968875343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643968875411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643968876238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643968876242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643968876995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643968878706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.fit.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643968880241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5962 " "Peak virtual memory: 5962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643968881427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 13:01:21 2022 " "Processing ended: Fri Feb  4 13:01:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643968881427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:37 " "Elapsed time: 00:13:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643968881427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:55 " "Total CPU time (on all processors): 00:14:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643968881427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643968881427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643968882730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643968882731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 13:01:22 2022 " "Processing started: Fri Feb  4 13:01:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643968882731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643968882731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_3 -c project_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643968882731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643968883118 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643968884196 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643968884236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643968884509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 13:01:24 2022 " "Processing ended: Fri Feb  4 13:01:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643968884509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643968884509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643968884509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643968884509 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643968885202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643968886073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643968886074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 13:01:25 2022 " "Processing started: Fri Feb  4 13:01:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643968886074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643968886074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_3 -c project_3 " "Command: quartus_sta project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643968886074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1643968886201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1643968886459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643968886459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968886531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968886531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1643968886968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_3.sdc " "Synopsys Design Constraints File file not found: 'project_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1643968887127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968887128 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643968887150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bird_extended:br1\|ir\[3\] bird_extended:br1\|ir\[3\] " "create_clock -period 1.000 -name bird_extended:br1\|ir\[3\] bird_extended:br1\|ir\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643968887150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:kp1\|clk1\[14\] keypad:kp1\|clk1\[14\] " "create_clock -period 1.000 -name keypad:kp1\|clk1\[14\] keypad:kp1\|clk1\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643968887150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\] " "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643968887150 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968887150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: dataa  to: combout " "Cell: br1\|Mux16~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datab  to: combout " "Cell: br1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datac  to: combout " "Cell: br1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: datad  to: combout " "Cell: br1\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datad  to: combout " "Cell: br1\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datab  to: combout " "Cell: br1\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datad  to: combout " "Cell: br1\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datad  to: combout " "Cell: br1\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datad  to: combout " "Cell: br1\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datad  to: combout " "Cell: br1\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datab  to: combout " "Cell: br1\|Mux19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: dataa  to: combout " "Cell: br1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: dataa  to: combout " "Cell: br1\|Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datac  to: combout " "Cell: br1\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: dataa  to: combout " "Cell: br1\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datab  to: combout " "Cell: br1\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: dataa  to: combout " "Cell: br1\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: dataa  to: combout " "Cell: br1\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~0  from: datac  to: combout " "Cell: br1\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datab  to: combout " "Cell: br1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datad  to: combout " "Cell: br1\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~2  from: dataa  to: combout " "Cell: br1\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~3  from: dataa  to: combout " "Cell: br1\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~0  from: datad  to: combout " "Cell: br1\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datab  to: combout " "Cell: br1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datad  to: combout " "Cell: br1\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~2  from: datab  to: combout " "Cell: br1\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~3  from: datac  to: combout " "Cell: br1\|Mux23~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~0  from: dataa  to: combout " "Cell: br1\|Mux24~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~1  from: datad  to: combout " "Cell: br1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~2  from: datab  to: combout " "Cell: br1\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~3  from: datad  to: combout " "Cell: br1\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~0  from: dataa  to: combout " "Cell: br1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: dataa  to: combout " "Cell: br1\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: datad  to: combout " "Cell: br1\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~2  from: datab  to: combout " "Cell: br1\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~3  from: datad  to: combout " "Cell: br1\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~0  from: datab  to: combout " "Cell: br1\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datab  to: combout " "Cell: br1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datad  to: combout " "Cell: br1\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~2  from: datab  to: combout " "Cell: br1\|Mux26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~3  from: datad  to: combout " "Cell: br1\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~0  from: dataa  to: combout " "Cell: br1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datab  to: combout " "Cell: br1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datad  to: combout " "Cell: br1\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~2  from: datab  to: combout " "Cell: br1\|Mux27~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~3  from: datad  to: combout " "Cell: br1\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~0  from: dataa  to: combout " "Cell: br1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: dataa  to: combout " "Cell: br1\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: datad  to: combout " "Cell: br1\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~2  from: datab  to: combout " "Cell: br1\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~3  from: datad  to: combout " "Cell: br1\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~0  from: dataa  to: combout " "Cell: br1\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datab  to: combout " "Cell: br1\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datad  to: combout " "Cell: br1\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~2  from: datab  to: combout " "Cell: br1\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~3  from: datad  to: combout " "Cell: br1\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~0  from: datab  to: combout " "Cell: br1\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: dataa  to: combout " "Cell: br1\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: datab  to: combout " "Cell: br1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~2  from: dataa  to: combout " "Cell: br1\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~3  from: datac  to: combout " "Cell: br1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~0  from: datac  to: combout " "Cell: br1\|Mux31~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: dataa  to: combout " "Cell: br1\|Mux31~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: datab  to: combout " "Cell: br1\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~2  from: dataa  to: combout " "Cell: br1\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~3  from: datad  to: combout " "Cell: br1\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968887219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643968887219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1643968887265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968887266 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643968887269 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643968887283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643968890282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643968890282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.675 " "Worst-case setup slack is -12.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.675          -46189.549 clk  " "  -12.675          -46189.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.342             -15.197 bird_extended:br1\|ir\[3\]  " "   -9.342             -15.197 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853             -30.470 keypad:kp1\|clk1\[14\]  " "   -1.853             -30.470 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.180               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968890286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.969 " "Worst-case hold slack is -3.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969              -3.969 bird_extended:br1\|ir\[3\]  " "   -3.969              -3.969 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.359               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 keypad:kp1\|clk1\[14\]  " "    0.380               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968890624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.549 " "Worst-case recovery slack is -9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.549             -19.018 bird_extended:br1\|ir\[3\]  " "   -9.549             -19.018 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968890662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.400 " "Worst-case removal slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.700 bird_extended:br1\|ir\[3\]  " "   -0.400              -0.700 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968890700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.137 " "Worst-case minimum pulse width slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137            -197.830 bird_extended:br1\|ir\[3\]  " "   -3.137            -197.830 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4343.000 clk  " "   -3.000           -4343.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968890708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968890708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643968891998 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968891998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643968892012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643968892050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643968893064 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: dataa  to: combout " "Cell: br1\|Mux16~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datab  to: combout " "Cell: br1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datac  to: combout " "Cell: br1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: datad  to: combout " "Cell: br1\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datad  to: combout " "Cell: br1\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datab  to: combout " "Cell: br1\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datad  to: combout " "Cell: br1\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datad  to: combout " "Cell: br1\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datad  to: combout " "Cell: br1\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datad  to: combout " "Cell: br1\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datab  to: combout " "Cell: br1\|Mux19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: dataa  to: combout " "Cell: br1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: dataa  to: combout " "Cell: br1\|Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datac  to: combout " "Cell: br1\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: dataa  to: combout " "Cell: br1\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datab  to: combout " "Cell: br1\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: dataa  to: combout " "Cell: br1\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: dataa  to: combout " "Cell: br1\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~0  from: datac  to: combout " "Cell: br1\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datab  to: combout " "Cell: br1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datad  to: combout " "Cell: br1\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~2  from: dataa  to: combout " "Cell: br1\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~3  from: dataa  to: combout " "Cell: br1\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~0  from: datad  to: combout " "Cell: br1\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datab  to: combout " "Cell: br1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datad  to: combout " "Cell: br1\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~2  from: datab  to: combout " "Cell: br1\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~3  from: datac  to: combout " "Cell: br1\|Mux23~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~0  from: dataa  to: combout " "Cell: br1\|Mux24~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~1  from: datad  to: combout " "Cell: br1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~2  from: datab  to: combout " "Cell: br1\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~3  from: datad  to: combout " "Cell: br1\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~0  from: dataa  to: combout " "Cell: br1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: dataa  to: combout " "Cell: br1\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: datad  to: combout " "Cell: br1\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~2  from: datab  to: combout " "Cell: br1\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~3  from: datad  to: combout " "Cell: br1\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~0  from: datab  to: combout " "Cell: br1\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datab  to: combout " "Cell: br1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datad  to: combout " "Cell: br1\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~2  from: datab  to: combout " "Cell: br1\|Mux26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~3  from: datad  to: combout " "Cell: br1\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~0  from: dataa  to: combout " "Cell: br1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datab  to: combout " "Cell: br1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datad  to: combout " "Cell: br1\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~2  from: datab  to: combout " "Cell: br1\|Mux27~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~3  from: datad  to: combout " "Cell: br1\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~0  from: dataa  to: combout " "Cell: br1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: dataa  to: combout " "Cell: br1\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: datad  to: combout " "Cell: br1\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~2  from: datab  to: combout " "Cell: br1\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~3  from: datad  to: combout " "Cell: br1\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~0  from: dataa  to: combout " "Cell: br1\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datab  to: combout " "Cell: br1\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datad  to: combout " "Cell: br1\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~2  from: datab  to: combout " "Cell: br1\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~3  from: datad  to: combout " "Cell: br1\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~0  from: datab  to: combout " "Cell: br1\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: dataa  to: combout " "Cell: br1\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: datab  to: combout " "Cell: br1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~2  from: dataa  to: combout " "Cell: br1\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~3  from: datac  to: combout " "Cell: br1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~0  from: datac  to: combout " "Cell: br1\|Mux31~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: dataa  to: combout " "Cell: br1\|Mux31~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: datab  to: combout " "Cell: br1\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~2  from: dataa  to: combout " "Cell: br1\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~3  from: datad  to: combout " "Cell: br1\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968893375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643968893375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968893378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643968894188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643968894188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.221 " "Worst-case setup slack is -11.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.221          -41431.926 clk  " "  -11.221          -41431.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.472             -13.773 bird_extended:br1\|ir\[3\]  " "   -8.472             -13.773 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528             -23.520 keypad:kp1\|clk1\[14\]  " "   -1.528             -23.520 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.264               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968894197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.529 " "Worst-case hold slack is -3.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.529              -3.529 bird_extended:br1\|ir\[3\]  " "   -3.529              -3.529 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.313               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 keypad:kp1\|clk1\[14\]  " "    0.346               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968894496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.551 " "Worst-case recovery slack is -8.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.551             -17.041 bird_extended:br1\|ir\[3\]  " "   -8.551             -17.041 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968894525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.293 " "Worst-case removal slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.493 bird_extended:br1\|ir\[3\]  " "   -0.293              -0.493 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968894551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4343.000 clk  " "   -3.000           -4343.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.629            -165.918 bird_extended:br1\|ir\[3\]  " "   -2.629            -165.918 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968894564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968894564 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643968895782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968895782 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643968895798 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~0  from: dataa  to: combout " "Cell: br1\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~1  from: datad  to: combout " "Cell: br1\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~2  from: dataa  to: combout " "Cell: br1\|Mux16~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datab  to: combout " "Cell: br1\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux16~3  from: datac  to: combout " "Cell: br1\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~0  from: datad  to: combout " "Cell: br1\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datab  to: combout " "Cell: br1\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~1  from: datad  to: combout " "Cell: br1\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~2  from: datab  to: combout " "Cell: br1\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux17~3  from: datad  to: combout " "Cell: br1\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~0  from: dataa  to: combout " "Cell: br1\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datab  to: combout " "Cell: br1\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~1  from: datad  to: combout " "Cell: br1\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~2  from: datad  to: combout " "Cell: br1\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux18~3  from: datad  to: combout " "Cell: br1\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~0  from: datad  to: combout " "Cell: br1\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: dataa  to: combout " "Cell: br1\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~1  from: datab  to: combout " "Cell: br1\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~2  from: datab  to: combout " "Cell: br1\|Mux19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux19~3  from: dataa  to: combout " "Cell: br1\|Mux19~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~0  from: dataa  to: combout " "Cell: br1\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: dataa  to: combout " "Cell: br1\|Mux20~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~1  from: datac  to: combout " "Cell: br1\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~2  from: dataa  to: combout " "Cell: br1\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux20~3  from: datab  to: combout " "Cell: br1\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~0  from: dataa  to: combout " "Cell: br1\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: dataa  to: combout " "Cell: br1\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~1  from: datab  to: combout " "Cell: br1\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~2  from: dataa  to: combout " "Cell: br1\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux21~3  from: datad  to: combout " "Cell: br1\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~0  from: datac  to: combout " "Cell: br1\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datab  to: combout " "Cell: br1\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~1  from: datad  to: combout " "Cell: br1\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~2  from: dataa  to: combout " "Cell: br1\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux22~3  from: dataa  to: combout " "Cell: br1\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~0  from: datad  to: combout " "Cell: br1\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datab  to: combout " "Cell: br1\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~1  from: datad  to: combout " "Cell: br1\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~2  from: datab  to: combout " "Cell: br1\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux23~3  from: datac  to: combout " "Cell: br1\|Mux23~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~0  from: dataa  to: combout " "Cell: br1\|Mux24~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~1  from: datad  to: combout " "Cell: br1\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~2  from: datab  to: combout " "Cell: br1\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux24~3  from: datad  to: combout " "Cell: br1\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~0  from: dataa  to: combout " "Cell: br1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: dataa  to: combout " "Cell: br1\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~1  from: datad  to: combout " "Cell: br1\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~2  from: datab  to: combout " "Cell: br1\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux25~3  from: datad  to: combout " "Cell: br1\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~0  from: datab  to: combout " "Cell: br1\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datab  to: combout " "Cell: br1\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~1  from: datad  to: combout " "Cell: br1\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~2  from: datab  to: combout " "Cell: br1\|Mux26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux26~3  from: datad  to: combout " "Cell: br1\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~0  from: dataa  to: combout " "Cell: br1\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datab  to: combout " "Cell: br1\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~1  from: datad  to: combout " "Cell: br1\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~2  from: datab  to: combout " "Cell: br1\|Mux27~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux27~3  from: datad  to: combout " "Cell: br1\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~0  from: dataa  to: combout " "Cell: br1\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: dataa  to: combout " "Cell: br1\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~1  from: datad  to: combout " "Cell: br1\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~2  from: datab  to: combout " "Cell: br1\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux28~3  from: datad  to: combout " "Cell: br1\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~0  from: dataa  to: combout " "Cell: br1\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datab  to: combout " "Cell: br1\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~1  from: datad  to: combout " "Cell: br1\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~2  from: datab  to: combout " "Cell: br1\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux29~3  from: datad  to: combout " "Cell: br1\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~0  from: datab  to: combout " "Cell: br1\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: dataa  to: combout " "Cell: br1\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~1  from: datab  to: combout " "Cell: br1\|Mux30~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~2  from: dataa  to: combout " "Cell: br1\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux30~3  from: datac  to: combout " "Cell: br1\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~0  from: datac  to: combout " "Cell: br1\|Mux31~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: dataa  to: combout " "Cell: br1\|Mux31~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~1  from: datab  to: combout " "Cell: br1\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~2  from: dataa  to: combout " "Cell: br1\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: br1\|Mux31~3  from: datad  to: combout " "Cell: br1\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643968896023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1643968896023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968896026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643968896303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643968896303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.039 " "Worst-case setup slack is -7.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.039          -26101.008 clk  " "   -7.039          -26101.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.521              -8.743 bird_extended:br1\|ir\[3\]  " "   -5.521              -8.743 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -4.197 keypad:kp1\|clk1\[14\]  " "   -0.631              -4.197 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.540               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968896314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.283 " "Worst-case hold slack is -2.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283              -2.283 bird_extended:br1\|ir\[3\]  " "   -2.283              -2.283 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.188               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 keypad:kp1\|clk1\[14\]  " "    0.198               0.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968896610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.647 " "Worst-case recovery slack is -5.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.647             -11.263 bird_extended:br1\|ir\[3\]  " "   -5.647             -11.263 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968896640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.097 " "Worst-case removal slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.193 bird_extended:br1\|ir\[3\]  " "   -0.097              -0.193 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968896672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4612.160 clk  " "   -3.000           -4612.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819             -79.854 bird_extended:br1\|ir\[3\]  " "   -1.819             -79.854 bird_extended:br1\|ir\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -76.000 keypad:kp1\|clk1\[14\]  " "   -1.000             -76.000 keypad:kp1\|clk1\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643968896683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643968896683 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643968897831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643968897831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643968898270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643968898271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643968898439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 13:01:38 2022 " "Processing ended: Fri Feb  4 13:01:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643968898439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643968898439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643968898439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643968898439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643968899203 ""}
