// Seed: 585736070
`default_nettype id_2
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_2;
  reg id_3 = 1'b0 || id_2 || 1;
  always @(posedge 1) begin
    id_2 = id_3 - id_2;
    id_3 <= id_2;
  end
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
