// Seed: 599556089
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd38
) (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wire _id_3
);
  reg id_5;
  always @(1) @(1'b0 or negedge 1) if (1) id_5 = id_3;
  logic [id_3 : -1] id_6;
  ;
  xnor primCall (id_0, id_5, id_7, id_6);
  logic [-1 : 1] id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19;
  ;
  wire id_20;
endmodule
module module_3 #(
    parameter id_24 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire id_20;
  wire id_21;
  assign id_20 = id_20;
  module_2 modCall_1 (
      id_21,
      id_16,
      id_7,
      id_8,
      id_3,
      id_3,
      id_15,
      id_19,
      id_19,
      id_20,
      id_7,
      id_21,
      id_9,
      id_4,
      id_3,
      id_20,
      id_12,
      id_7
  );
  logic id_22 = 1;
  wire  id_23;
  wire  _id_24;
  wire  id_25;
  wire  id_26;
  assign id_1[id_24] = -1;
endmodule
