{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pl_resetn0 -pg 1 -y 760 -defaultsOSRD
preplace port pl_clk1 -pg 1 -y 800 -defaultsOSRD
preplace port GPIO_UART_SEL -pg 1 -y 230 -defaultsOSRD
preplace port GPIO -pg 1 -y 90 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -y 760 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -y 230 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 20 200 380 380 690 860 1350
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 3 1 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 3 380 10 NJ 10 1350
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 670
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 N
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 670
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 30 650 NJ 650 NJ 650 1360
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 370 20 680
preplace netloc axi_gpio_1_GPIO 1 3 1 NJ
levelinfo -pg 1 0 200 530 1020 1390 -top 0 -bot 870
"
}
{
   "da_axi4_cnt":"2"
}
