##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UI_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UI_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (UI_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (UI_ADC_IntClock:R vs. UI_ADC_IntClock:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_SAR_1_theACLK          | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_SAR_1_theACLK(routed)  | N/A                   | Target: 1.02 MHz   | 
Clock: Clock_1                    | Frequency: 51.47 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 61.89 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UI_ADC_IntClock            | Frequency: 26.00 MHz  | Target: 1.00 MHz   | 
Clock: UI_ADC_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          4e+006           3980570     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          16666.7          9362        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          508         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UI_ADC_IntClock  16666.7          10549       N/A              N/A         N/A              N/A         N/A              N/A         
UI_ADC_IntClock  CyBUS_CLK        16666.7          10156       N/A              N/A         N/A              N/A         N/A              N/A         
UI_ADC_IntClock  UI_ADC_IntClock  1e+006           961538      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD   29325         Clock_1:R                    
MIDI_OUT1(0)_PAD  23192         Clock_1:R                    
MIDI_OUT2(0)_PAD  23992         Clock_1:R                    
SCL_1(0)_PAD:out  25456         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25179         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 51.47 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3980570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19080
-------------------------------------   ----- 
End-of-path arrival time (ps)           19080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell11     7876  10386  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell11     2345  12731  3980570  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    6349  19080  3980570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.89 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3999   7299    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13199    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13199    508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UI_ADC_IntClock
*********************************************
Clock: UI_ADC_IntClock
Frequency: 26.00 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 961538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36005
-------------------------------------   ----- 
End-of-path arrival time (ps)           36005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell66  18266  36005  961538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3999   7299    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13199    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13199    508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UI_ADC_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10549  RISE       1
Net_506/main_0                       macrocell121   2786   3661  10549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 9362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710   9362  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8  macrocell43   4138   4848   9362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1


5.4::Critical Path Report for (UI_ADC_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10156p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell121    875    875  10156  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell122   3179   4054  10156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1


5.5::Critical Path Report for (UI_ADC_IntClock:R vs. UI_ADC_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 961538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36005
-------------------------------------   ----- 
End-of-path arrival time (ps)           36005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell66  18266  36005  961538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3980570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19080
-------------------------------------   ----- 
End-of-path arrival time (ps)           19080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell11     7876  10386  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell11     2345  12731  3980570  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    6349  19080  3980570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3999   7299    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13199    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13199    508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3684   6984    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10574    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10574    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12884    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12884    823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3999   7299    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10889    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10889   2818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3684   6984    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10574    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10574   3133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UI_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11594
-------------------------------------   ----- 
End-of-path arrival time (ps)           11594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:status_tc\/main_1         macrocell19      3697   6997   4723  RISE       1
\UI_TIMER:TimerUDB:status_tc\/q              macrocell19      2345   9342   4723  RISE       1
\UI_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2252  11594   4723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3999   7299   5128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5249p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell16     3108   6408   5249  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell16     2345   8753   5249  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2314  11067   5249  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3838   7138   5288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3684   6984   5443  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3095   6395   6032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    823  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2956   6256   6170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    508  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2956   6256   6171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4328  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   5136   5983   6444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 7490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4328  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   4089   4936   7490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4121  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3725   4572   7855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3689
-------------------------------------   ---- 
End-of-path arrival time (ps)           3689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4121  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2842   3689   8737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UI_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4121  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2839   3686   8741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_TIMER:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4328  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2631   3478   8948  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 9362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710   9362  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8  macrocell43   4138   4848   9362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2430
------------------------------------------------   ----- 
End-of-path required time (ps)                     14237

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell         710    710   9674  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3852   4562   9674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10156p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell121    875    875  10156  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell122   3179   4054  10156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 10254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710   9362  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9  macrocell46   3245   3955  10254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 10254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                   synccell       710    710   9362  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell49   3245   3955  10254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 10254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out               synccell       710    710   9362  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell50   3245   3955  10254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2430
------------------------------------------------   ----- 
End-of-path required time (ps)                     14237

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                          synccell         710    710   9362  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   3239   3949  10288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10549  RISE       1
Net_506/main_0                       macrocell121   2786   3661  10549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \UI_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \UI_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10549  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell123   2786   3661  10549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 10556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell       710    710   9674  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8  macrocell30   2944   3654  10556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 10556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell       710    710   9674  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell33   2944   3654  10556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 10556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell       710    710   9674  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell36   2944   3654  10556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 10556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out               synccell       710    710   9674  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell37   2944   3654  10556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell122    875    875  10557  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell122   2777   3652  10557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:Sync:genblk1[0]:INST\/out
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10577p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3632
-------------------------------------   ---- 
End-of-path arrival time (ps)           3632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:Sync:genblk1[0]:INST\/out         synccell        710    710  10577  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell122   2922   3632  10577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 961538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36005
-------------------------------------   ----- 
End-of-path arrival time (ps)           36005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell66  18266  36005  961538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 961538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36005
-------------------------------------   ----- 
End-of-path arrival time (ps)           36005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell88  18266  36005  961538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 961541p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36002
-------------------------------------   ----- 
End-of-path arrival time (ps)           36002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell87  18263  36002  961541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 962242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35301
-------------------------------------   ----- 
End-of-path arrival time (ps)           35301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell69  17561  35301  962242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 962756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34787
-------------------------------------   ----- 
End-of-path arrival time (ps)           34787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell84  17048  34787  962756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 962756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34787
-------------------------------------   ----- 
End-of-path arrival time (ps)           34787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell98  17048  34787  962756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 962756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34787
-------------------------------------   ----- 
End-of-path arrival time (ps)           34787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell120  17048  34787  962756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 964274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33269
-------------------------------------   ----- 
End-of-path arrival time (ps)           33269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell76  15530  33269  964274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 964274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33269
-------------------------------------   ----- 
End-of-path arrival time (ps)           33269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell95  15530  33269  964274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 964829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32714
-------------------------------------   ----- 
End-of-path arrival time (ps)           32714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell93  14975  32714  964829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 964829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32714
-------------------------------------   ----- 
End-of-path arrival time (ps)           32714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell108  14975  32714  964829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 964930p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32613
-------------------------------------   ----- 
End-of-path arrival time (ps)           32613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell119  14874  32613  964930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 965233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32310
-------------------------------------   ----- 
End-of-path arrival time (ps)           32310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell73  14571  32310  965233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 965233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32310
-------------------------------------   ----- 
End-of-path arrival time (ps)           32310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell77  14571  32310  965233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 965233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32310
-------------------------------------   ----- 
End-of-path arrival time (ps)           32310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell105  14571  32310  965233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 965233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32310
-------------------------------------   ----- 
End-of-path arrival time (ps)           32310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell92  14571  32310  965233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 966849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30694
-------------------------------------   ----- 
End-of-path arrival time (ps)           30694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell64  12955  30694  966849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 966849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30694
-------------------------------------   ----- 
End-of-path arrival time (ps)           30694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell75  12955  30694  966849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 966849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30694
-------------------------------------   ----- 
End-of-path arrival time (ps)           30694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell90  12955  30694  966849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 966849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30694
-------------------------------------   ----- 
End-of-path arrival time (ps)           30694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell99  12955  30694  966849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 967074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell71  12730  30469  967074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 967074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell82  12730  30469  967074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 967074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30469
-------------------------------------   ----- 
End-of-path arrival time (ps)           30469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell94  12730  30469  967074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 967078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30465
-------------------------------------   ----- 
End-of-path arrival time (ps)           30465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell115  12726  30465  967078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 967096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30447
-------------------------------------   ----- 
End-of-path arrival time (ps)           30447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell113  12708  30447  967096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 967191p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30352
-------------------------------------   ----- 
End-of-path arrival time (ps)           30352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell70  12613  30352  967191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 967191p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30352
-------------------------------------   ----- 
End-of-path arrival time (ps)           30352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell106  12613  30352  967191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 967191p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30352
-------------------------------------   ----- 
End-of-path arrival time (ps)           30352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell112  12613  30352  967191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 967824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29719
-------------------------------------   ----- 
End-of-path arrival time (ps)           29719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell83  11980  29719  967824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 967824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29719
-------------------------------------   ----- 
End-of-path arrival time (ps)           29719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell85  11980  29719  967824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 967824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29719
-------------------------------------   ----- 
End-of-path arrival time (ps)           29719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell111  11980  29719  967824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29218
-------------------------------------   ----- 
End-of-path arrival time (ps)           29218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell78  11479  29218  968325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 968325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29218
-------------------------------------   ----- 
End-of-path arrival time (ps)           29218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell96  11479  29218  968325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 968325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29218
-------------------------------------   ----- 
End-of-path arrival time (ps)           29218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell114  11479  29218  968325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 968881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell59  10923  28662  968881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 968881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell60  10923  28662  968881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell102  10923  28662  968881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 969133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28410
-------------------------------------   ----- 
End-of-path arrival time (ps)           28410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell81  10670  28410  969133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 969133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28410
-------------------------------------   ----- 
End-of-path arrival time (ps)           28410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell89  10670  28410  969133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 969133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28410
-------------------------------------   ----- 
End-of-path arrival time (ps)           28410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell91  10670  28410  969133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 969136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28407
-------------------------------------   ----- 
End-of-path arrival time (ps)           28407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell62  10668  28407  969136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28407
-------------------------------------   ----- 
End-of-path arrival time (ps)           28407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell116  10668  28407  969136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 969165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28378
-------------------------------------   ----- 
End-of-path arrival time (ps)           28378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell86  10639  28378  969165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 969420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28123
-------------------------------------   ----- 
End-of-path arrival time (ps)           28123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell65  10384  28123  969420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 969420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28123
-------------------------------------   ----- 
End-of-path arrival time (ps)           28123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell72  10384  28123  969420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 969853p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27690
-------------------------------------   ----- 
End-of-path arrival time (ps)           27690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell61   9951  27690  969853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 970735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26808
-------------------------------------   ----- 
End-of-path arrival time (ps)           26808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell68   9069  26808  970735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 970735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26808
-------------------------------------   ----- 
End-of-path arrival time (ps)           26808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell107   9069  26808  970735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 970811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26732
-------------------------------------   ----- 
End-of-path arrival time (ps)           26732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell74   8993  26732  970811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 970833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26710
-------------------------------------   ----- 
End-of-path arrival time (ps)           26710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell63   8971  26710  970833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 970833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26710
-------------------------------------   ----- 
End-of-path arrival time (ps)           26710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell97   8971  26710  970833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 970833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26710
-------------------------------------   ----- 
End-of-path arrival time (ps)           26710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell100   8971  26710  970833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 970846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26697
-------------------------------------   ----- 
End-of-path arrival time (ps)           26697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell80   8958  26697  970846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 970846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26697
-------------------------------------   ----- 
End-of-path arrival time (ps)           26697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell110   8958  26697  970846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26697
-------------------------------------   ----- 
End-of-path arrival time (ps)           26697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell117   8958  26697  970846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 971193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26350
-------------------------------------   ----- 
End-of-path arrival time (ps)           26350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell79   8611  26350  971193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 971789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25754
-------------------------------------   ----- 
End-of-path arrival time (ps)           25754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell59  24879  25754  971789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 971789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25754
-------------------------------------   ----- 
End-of-path arrival time (ps)           25754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell60  24879  25754  971789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 971789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25754
-------------------------------------   ----- 
End-of-path arrival time (ps)           25754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell102  24879  25754  971789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 971802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25741
-------------------------------------   ----- 
End-of-path arrival time (ps)           25741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell78  24866  25741  971802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 971802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25741
-------------------------------------   ----- 
End-of-path arrival time (ps)           25741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell96  24866  25741  971802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 971802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25741
-------------------------------------   ----- 
End-of-path arrival time (ps)           25741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell114  24866  25741  971802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 972083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25460
-------------------------------------   ----- 
End-of-path arrival time (ps)           25460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell58   7721  25460  972083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 972083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25460
-------------------------------------   ----- 
End-of-path arrival time (ps)           25460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell67   7721  25460  972083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 972083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25460
-------------------------------------   ----- 
End-of-path arrival time (ps)           25460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell104   7721  25460  972083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 972083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25460
-------------------------------------   ----- 
End-of-path arrival time (ps)           25460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell118   7721  25460  972083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 972845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24698
-------------------------------------   ----- 
End-of-path arrival time (ps)           24698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell115  23823  24698  972845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 972848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell71  23820  24695  972848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 972848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell82  23820  24695  972848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 972848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell94  23820  24695  972848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 972872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24671
-------------------------------------   ----- 
End-of-path arrival time (ps)           24671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell113  23796  24671  972872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 973125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24418
-------------------------------------   ----- 
End-of-path arrival time (ps)           24418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell70  23543  24418  973125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 973125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24418
-------------------------------------   ----- 
End-of-path arrival time (ps)           24418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell106  23543  24418  973125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 973125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24418
-------------------------------------   ----- 
End-of-path arrival time (ps)           24418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell112  23543  24418  973125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 974043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23500
-------------------------------------   ----- 
End-of-path arrival time (ps)           23500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell68  22625  23500  974043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 974043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23500
-------------------------------------   ----- 
End-of-path arrival time (ps)           23500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell107  22625  23500  974043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 974046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23497
-------------------------------------   ----- 
End-of-path arrival time (ps)           23497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell80  22622  23497  974046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 974046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23497
-------------------------------------   ----- 
End-of-path arrival time (ps)           23497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell110  22622  23497  974046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 974046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23497
-------------------------------------   ----- 
End-of-path arrival time (ps)           23497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell117  22622  23497  974046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23472
-------------------------------------   ----- 
End-of-path arrival time (ps)           23472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell58  22597  23472  974071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23472
-------------------------------------   ----- 
End-of-path arrival time (ps)           23472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell67  22597  23472  974071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 974071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23472
-------------------------------------   ----- 
End-of-path arrival time (ps)           23472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell104  22597  23472  974071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 974071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23472
-------------------------------------   ----- 
End-of-path arrival time (ps)           23472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell118  22597  23472  974071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 974075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23468
-------------------------------------   ----- 
End-of-path arrival time (ps)           23468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell63  22593  23468  974075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 974075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23468
-------------------------------------   ----- 
End-of-path arrival time (ps)           23468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell97  22593  23468  974075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 974075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23468
-------------------------------------   ----- 
End-of-path arrival time (ps)           23468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell100  22593  23468  974075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 974129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23414
-------------------------------------   ----- 
End-of-path arrival time (ps)           23414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell57   5675  23414  974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 974129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23414
-------------------------------------   ----- 
End-of-path arrival time (ps)           23414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell101   5675  23414  974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 974129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23414
-------------------------------------   ----- 
End-of-path arrival time (ps)           23414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell103   5675  23414  974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 974129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23414
-------------------------------------   ----- 
End-of-path arrival time (ps)           23414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9290  10165  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12510  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2884  15394  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  17739  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell109   5675  23414  974129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 974334p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23209
-------------------------------------   ----- 
End-of-path arrival time (ps)           23209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell86  22334  23209  974334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 974342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23201
-------------------------------------   ----- 
End-of-path arrival time (ps)           23201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell81  22326  23201  974342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 974342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23201
-------------------------------------   ----- 
End-of-path arrival time (ps)           23201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell89  22326  23201  974342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 974342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23201
-------------------------------------   ----- 
End-of-path arrival time (ps)           23201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell91  22326  23201  974342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22161
-------------------------------------   ----- 
End-of-path arrival time (ps)           22161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell79  21286  22161  975382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 975397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22146
-------------------------------------   ----- 
End-of-path arrival time (ps)           22146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell61  21271  22146  975397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 975936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21607
-------------------------------------   ----- 
End-of-path arrival time (ps)           21607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell76  20732  21607  975936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 975936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21607
-------------------------------------   ----- 
End-of-path arrival time (ps)           21607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell95  20732  21607  975936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 975980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21563
-------------------------------------   ----- 
End-of-path arrival time (ps)           21563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell65  20688  21563  975980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 975980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21563
-------------------------------------   ----- 
End-of-path arrival time (ps)           21563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell72  20688  21563  975980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 975989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21554
-------------------------------------   ----- 
End-of-path arrival time (ps)           21554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell62  20679  21554  975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 975989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21554
-------------------------------------   ----- 
End-of-path arrival time (ps)           21554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell116  20679  21554  975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 976093p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21450
-------------------------------------   ----- 
End-of-path arrival time (ps)           21450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell92  20575  21450  976093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 976095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21448
-------------------------------------   ----- 
End-of-path arrival time (ps)           21448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell73  20573  21448  976095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 976095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21448
-------------------------------------   ----- 
End-of-path arrival time (ps)           21448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell77  20573  21448  976095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 976095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21448
-------------------------------------   ----- 
End-of-path arrival time (ps)           21448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell105  20573  21448  976095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 976506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21037
-------------------------------------   ----- 
End-of-path arrival time (ps)           21037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell93  20162  21037  976506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 976506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21037
-------------------------------------   ----- 
End-of-path arrival time (ps)           21037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell108  20162  21037  976506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19995
-------------------------------------   ----- 
End-of-path arrival time (ps)           19995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell76  19120  19995  977548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 977548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19995
-------------------------------------   ----- 
End-of-path arrival time (ps)           19995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell95  19120  19995  977548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 977560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19983
-------------------------------------   ----- 
End-of-path arrival time (ps)           19983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell87  19108  19983  977560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 977631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19912
-------------------------------------   ----- 
End-of-path arrival time (ps)           19912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell92  19037  19912  977631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 977729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19814
-------------------------------------   ----- 
End-of-path arrival time (ps)           19814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell119  18939  19814  977729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 977807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19736
-------------------------------------   ----- 
End-of-path arrival time (ps)           19736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell69  18861  19736  977807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19725
-------------------------------------   ----- 
End-of-path arrival time (ps)           19725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell66  18850  19725  977818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 977818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19725
-------------------------------------   ----- 
End-of-path arrival time (ps)           19725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell88  18850  19725  977818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 978124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19419
-------------------------------------   ----- 
End-of-path arrival time (ps)           19419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell93  18544  19419  978124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 978124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19419
-------------------------------------   ----- 
End-of-path arrival time (ps)           19419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell108  18544  19419  978124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19358
-------------------------------------   ----- 
End-of-path arrival time (ps)           19358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell86  18483  19358  978185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 978188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19355
-------------------------------------   ----- 
End-of-path arrival time (ps)           19355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell65  18480  19355  978188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 978188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19355
-------------------------------------   ----- 
End-of-path arrival time (ps)           19355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell72  18480  19355  978188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell62  18466  19341  978202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 978202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell116  18466  19341  978202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19118
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell84  18243  19118  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19118
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell98  18243  19118  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19118
-------------------------------------   ----- 
End-of-path arrival time (ps)           19118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell120  18243  19118  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 978605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18938
-------------------------------------   ----- 
End-of-path arrival time (ps)           18938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell66  18063  18938  978605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18938
-------------------------------------   ----- 
End-of-path arrival time (ps)           18938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell88  18063  18938  978605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 979041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18502
-------------------------------------   ----- 
End-of-path arrival time (ps)           18502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell81  17627  18502  979041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 979041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18502
-------------------------------------   ----- 
End-of-path arrival time (ps)           18502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell89  17627  18502  979041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18502
-------------------------------------   ----- 
End-of-path arrival time (ps)           18502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell91  17627  18502  979041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 979714p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17829
-------------------------------------   ----- 
End-of-path arrival time (ps)           17829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell69  16954  17829  979714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell84  16034  16909  980634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 980634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell98  16034  16909  980634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 980634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell120  16034  16909  980634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 980694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16849
-------------------------------------   ----- 
End-of-path arrival time (ps)           16849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell87  15974  16849  980694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 981232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16311
-------------------------------------   ----- 
End-of-path arrival time (ps)           16311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell93  15436  16311  981232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 981232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16311
-------------------------------------   ----- 
End-of-path arrival time (ps)           16311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell108  15436  16311  981232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981251p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell76  15417  16292  981251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 981251p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell95  15417  16292  981251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 981482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16061
-------------------------------------   ----- 
End-of-path arrival time (ps)           16061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell87  15186  16061  981482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 981612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15931
-------------------------------------   ----- 
End-of-path arrival time (ps)           15931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell73  15056  15931  981612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 981612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15931
-------------------------------------   ----- 
End-of-path arrival time (ps)           15931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell77  15056  15931  981612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 981612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15931
-------------------------------------   ----- 
End-of-path arrival time (ps)           15931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell105  15056  15931  981612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15901
-------------------------------------   ----- 
End-of-path arrival time (ps)           15901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell62  15026  15901  981642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 981642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15901
-------------------------------------   ----- 
End-of-path arrival time (ps)           15901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell116  15026  15901  981642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell71  15014  15889  981654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 981654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell82  15014  15889  981654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 981654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell94  15014  15889  981654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15518
-------------------------------------   ----- 
End-of-path arrival time (ps)           15518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell84  14643  15518  982025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15518
-------------------------------------   ----- 
End-of-path arrival time (ps)           15518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell98  14643  15518  982025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15518
-------------------------------------   ----- 
End-of-path arrival time (ps)           15518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell120  14643  15518  982025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15338
-------------------------------------   ----- 
End-of-path arrival time (ps)           15338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell115  14463  15338  982205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 982391p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15152
-------------------------------------   ----- 
End-of-path arrival time (ps)           15152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell69  14277  15152  982391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15128
-------------------------------------   ----- 
End-of-path arrival time (ps)           15128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell66  14253  15128  982415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15128
-------------------------------------   ----- 
End-of-path arrival time (ps)           15128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell88  14253  15128  982415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell83  14024  14899  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell85  14024  14899  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell111  14024  14899  982644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14898
-------------------------------------   ----- 
End-of-path arrival time (ps)           14898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell81  14023  14898  982645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 982645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14898
-------------------------------------   ----- 
End-of-path arrival time (ps)           14898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell89  14023  14898  982645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14898
-------------------------------------   ----- 
End-of-path arrival time (ps)           14898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell91  14023  14898  982645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14825
-------------------------------------   ----- 
End-of-path arrival time (ps)           14825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell70  13950  14825  982718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 982718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14825
-------------------------------------   ----- 
End-of-path arrival time (ps)           14825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell106  13950  14825  982718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14825
-------------------------------------   ----- 
End-of-path arrival time (ps)           14825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell112  13950  14825  982718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14824
-------------------------------------   ----- 
End-of-path arrival time (ps)           14824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell113  13949  14824  982719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell64  13944  14819  982724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell75  13944  14819  982724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell90  13944  14819  982724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 982724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell99  13944  14819  982724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14588
-------------------------------------   ----- 
End-of-path arrival time (ps)           14588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell61  13713  14588  982955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell119  13551  14426  983117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell71  13508  14383  983160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell82  13508  14383  983160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell94  13508  14383  983160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14380
-------------------------------------   ----- 
End-of-path arrival time (ps)           14380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell81  13505  14380  983163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14380
-------------------------------------   ----- 
End-of-path arrival time (ps)           14380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell89  13505  14380  983163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14380
-------------------------------------   ----- 
End-of-path arrival time (ps)           14380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell91  13505  14380  983163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell115  13503  14378  983165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell113  13485  14360  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell70  13479  14354  983189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell106  13479  14354  983189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell112  13479  14354  983189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell65  13470  14345  983198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14345
-------------------------------------   ----- 
End-of-path arrival time (ps)           14345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell72  13470  14345  983198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 983205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14338
-------------------------------------   ----- 
End-of-path arrival time (ps)           14338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell86  13463  14338  983205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 983217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14326
-------------------------------------   ----- 
End-of-path arrival time (ps)           14326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell86  13451  14326  983217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14026
-------------------------------------   ----- 
End-of-path arrival time (ps)           14026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell61  13151  14026  983517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell62  13070  13945  983598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell116  13070  13945  983598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell65  13036  13911  983632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell72  13036  13911  983632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell73  13004  13879  983664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell77  13004  13879  983664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell105  13004  13879  983664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell119  12979  13854  983689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 983986p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13557
-------------------------------------   ----- 
End-of-path arrival time (ps)           13557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell92  12682  13557  983986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell73  12678  13553  983990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell77  12678  13553  983990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell105  12678  13553  983990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           13485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell79  12610  13485  984058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13480
-------------------------------------   ----- 
End-of-path arrival time (ps)           13480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell79  12605  13480  984063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12967
-------------------------------------   ----- 
End-of-path arrival time (ps)           12967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell78  12092  12967  984576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12967
-------------------------------------   ----- 
End-of-path arrival time (ps)           12967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell96  12092  12967  984576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12967
-------------------------------------   ----- 
End-of-path arrival time (ps)           12967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell114  12092  12967  984576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12963
-------------------------------------   ----- 
End-of-path arrival time (ps)           12963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell87  12088  12963  984580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell59  12079  12954  984589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell60  12079  12954  984589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell102  12079  12954  984589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 984750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12793
-------------------------------------   ----- 
End-of-path arrival time (ps)           12793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell92  11918  12793  984750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell119  11896  12771  984772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell80  11777  12652  984891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell110  11777  12652  984891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 984891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell117  11777  12652  984891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell64  11734  12609  984934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell75  11734  12609  984934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell90  11734  12609  984934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 984934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell99  11734  12609  984934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 984946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell83  11722  12597  984946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell85  11722  12597  984946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12597
-------------------------------------   ----- 
End-of-path arrival time (ps)           12597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell111  11722  12597  984946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell84  11545  12420  985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell98  11545  12420  985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell120  11545  12420  985123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell64  11525  12400  985143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell75  11525  12400  985143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell90  11525  12400  985143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell99  11525  12400  985143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell83  11474  12349  985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell85  11474  12349  985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell111  11474  12349  985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12328
-------------------------------------   ----- 
End-of-path arrival time (ps)           12328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell59  11453  12328  985215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12328
-------------------------------------   ----- 
End-of-path arrival time (ps)           12328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell60  11453  12328  985215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12328
-------------------------------------   ----- 
End-of-path arrival time (ps)           12328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell102  11453  12328  985215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell84  11309  12184  985359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell98  11309  12184  985359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell120  11309  12184  985359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell69  11308  12183  985360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12172
-------------------------------------   ----- 
End-of-path arrival time (ps)           12172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell66  11297  12172  985371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12172
-------------------------------------   ----- 
End-of-path arrival time (ps)           12172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell88  11297  12172  985371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell87  11286  12161  985382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell68  11224  12099  985444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell107  11224  12099  985444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell83  11094  11969  985574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell85  11094  11969  985574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell111  11094  11969  985574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell64  11075  11950  985593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell75  11075  11950  985593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell90  11075  11950  985593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell99  11075  11950  985593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell79  11059  11934  985609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell61  11046  11921  985622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell69  10897  11772  985771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell83  10893  11768  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell85  10893  11768  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell111  10893  11768  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11762
-------------------------------------   ----- 
End-of-path arrival time (ps)           11762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell66  10887  11762  985781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11762
-------------------------------------   ----- 
End-of-path arrival time (ps)           11762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell88  10887  11762  985781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell78  10886  11761  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell96  10886  11761  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell114  10886  11761  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell64  10882  11757  985786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell75  10882  11757  985786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell90  10882  11757  985786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell99  10882  11757  985786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell63  10836  11711  985832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell97  10836  11711  985832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell100  10836  11711  985832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell58  10830  11705  985838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell67  10830  11705  985838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell104  10830  11705  985838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell118  10830  11705  985838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell81  10662  11537  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell89  10662  11537  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell91  10662  11537  986006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11509
-------------------------------------   ----- 
End-of-path arrival time (ps)           11509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell86  10634  11509  986034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell74  10596  11471  986072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell80  10539  11414  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell110  10539  11414  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell117  10539  11414  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell57  10368  11243  986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell101  10368  11243  986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell103  10368  11243  986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell109  10368  11243  986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell74  10352  11227  986316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell57  10335  11210  986333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell101  10335  11210  986333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell103  10335  11210  986333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell109  10335  11210  986333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell65  10099  10974  986569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell72  10099  10974  986569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell63  10066  10941  986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell97  10066  10941  986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell100  10066  10941  986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell58  10058  10933  986610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell67  10058  10933  986610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell104  10058  10933  986610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell118  10058  10933  986610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986636p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10907
-------------------------------------   ----- 
End-of-path arrival time (ps)           10907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell74  10032  10907  986636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10863
-------------------------------------   ----- 
End-of-path arrival time (ps)           10863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell68   9988  10863  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10863
-------------------------------------   ----- 
End-of-path arrival time (ps)           10863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell107   9988  10863  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell80   9987  10862  986681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell110   9987  10862  986681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell117   9987  10862  986681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell58   9970  10845  986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell67   9970  10845  986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell104   9970  10845  986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell118   9970  10845  986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell119   9894  10769  986774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10762
-------------------------------------   ----- 
End-of-path arrival time (ps)           10762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell92   9887  10762  986781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell73   9878  10753  986790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell77   9878  10753  986790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell105   9878  10753  986790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell76   9729  10604  986939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell95   9729  10604  986939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell63   9560  10435  987108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell97   9560  10435  987108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell100   9560  10435  987108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell68   9509  10384  987159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell107   9509  10384  987159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987190p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell76   9478  10353  987190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987190p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell95   9478  10353  987190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 987262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  987262  RISE       1
\UI_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell18    3822   4669  987262  RISE       1
\UI_ADC:bSAR_SEQ:cnt_enable\/q           macrocell18    2345   7014  987262  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2885   9898  987262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell62   9220  10095  987448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell116   9220  10095  987448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10046
-------------------------------------   ----- 
End-of-path arrival time (ps)           10046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell93   9171  10046  987497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10046
-------------------------------------   ----- 
End-of-path arrival time (ps)           10046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell108   9171  10046  987497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell57   9038   9913  987630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell101   9038   9913  987630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell103   9038   9913  987630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9913
-------------------------------------   ---- 
End-of-path arrival time (ps)           9913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell109   9038   9913  987630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell93   8907   9782  987761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell108   8907   9782  987761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell61   8801   9676  987867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell84   8413   9288  988255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell98   8413   9288  988255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell120   8413   9288  988255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell69   8412   9287  988256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell87   8397   9272  988271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell66   8393   9268  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell88   8393   9268  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell80   8379   9254  988289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell110   8379   9254  988289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell117   8379   9254  988289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9248
-------------------------------------   ---- 
End-of-path arrival time (ps)           9248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell68   8373   9248  988295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9248
-------------------------------------   ---- 
End-of-path arrival time (ps)           9248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell107   8373   9248  988295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell63   8361   9236  988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell97   8361   9236  988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell100   8361   9236  988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell58   8357   9232  988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell67   8357   9232  988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell104   8357   9232  988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell118   8357   9232  988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 988667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  966818  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell52   7516   8876  988667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell68   7935   8810  988733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell107   7935   8810  988733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell80   7917   8792  988751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell110   7917   8792  988751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8792
-------------------------------------   ---- 
End-of-path arrival time (ps)           8792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell117   7917   8792  988751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 988872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8671
-------------------------------------   ---- 
End-of-path arrival time (ps)           8671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  967438  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell54   7311   8671  988872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell59   7438   8313  989230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell60   7438   8313  989230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell102   7438   8313  989230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \UI_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 989319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_506/q                          macrocell121    875    875  989319  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    9456  10331  989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell74   7240   8115  989428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell119   7000   7875  989668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell73   6990   7865  989678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell77   6990   7865  989678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell105   6990   7865  989678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell92   6986   7861  989682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 989686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  966823  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell51   6497   7857  989686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989922p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell74   6746   7621  989922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell57   6666   7541  990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell101   6666   7541  990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell103   6666   7541  990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell109   6666   7541  990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell74   6556   7431  990112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990334p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell63   6334   7209  990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990334p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell97   6334   7209  990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990334p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell100   6334   7209  990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell115   6293   7168  990375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell57   6196   7071  990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell101   6196   7071  990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell103   6196   7071  990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell109   6196   7071  990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell57   5993   6868  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell101   5993   6868  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell103   5993   6868  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell109   5993   6868  990675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell59   5851   6726  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell60   5851   6726  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell102   5851   6726  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell78   5842   6717  990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell96   5842   6717  990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell114   5842   6717  990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell71   5743   6618  990925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell82   5743   6618  990925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell94   5743   6618  990925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell64   5729   6604  990939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell75   5729   6604  990939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 990939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell90   5729   6604  990939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell99   5729   6604  990939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell83   5716   6591  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell85   5716   6591  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell111   5716   6591  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell93   5650   6525  991018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell108   5650   6525  991018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991037p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell76   5631   6506  991037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991037p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell95   5631   6506  991037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991081p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell79   5587   6462  991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell70   5270   6145  991398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell106   5270   6145  991398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell112   5270   6145  991398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell113   5266   6141  991402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  967445  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell53   4709   6069  991474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell61   4874   5749  991794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  961538  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell79   4845   5720  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell81   4832   5707  991836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell89   4832   5707  991836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell91   4832   5707  991836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991904p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell115   4764   5639  991904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991917p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell113   4751   5626  991917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991971p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell58   4697   5572  991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991971p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell67   4697   5572  991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991971p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell104   4697   5572  991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991971p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  963395  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell118   4697   5572  991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell78   4295   5170  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell96   4295   5170  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell114   4295   5170  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell65   4267   5142  992401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell72   4267   5142  992401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  987262  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     2920   3767  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 992523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell78   4145   5020  992523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell96   4145   5020  992523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 992523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell114   4145   5020  992523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 992593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell70   4075   4950  992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 992593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell106   4075   4950  992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 992593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell112   4075   4950  992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell71   4037   4912  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell82   4037   4912  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  962851  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell94   4037   4912  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 992829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell86   3839   4714  992829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 992840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell62   3828   4703  992840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 992840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  961741  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell116   3828   4703  992840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 992965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992965  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4718   5565  992965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 993107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell59   3561   4436  993107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 993107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell60   3561   4436  993107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 993107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  963509  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell102   3561   4436  993107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 993269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  967427  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell55   2914   4274  993269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 993433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell115   3235   4110  993433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 993436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell70   3232   4107  993436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 993436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell106   3232   4107  993436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 993436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell112   3232   4107  993436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 993443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell71   3225   4100  993443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 993443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell82   3225   4100  993443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 993443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell94   3225   4100  993443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993449p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  963117  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell113   3219   4094  993449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 993859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  967129  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell56   2324   3684  993859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_506/main_1
Capture Clock  : Net_506/clock_0
Path slack     : 994374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:nrq_reg\/q  macrocell123    875    875  994374  RISE       1
Net_506/main_1               macrocell121   2294   3169  994374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 994486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  992965  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3197   4044  994486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_506/clk_en
Capture Clock  : Net_506/clock_0
Path slack     : 995386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3144
-------------------------------------   ---- 
End-of-path arrival time (ps)           3144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992965  RISE       1
Net_506/clk_en                       macrocell121   2297   3144  995386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 995386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3144
-------------------------------------   ---- 
End-of-path arrival time (ps)           3144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992965  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell123   2297   3144  995386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3980570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19080
-------------------------------------   ----- 
End-of-path arrival time (ps)           19080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell11     7876  10386  3980570  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell11     2345  12731  3980570  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    6349  19080  3980570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3982379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3982379  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell10     3064   4824  3982379  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell10     2345   7169  3982379  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6242  13411  3982379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13426
-------------------------------------   ----- 
End-of-path arrival time (ps)           13426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell13   7946   8821  3982814  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell13   2345  11166  3982814  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2260  13426  3982814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q                      macrocell27      875    875  3984597  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_2           macrocell2      4943   5818  3984597  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      2345   8163  3984597  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2910  11073  3984597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3984754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell29      875    875  3982814  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  10161  11036  3984754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984914p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10756
-------------------------------------   ----- 
End-of-path arrival time (ps)           10756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                      macrocell39      875    875  3984914  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_0           macrocell9      5242   6117  3984914  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell9      2345   8462  3984914  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  10756  3984914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3984947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q      macrocell31     875    875  3984947  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_0  macrocell7     4592   5467  3984947  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q       macrocell7     2345   7812  3984947  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4  statusicell2   6892  14703  3984947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3985760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell29      875    875  3982814  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9155  10030  3985760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985997  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      3380   5140  3985997  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell3      2345   7485  3985997  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2308   9793  3985997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3986032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11511
-------------------------------------   ----- 
End-of-path arrival time (ps)           11511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell44  10636  11511  3986032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3986032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11511
-------------------------------------   ----- 
End-of-path arrival time (ps)           11511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell48  10636  11511  3986032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3986341p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3980570  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell40     8692  11202  3986341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3986352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13298
-------------------------------------   ----- 
End-of-path arrival time (ps)           13298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3986352  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_2                 macrocell4      5513   8023  3986352  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell4      2345  10368  3986352  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2930  13298  3986352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3986413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q            macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_3  macrocell6    4300   5175  3986413  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell6    2345   7520  3986413  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2306   9827  3986413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3986433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    130    130  3986433  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell21      3845   3975  3986433  RISE       1
\UART:BUART:counter_load_not\/q                macrocell21      2345   6320  3986433  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2918   9237  3986433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell40      875    875  3985664  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   7227   8102  3987688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 3987712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3987712  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell22      4758   7268  3987712  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell22      2345   9613  3987712  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell7     2326  11938  3987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell39      875    875  3984914  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7059   7934  3987856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11737
-------------------------------------   ----- 
End-of-path arrival time (ps)           11737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3987913  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell14     2875   5385  3987913  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell14     2345   7730  3987913  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4007  11737  3987913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_406/main_3
Capture Clock  : Net_406/clock_0
Path slack     : 3988376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3988376  RISE       1
Net_406/main_3                               macrocell38     6107   9167  3988376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3988722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell43   7946   8821  3988722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell45   7946   8821  3988722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986433  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   6896   7026  3988764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell26      875    875  3984794  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5455   6330  3989460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3989472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8071
-------------------------------------   ---- 
End-of-path arrival time (ps)           8071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3987712  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell126     5561   8071  3989472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989533p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3986352  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell26     5500   8010  3989533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell30      875    875  3986840  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4467   5342  3990448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7066
-------------------------------------   ---- 
End-of-path arrival time (ps)           7066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell46   6191   7066  3990477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7066
-------------------------------------   ---- 
End-of-path arrival time (ps)           7066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell49   6191   7066  3990477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3990491  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2   macrocell46   6177   7052  3990491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3990491  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell49   6177   7052  3990491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell25      875    875  3985406  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4151   5026  3990764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell34      875    875  3990771  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4144   5019  3990771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell43      875    875  3988216  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3958   4833  3990957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell47      875    875  3990491  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3944   4819  3990971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell126      875    875  3986749  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3869   4744  3991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell125      875    875  3986743  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3693   4568  3991222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991224  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell46   4959   6319  3991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985289  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell40   5424   6299  3991244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1  macrocell30   5368   6243  3991300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1  macrocell33   5368   6243  3991300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1  macrocell36   5368   6243  3991300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3984597  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell26   5298   6173  3991370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991380  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell46   4803   6163  3991380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991385  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5         macrocell46   4798   6158  3991385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_400/main_4
Capture Clock  : Net_400/clock_0
Path slack     : 3991389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell27    875    875  3984597  RISE       1
Net_400/main_4                   macrocell24   5279   6154  3991389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3984597  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell27   5279   6154  3991389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell44   5265   6140  3991403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   5265   6140  3991403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell47    875    875  3990491  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell44   5254   6129  3991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991426p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3984914  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell41   5242   6117  3991426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_400/main_3
Capture Clock  : Net_400/clock_0
Path slack     : 3991553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3991553  RISE       1
Net_400/main_3                               macrocell24     2930   5990  3991553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3  macrocell30   5080   5955  3991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3  macrocell33   5080   5955  3991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell36   5080   5955  3991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell43   5071   5946  3991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell45   5071   5946  3991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3  macrocell46   4959   5834  3991709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell49   4959   5834  3991709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell31      875    875  3984947  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5173   6048  3991762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell31   4875   5750  3991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell32   4875   5750  3991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985289  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell41   4867   5742  3991801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985289  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell39   4551   5426  3992117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3984914  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell40   4537   5412  3992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992146p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991224  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell44   4037   5397  3992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3992170  RISE       1
\UART:BUART:txn\/main_3                macrocell124     2313   5373  3992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell31   4430   5305  3992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell32   4430   5305  3992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : Net_406/main_2
Capture Clock  : Net_406/clock_0
Path slack     : 3992251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell40    875    875  3985664  RISE       1
Net_406/main_2                   macrocell38   4417   5292  3992251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991385  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell44   3876   5236  3992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991380  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell44   3875   5235  3992308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   4300   5175  3992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3984914  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell39   4299   5174  3992369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3992503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3992503  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell127   4165   5040  3992503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell31   4156   5031  3992512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell32   4156   5031  3992512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell44      875    875  3988097  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4415   5290  3992520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3992526p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell36     875    875  3992526  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   6249   7124  3992526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell128    875    875  3992503  RISE       1
\UART:BUART:txn\/main_6   macrocell124   4111   4986  3992557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell44   4037   4912  3992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   4037   4912  3992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : Net_406/main_5
Capture Clock  : Net_406/clock_0
Path slack     : 3992669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell42    875    875  3985289  RISE       1
Net_406/main_5                  macrocell38   3999   4874  3992669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3982379  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell42     3051   4811  3992732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992753  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5         macrocell30   3430   4790  3992753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992753  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell33   3430   4790  3992753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell126    875    875  3986749  RISE       1
\UART:BUART:txn\/main_2    macrocell124   3885   4760  3992783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell30    875    875  3986840  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   3873   4748  3992795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992837p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985664  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell39   3831   4706  3992837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3984794  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell25   3824   4699  3992844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_406/q
Path End       : Net_406/main_0
Capture Clock  : Net_406/clock_0
Path slack     : 3992876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_406/q       macrocell38    875    875  3992876  RISE       1
Net_406/main_0  macrocell38   3792   4667  3992876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992926  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell30   3257   4617  3992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992926  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell33   3257   4617  3992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992938  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell30   3245   4605  3992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992938  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell33   3245   4605  3992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell125    875    875  3986743  RISE       1
\UART:BUART:txn\/main_1    macrocell124   3726   4601  3992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell127    875    875  3986760  RISE       1
\UART:BUART:txn\/main_4    macrocell124   3725   4600  3992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0    macrocell30   3692   4567  3992976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0    macrocell33   3692   4567  3992976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0   macrocell36   3692   4567  3992976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : Net_406/main_4
Capture Clock  : Net_406/clock_0
Path slack     : 3992979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell41    875    875  3986392  RISE       1
Net_406/main_4                   macrocell38   3689   4564  3992979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3992984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986433  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell127     4429   4559  3992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986433  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell128     4429   4559  3992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell46   3681   4556  3992987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell49   3681   4556  3992987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3986392  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell39   3672   4547  3992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : Net_406/main_1
Capture Clock  : Net_406/clock_0
Path slack     : 3993044p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell39    875    875  3984914  RISE       1
Net_406/main_1                   macrocell38   3624   4499  3993044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3992503  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell125   3613   4488  3993055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3992503  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell126   3613   4488  3993055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell32    875    875  3987113  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   3600   4475  3993068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993112p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3984794  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell26   3556   4431  3993112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_400/main_2
Capture Clock  : Net_400/clock_0
Path slack     : 3993113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell26    875    875  3984794  RISE       1
Net_400/main_2                   macrocell24   3555   4430  3993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3984794  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell27   3555   4430  3993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990771  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2   macrocell30   3555   4430  3993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990771  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2   macrocell33   3555   4430  3993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990771  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell36   3555   4430  3993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_400/q
Path End       : Net_400/main_0
Capture Clock  : Net_400/clock_0
Path slack     : 3993149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_400/q       macrocell24    875    875  3993149  RISE       1
Net_400/main_0  macrocell24   3519   4394  3993149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985997  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell28     2618   4378  3993165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993235p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell44   3433   4308  3993235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993235p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   3433   4308  3993235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_400/main_5
Capture Clock  : Net_400/clock_0
Path slack     : 3993258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell28    875    875  3985217  RISE       1
Net_400/main_5                  macrocell24   3410   4285  3993258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3985217  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell27   3410   4285  3993258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3985217  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell26   3400   4275  3993268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993272p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3984597  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell25   3396   4271  3993272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3993375p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993375  RISE       1
\UART:BUART:txn\/main_5                      macrocell124     4038   4168  3993375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3985406  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell26   3230   4105  3993438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3985406  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell25   3228   4103  3993440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_400/main_1
Capture Clock  : Net_400/clock_0
Path slack     : 3993445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell25    875    875  3985406  RISE       1
Net_400/main_1                   macrocell24   3223   4098  3993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3985406  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell27   3223   4098  3993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3997
-------------------------------------   ---- 
End-of-path arrival time (ps)           3997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992753  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell31   2637   3997  3993546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3997
-------------------------------------   ---- 
End-of-path arrival time (ps)           3997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992753  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell32   2637   3997  3993546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3985217  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell25   3115   3990  3993553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3975
-------------------------------------   ---- 
End-of-path arrival time (ps)           3975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986433  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell125     3845   3975  3993568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3975
-------------------------------------   ---- 
End-of-path arrival time (ps)           3975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986433  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell126     3845   3975  3993568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991224  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell43   2564   3924  3993619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991224  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell45   2564   3924  3993619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985664  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell40   2933   3808  3993735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985664  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell41   2933   3808  3993735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3690
-------------------------------------   ---- 
End-of-path arrival time (ps)           3690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992926  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell31   2330   3690  3993853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3690
-------------------------------------   ---- 
End-of-path arrival time (ps)           3690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992926  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell32   2330   3690  3993853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993862  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell34   2321   3681  3993862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992938  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell31   2321   3681  3993862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992938  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell32   2321   3681  3993862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993865  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell34   2318   3678  3993865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3993867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3676
-------------------------------------   ---- 
End-of-path arrival time (ps)           3676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3986743  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell127   2801   3676  3993867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3676
-------------------------------------   ---- 
End-of-path arrival time (ps)           3676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell125    875    875  3986743  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell128   2801   3676  3993867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3986760  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell127   2797   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell127    875    875  3986760  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell128   2797   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3986749  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell127   2791   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell126    875    875  3986749  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell128   2791   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993878  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3986743  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell125   2789   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3986743  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell126   2789   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993884p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3659
-------------------------------------   ---- 
End-of-path arrival time (ps)           3659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3986749  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell125   2784   3659  3993884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993884p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3659
-------------------------------------   ---- 
End-of-path arrival time (ps)           3659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3986749  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell126   2784   3659  3993884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3986760  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell125   2773   3648  3993895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3986760  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell126   2773   3648  3993895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993912p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991385  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5         macrocell43   2271   3631  3993912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993912p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991385  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell45   2271   3631  3993912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3625
-------------------------------------   ---- 
End-of-path arrival time (ps)           3625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991380  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell43   2265   3625  3993918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3625
-------------------------------------   ---- 
End-of-path arrival time (ps)           3625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991380  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell45   2265   3625  3993918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3622
-------------------------------------   ---- 
End-of-path arrival time (ps)           3622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993921  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell47   2262   3622  3993921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3608
-------------------------------------   ---- 
End-of-path arrival time (ps)           3608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993935  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell47   2248   3608  3993935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3606
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993937  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell47   2246   3606  3993937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell46   2642   3517  3994026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell46    875    875  3985689  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell49   2642   3517  3994026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell34    875    875  3990771  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell31   2629   3504  3994039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990771  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell32   2629   3504  3994039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell30   2626   3501  3994042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell33   2626   3501  3994042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell33    875    875  3986413  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell36   2626   3501  3994042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3986392  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell40   2612   3487  3994056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3986392  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell41   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3994070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   2598   3473  3994070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell31   2593   3468  3994075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3982814  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell32   2593   3468  3994075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3419
-------------------------------------   ---- 
End-of-path arrival time (ps)           3419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell43   2544   3419  3994124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3419
-------------------------------------   ---- 
End-of-path arrival time (ps)           3419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3988216  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell45   2544   3419  3994124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3418
-------------------------------------   ---- 
End-of-path arrival time (ps)           3418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3  macrocell43   2543   3418  3994125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3418
-------------------------------------   ---- 
End-of-path arrival time (ps)           3418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988218  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell45   2543   3418  3994125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3404
-------------------------------------   ---- 
End-of-path arrival time (ps)           3404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3990491  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2   macrocell43   2529   3404  3994139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3404
-------------------------------------   ---- 
End-of-path arrival time (ps)           3404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3990491  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell45   2529   3404  3994139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3994301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3242
-------------------------------------   ---- 
End-of-path arrival time (ps)           3242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993375  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell127     3112   3242  3994301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3994314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3229
-------------------------------------   ---- 
End-of-path arrival time (ps)           3229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993375  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell125     3099   3229  3994314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q          macrocell50    875    875  3994354  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8  macrocell46   2314   3189  3994354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell37    875    875  3994363  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell33   2305   3180  3994363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3994366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell124    875    875  3994366  RISE       1
\UART:BUART:txn\/main_0  macrocell124   2302   3177  3994366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3994423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell49     875    875  3994423  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   4352   5227  3994423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

