

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_311_112'
================================================================
* Date:           Fri Apr  4 16:47:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.023 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       35|       35|  0.210 us|  0.210 us|   34|   34|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_311_1  |       33|       33|        18|         16|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_7 = alloca i32 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 21 'alloca' 'l_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%store_ln311 = store i7 0, i7 %l_7" [HLS/src/Crypto1.cpp:311]   --->   Operation 22 'store' 'store_ln311' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc439.1"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l = load i7 %l_7" [HLS/src/Crypto1.cpp:311]   --->   Operation 24 'load' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l, i32 6" [HLS/src/Crypto1.cpp:311]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %tmp, void %for.inc439.1.split, void %VITIS_LOOP_317_2.1.exitStub" [HLS/src/Crypto1.cpp:311]   --->   Operation 26 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i7 %l" [HLS/src/Crypto1.cpp:311]   --->   Operation 27 'zext' 'zext_ln311' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%InputIndex_addr_64 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln311" [HLS/src/Crypto1.cpp:313]   --->   Operation 28 'getelementptr' 'InputIndex_addr_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.09ns)   --->   "%InputIndex_load_64 = load i6 %InputIndex_addr_64" [HLS/src/Crypto1.cpp:313]   --->   Operation 29 'load' 'InputIndex_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %l, i32 1, i32 5" [HLS/src/Crypto1.cpp:311]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln311_30 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_s, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 31 'bitconcatenate' 'or_ln311_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i6 %or_ln311_30" [HLS/src/Crypto1.cpp:313]   --->   Operation 32 'zext' 'zext_ln313' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%InputIndex_addr_65 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313" [HLS/src/Crypto1.cpp:313]   --->   Operation 33 'getelementptr' 'InputIndex_addr_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.09ns)   --->   "%InputIndex_load_65 = load i6 %InputIndex_addr_65" [HLS/src/Crypto1.cpp:313]   --->   Operation 34 'load' 'InputIndex_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%add_ln311 = add i7 %l, i7 32" [HLS/src/Crypto1.cpp:311]   --->   Operation 35 'add' 'add_ln311' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%store_ln311 = store i7 %add_ln311, i7 %l_7" [HLS/src/Crypto1.cpp:311]   --->   Operation 36 'store' 'store_ln311' <Predicate = (!tmp)> <Delay = 0.80>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln311_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l, i32 2, i32 5" [HLS/src/Crypto1.cpp:311]   --->   Operation 37 'partselect' 'lshr_ln311_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.09ns)   --->   "%InputIndex_load_64 = load i6 %InputIndex_addr_64" [HLS/src/Crypto1.cpp:313]   --->   Operation 38 'load' 'InputIndex_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i6 %InputIndex_load_64" [HLS/src/Crypto1.cpp:313]   --->   Operation 39 'trunc' 'trunc_ln313' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln313_31 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_64, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 40 'partselect' 'lshr_ln313_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln313_32 = zext i4 %lshr_ln313_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 41 'zext' 'zext_ln313_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ReadData_addr_104 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 42 'getelementptr' 'ReadData_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ReadData_1_addr_104 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 43 'getelementptr' 'ReadData_1_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ReadData_2_addr_104 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 44 'getelementptr' 'ReadData_2_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ReadData_3_addr_104 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 45 'getelementptr' 'ReadData_3_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.09ns)   --->   "%ReadData_load_64 = load i4 %ReadData_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 46 'load' 'ReadData_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 47 [2/2] (1.09ns)   --->   "%ReadData_1_load_64 = load i4 %ReadData_1_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 47 'load' 'ReadData_1_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 48 [2/2] (1.09ns)   --->   "%ReadData_2_load_64 = load i4 %ReadData_2_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 48 'load' 'ReadData_2_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 49 [2/2] (1.09ns)   --->   "%ReadData_3_load_64 = load i4 %ReadData_3_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 49 'load' 'ReadData_3_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/2] (1.09ns)   --->   "%InputIndex_load_65 = load i6 %InputIndex_addr_65" [HLS/src/Crypto1.cpp:313]   --->   Operation 50 'load' 'InputIndex_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln313_32 = trunc i6 %InputIndex_load_65" [HLS/src/Crypto1.cpp:313]   --->   Operation 51 'trunc' 'trunc_ln313_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln313_s = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_65, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 52 'partselect' 'lshr_ln313_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln313_33 = zext i4 %lshr_ln313_s" [HLS/src/Crypto1.cpp:313]   --->   Operation 53 'zext' 'zext_ln313_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ReadData_addr_105 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 54 'getelementptr' 'ReadData_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ReadData_1_addr_105 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 55 'getelementptr' 'ReadData_1_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ReadData_2_addr_105 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 56 'getelementptr' 'ReadData_2_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ReadData_3_addr_105 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 57 'getelementptr' 'ReadData_3_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln311_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %lshr_ln311_1, i2 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 58 'bitconcatenate' 'or_ln311_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln313_70 = zext i6 %or_ln311_s" [HLS/src/Crypto1.cpp:313]   --->   Operation 59 'zext' 'zext_ln313_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%InputIndex_addr_66 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_70" [HLS/src/Crypto1.cpp:313]   --->   Operation 60 'getelementptr' 'InputIndex_addr_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.09ns)   --->   "%InputIndex_load_66 = load i6 %InputIndex_addr_66" [HLS/src/Crypto1.cpp:313]   --->   Operation 61 'load' 'InputIndex_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln311_31 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %lshr_ln311_1, i2 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 62 'bitconcatenate' 'or_ln311_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln313_71 = zext i6 %or_ln311_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 63 'zext' 'zext_ln313_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%InputIndex_addr_67 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_71" [HLS/src/Crypto1.cpp:313]   --->   Operation 64 'getelementptr' 'InputIndex_addr_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.09ns)   --->   "%InputIndex_load_67 = load i6 %InputIndex_addr_67" [HLS/src/Crypto1.cpp:313]   --->   Operation 65 'load' 'InputIndex_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 66 [2/2] (1.09ns)   --->   "%ReadData_load_65 = load i4 %ReadData_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 66 'load' 'ReadData_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [2/2] (1.09ns)   --->   "%ReadData_1_load_65 = load i4 %ReadData_1_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 67 'load' 'ReadData_1_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 68 [2/2] (1.09ns)   --->   "%ReadData_2_load_65 = load i4 %ReadData_2_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 68 'load' 'ReadData_2_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [2/2] (1.09ns)   --->   "%ReadData_3_load_65 = load i4 %ReadData_3_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 69 'load' 'ReadData_3_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 794 [1/1] (0.80ns)   --->   "%ret_ln0 = ret"   --->   Operation 794 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.80>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i4 %lshr_ln311_1" [HLS/src/Crypto1.cpp:311]   --->   Operation 70 'zext' 'zext_ln311_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%PermuteData_addr = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln311_2" [HLS/src/Crypto1.cpp:313]   --->   Operation 71 'getelementptr' 'PermuteData_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (1.09ns)   --->   "%ReadData_load_64 = load i4 %ReadData_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 72 'load' 'ReadData_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/2] (1.09ns)   --->   "%ReadData_1_load_64 = load i4 %ReadData_1_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 73 'load' 'ReadData_1_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/2] (1.09ns)   --->   "%ReadData_2_load_64 = load i4 %ReadData_2_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 74 'load' 'ReadData_2_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [1/2] (1.09ns)   --->   "%ReadData_3_load_64 = load i4 %ReadData_3_addr_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 75 'load' 'ReadData_3_load_64' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/1] (0.83ns)   --->   "%tmp_64 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_64, i2 1, i32 %ReadData_1_load_64, i2 2, i32 %ReadData_2_load_64, i2 3, i32 %ReadData_3_load_64, i32 0, i2 %trunc_ln313" [HLS/src/Crypto1.cpp:313]   --->   Operation 76 'sparsemux' 'tmp_64' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%PermuteData_1_addr = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln311_2" [HLS/src/Crypto1.cpp:313]   --->   Operation 77 'getelementptr' 'PermuteData_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (1.09ns)   --->   "%InputIndex_load_66 = load i6 %InputIndex_addr_66" [HLS/src/Crypto1.cpp:313]   --->   Operation 78 'load' 'InputIndex_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln313_33 = trunc i6 %InputIndex_load_66" [HLS/src/Crypto1.cpp:313]   --->   Operation 79 'trunc' 'trunc_ln313_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln313_32 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_66, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 80 'partselect' 'lshr_ln313_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln313_34 = zext i4 %lshr_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 81 'zext' 'zext_ln313_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ReadData_addr_106 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 82 'getelementptr' 'ReadData_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ReadData_1_addr_106 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 83 'getelementptr' 'ReadData_1_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%ReadData_2_addr_106 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 84 'getelementptr' 'ReadData_2_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ReadData_3_addr_106 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 85 'getelementptr' 'ReadData_3_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (1.09ns)   --->   "%InputIndex_load_67 = load i6 %InputIndex_addr_67" [HLS/src/Crypto1.cpp:313]   --->   Operation 86 'load' 'InputIndex_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln313_34 = trunc i6 %InputIndex_load_67" [HLS/src/Crypto1.cpp:313]   --->   Operation 87 'trunc' 'trunc_ln313_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln313_33 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_67, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 88 'partselect' 'lshr_ln313_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln313_35 = zext i4 %lshr_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 89 'zext' 'zext_ln313_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ReadData_addr_107 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 90 'getelementptr' 'ReadData_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%ReadData_1_addr_107 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 91 'getelementptr' 'ReadData_1_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ReadData_2_addr_107 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 92 'getelementptr' 'ReadData_2_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ReadData_3_addr_107 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 93 'getelementptr' 'ReadData_3_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l, i32 3, i32 5" [HLS/src/Crypto1.cpp:311]   --->   Operation 94 'partselect' 'tmp_418' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln311_32 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_418, i3 4" [HLS/src/Crypto1.cpp:311]   --->   Operation 95 'bitconcatenate' 'or_ln311_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln313_72 = zext i6 %or_ln311_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 96 'zext' 'zext_ln313_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%InputIndex_addr_68 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_72" [HLS/src/Crypto1.cpp:313]   --->   Operation 97 'getelementptr' 'InputIndex_addr_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.09ns)   --->   "%InputIndex_load_68 = load i6 %InputIndex_addr_68" [HLS/src/Crypto1.cpp:313]   --->   Operation 98 'load' 'InputIndex_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l, i32 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 99 'bitselect' 'tmp_280' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln311_33 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i1.i1.i1, i3 %tmp_418, i1 1, i1 %tmp_280, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 100 'bitconcatenate' 'or_ln311_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln313_74 = zext i6 %or_ln311_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 101 'zext' 'zext_ln313_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%InputIndex_addr_69 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_74" [HLS/src/Crypto1.cpp:313]   --->   Operation 102 'getelementptr' 'InputIndex_addr_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.09ns)   --->   "%InputIndex_load_69 = load i6 %InputIndex_addr_69" [HLS/src/Crypto1.cpp:313]   --->   Operation 103 'load' 'InputIndex_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_3 : Operation 104 [1/2] (1.09ns)   --->   "%ReadData_load_65 = load i4 %ReadData_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 104 'load' 'ReadData_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 105 [1/2] (1.09ns)   --->   "%ReadData_1_load_65 = load i4 %ReadData_1_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 105 'load' 'ReadData_1_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 106 [1/2] (1.09ns)   --->   "%ReadData_2_load_65 = load i4 %ReadData_2_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 106 'load' 'ReadData_2_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 107 [1/2] (1.09ns)   --->   "%ReadData_3_load_65 = load i4 %ReadData_3_addr_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 107 'load' 'ReadData_3_load_65' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 108 [1/1] (0.83ns)   --->   "%tmp_65 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_65, i2 1, i32 %ReadData_1_load_65, i2 2, i32 %ReadData_2_load_65, i2 3, i32 %ReadData_3_load_65, i32 0, i2 %trunc_ln313_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 108 'sparsemux' 'tmp_65' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [2/2] (1.09ns)   --->   "%ReadData_load_66 = load i4 %ReadData_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 109 'load' 'ReadData_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 110 [2/2] (1.09ns)   --->   "%ReadData_1_load_66 = load i4 %ReadData_1_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 110 'load' 'ReadData_1_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 111 [2/2] (1.09ns)   --->   "%ReadData_2_load_66 = load i4 %ReadData_2_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 111 'load' 'ReadData_2_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 112 [2/2] (1.09ns)   --->   "%ReadData_3_load_66 = load i4 %ReadData_3_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 112 'load' 'ReadData_3_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 113 [2/2] (1.09ns)   --->   "%ReadData_load_67 = load i4 %ReadData_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 113 'load' 'ReadData_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 114 [2/2] (1.09ns)   --->   "%ReadData_1_load_67 = load i4 %ReadData_1_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 114 'load' 'ReadData_1_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 115 [2/2] (1.09ns)   --->   "%ReadData_2_load_67 = load i4 %ReadData_2_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 115 'load' 'ReadData_2_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 116 [2/2] (1.09ns)   --->   "%ReadData_3_load_67 = load i4 %ReadData_3_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 116 'load' 'ReadData_3_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 117 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_64, i4 %PermuteData_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 117 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 118 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_65, i4 %PermuteData_1_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 118 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%PermuteData_2_addr = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln311_2" [HLS/src/Crypto1.cpp:313]   --->   Operation 119 'getelementptr' 'PermuteData_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%PermuteData_3_addr = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln311_2" [HLS/src/Crypto1.cpp:313]   --->   Operation 120 'getelementptr' 'PermuteData_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (1.09ns)   --->   "%InputIndex_load_68 = load i6 %InputIndex_addr_68" [HLS/src/Crypto1.cpp:313]   --->   Operation 121 'load' 'InputIndex_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln313_35 = trunc i6 %InputIndex_load_68" [HLS/src/Crypto1.cpp:313]   --->   Operation 122 'trunc' 'trunc_ln313_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln313_34 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_68, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 123 'partselect' 'lshr_ln313_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln313_36 = zext i4 %lshr_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 124 'zext' 'zext_ln313_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%ReadData_addr_108 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 125 'getelementptr' 'ReadData_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%ReadData_1_addr_108 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 126 'getelementptr' 'ReadData_1_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%ReadData_2_addr_108 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 127 'getelementptr' 'ReadData_2_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%ReadData_3_addr_108 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 128 'getelementptr' 'ReadData_3_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 129 [1/2] (1.09ns)   --->   "%InputIndex_load_69 = load i6 %InputIndex_addr_69" [HLS/src/Crypto1.cpp:313]   --->   Operation 129 'load' 'InputIndex_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln313_36 = trunc i6 %InputIndex_load_69" [HLS/src/Crypto1.cpp:313]   --->   Operation 130 'trunc' 'trunc_ln313_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln313_35 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_69, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 131 'partselect' 'lshr_ln313_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln313_37 = zext i4 %lshr_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 132 'zext' 'zext_ln313_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%ReadData_addr_109 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 133 'getelementptr' 'ReadData_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%ReadData_1_addr_109 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 134 'getelementptr' 'ReadData_1_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%ReadData_2_addr_109 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 135 'getelementptr' 'ReadData_2_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%ReadData_3_addr_109 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 136 'getelementptr' 'ReadData_3_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln311_34 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_418, i3 6" [HLS/src/Crypto1.cpp:311]   --->   Operation 137 'bitconcatenate' 'or_ln311_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln313_75 = zext i6 %or_ln311_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 138 'zext' 'zext_ln313_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%InputIndex_addr_70 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_75" [HLS/src/Crypto1.cpp:313]   --->   Operation 139 'getelementptr' 'InputIndex_addr_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (1.09ns)   --->   "%InputIndex_load_70 = load i6 %InputIndex_addr_70" [HLS/src/Crypto1.cpp:313]   --->   Operation 140 'load' 'InputIndex_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln311_35 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_418, i3 7" [HLS/src/Crypto1.cpp:311]   --->   Operation 141 'bitconcatenate' 'or_ln311_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln313_76 = zext i6 %or_ln311_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 142 'zext' 'zext_ln313_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%InputIndex_addr_71 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_76" [HLS/src/Crypto1.cpp:313]   --->   Operation 143 'getelementptr' 'InputIndex_addr_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (1.09ns)   --->   "%InputIndex_load_71 = load i6 %InputIndex_addr_71" [HLS/src/Crypto1.cpp:313]   --->   Operation 144 'load' 'InputIndex_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_4 : Operation 145 [1/2] (1.09ns)   --->   "%ReadData_load_66 = load i4 %ReadData_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 145 'load' 'ReadData_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 146 [1/2] (1.09ns)   --->   "%ReadData_1_load_66 = load i4 %ReadData_1_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 146 'load' 'ReadData_1_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 147 [1/2] (1.09ns)   --->   "%ReadData_2_load_66 = load i4 %ReadData_2_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 147 'load' 'ReadData_2_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 148 [1/2] (1.09ns)   --->   "%ReadData_3_load_66 = load i4 %ReadData_3_addr_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 148 'load' 'ReadData_3_load_66' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 149 [1/1] (0.83ns)   --->   "%tmp_66 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_66, i2 1, i32 %ReadData_1_load_66, i2 2, i32 %ReadData_2_load_66, i2 3, i32 %ReadData_3_load_66, i32 0, i2 %trunc_ln313_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 149 'sparsemux' 'tmp_66' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/2] (1.09ns)   --->   "%ReadData_load_67 = load i4 %ReadData_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 150 'load' 'ReadData_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 151 [1/2] (1.09ns)   --->   "%ReadData_1_load_67 = load i4 %ReadData_1_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 151 'load' 'ReadData_1_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 152 [1/2] (1.09ns)   --->   "%ReadData_2_load_67 = load i4 %ReadData_2_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 152 'load' 'ReadData_2_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 153 [1/2] (1.09ns)   --->   "%ReadData_3_load_67 = load i4 %ReadData_3_addr_107" [HLS/src/Crypto1.cpp:313]   --->   Operation 153 'load' 'ReadData_3_load_67' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 154 [1/1] (0.83ns)   --->   "%tmp_67 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_67, i2 1, i32 %ReadData_1_load_67, i2 2, i32 %ReadData_2_load_67, i2 3, i32 %ReadData_3_load_67, i32 0, i2 %trunc_ln313_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 154 'sparsemux' 'tmp_67' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/2] (1.09ns)   --->   "%ReadData_load_68 = load i4 %ReadData_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 155 'load' 'ReadData_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 156 [2/2] (1.09ns)   --->   "%ReadData_1_load_68 = load i4 %ReadData_1_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 156 'load' 'ReadData_1_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 157 [2/2] (1.09ns)   --->   "%ReadData_2_load_68 = load i4 %ReadData_2_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 157 'load' 'ReadData_2_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 158 [2/2] (1.09ns)   --->   "%ReadData_3_load_68 = load i4 %ReadData_3_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 158 'load' 'ReadData_3_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 159 [2/2] (1.09ns)   --->   "%ReadData_load_69 = load i4 %ReadData_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 159 'load' 'ReadData_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 160 [2/2] (1.09ns)   --->   "%ReadData_1_load_69 = load i4 %ReadData_1_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 160 'load' 'ReadData_1_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 161 [2/2] (1.09ns)   --->   "%ReadData_2_load_69 = load i4 %ReadData_2_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 161 'load' 'ReadData_2_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 162 [2/2] (1.09ns)   --->   "%ReadData_3_load_69 = load i4 %ReadData_3_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 162 'load' 'ReadData_3_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 163 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_66, i4 %PermuteData_2_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 163 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 164 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_67, i4 %PermuteData_3_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 164 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.02>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln313_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_418, i1 1" [HLS/src/Crypto1.cpp:313]   --->   Operation 165 'bitconcatenate' 'or_ln313_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln313_73 = zext i4 %or_ln313_7" [HLS/src/Crypto1.cpp:313]   --->   Operation 166 'zext' 'zext_ln313_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%PermuteData_addr_29 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 167 'getelementptr' 'PermuteData_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_29 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 168 'getelementptr' 'PermuteData_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 169 [1/2] (1.09ns)   --->   "%InputIndex_load_70 = load i6 %InputIndex_addr_70" [HLS/src/Crypto1.cpp:313]   --->   Operation 169 'load' 'InputIndex_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln313_37 = trunc i6 %InputIndex_load_70" [HLS/src/Crypto1.cpp:313]   --->   Operation 170 'trunc' 'trunc_ln313_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln313_36 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_70, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 171 'partselect' 'lshr_ln313_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln313_38 = zext i4 %lshr_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 172 'zext' 'zext_ln313_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%ReadData_addr_110 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 173 'getelementptr' 'ReadData_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%ReadData_1_addr_110 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 174 'getelementptr' 'ReadData_1_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%ReadData_2_addr_110 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 175 'getelementptr' 'ReadData_2_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%ReadData_3_addr_110 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 176 'getelementptr' 'ReadData_3_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 177 [1/2] (1.09ns)   --->   "%InputIndex_load_71 = load i6 %InputIndex_addr_71" [HLS/src/Crypto1.cpp:313]   --->   Operation 177 'load' 'InputIndex_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln313_38 = trunc i6 %InputIndex_load_71" [HLS/src/Crypto1.cpp:313]   --->   Operation 178 'trunc' 'trunc_ln313_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%lshr_ln313_37 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_71, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 179 'partselect' 'lshr_ln313_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln313_39 = zext i4 %lshr_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 180 'zext' 'zext_ln313_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%ReadData_addr_111 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 181 'getelementptr' 'ReadData_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%ReadData_1_addr_111 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 182 'getelementptr' 'ReadData_1_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%ReadData_2_addr_111 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 183 'getelementptr' 'ReadData_2_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%ReadData_3_addr_111 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 184 'getelementptr' 'ReadData_3_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %l, i32 4, i32 5" [HLS/src/Crypto1.cpp:311]   --->   Operation 185 'partselect' 'tmp_419' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln311_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_419, i4 8" [HLS/src/Crypto1.cpp:311]   --->   Operation 186 'bitconcatenate' 'or_ln311_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln313_77 = zext i6 %or_ln311_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 187 'zext' 'zext_ln313_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%InputIndex_addr_72 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_77" [HLS/src/Crypto1.cpp:313]   --->   Operation 188 'getelementptr' 'InputIndex_addr_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (1.09ns)   --->   "%InputIndex_load_72 = load i6 %InputIndex_addr_72" [HLS/src/Crypto1.cpp:313]   --->   Operation 189 'load' 'InputIndex_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %l, i32 1, i32 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 190 'partselect' 'tmp_420' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln311_37 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %tmp_419, i1 1, i2 %tmp_420, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 191 'bitconcatenate' 'or_ln311_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln313_79 = zext i6 %or_ln311_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 192 'zext' 'zext_ln313_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%InputIndex_addr_73 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_79" [HLS/src/Crypto1.cpp:313]   --->   Operation 193 'getelementptr' 'InputIndex_addr_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (1.09ns)   --->   "%InputIndex_load_73 = load i6 %InputIndex_addr_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 194 'load' 'InputIndex_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_5 : Operation 195 [1/2] (1.09ns)   --->   "%ReadData_load_68 = load i4 %ReadData_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 195 'load' 'ReadData_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 196 [1/2] (1.09ns)   --->   "%ReadData_1_load_68 = load i4 %ReadData_1_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 196 'load' 'ReadData_1_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 197 [1/2] (1.09ns)   --->   "%ReadData_2_load_68 = load i4 %ReadData_2_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 197 'load' 'ReadData_2_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 198 [1/2] (1.09ns)   --->   "%ReadData_3_load_68 = load i4 %ReadData_3_addr_108" [HLS/src/Crypto1.cpp:313]   --->   Operation 198 'load' 'ReadData_3_load_68' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 199 [1/1] (0.83ns)   --->   "%tmp_68 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_68, i2 1, i32 %ReadData_1_load_68, i2 2, i32 %ReadData_2_load_68, i2 3, i32 %ReadData_3_load_68, i32 0, i2 %trunc_ln313_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 199 'sparsemux' 'tmp_68' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/2] (1.09ns)   --->   "%ReadData_load_69 = load i4 %ReadData_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 200 'load' 'ReadData_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 201 [1/2] (1.09ns)   --->   "%ReadData_1_load_69 = load i4 %ReadData_1_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 201 'load' 'ReadData_1_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 202 [1/2] (1.09ns)   --->   "%ReadData_2_load_69 = load i4 %ReadData_2_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 202 'load' 'ReadData_2_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 203 [1/2] (1.09ns)   --->   "%ReadData_3_load_69 = load i4 %ReadData_3_addr_109" [HLS/src/Crypto1.cpp:313]   --->   Operation 203 'load' 'ReadData_3_load_69' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 204 [1/1] (0.83ns)   --->   "%tmp_69 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_69, i2 1, i32 %ReadData_1_load_69, i2 2, i32 %ReadData_2_load_69, i2 3, i32 %ReadData_3_load_69, i32 0, i2 %trunc_ln313_36" [HLS/src/Crypto1.cpp:313]   --->   Operation 204 'sparsemux' 'tmp_69' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [2/2] (1.09ns)   --->   "%ReadData_load_70 = load i4 %ReadData_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 205 'load' 'ReadData_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 206 [2/2] (1.09ns)   --->   "%ReadData_1_load_70 = load i4 %ReadData_1_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 206 'load' 'ReadData_1_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 207 [2/2] (1.09ns)   --->   "%ReadData_2_load_70 = load i4 %ReadData_2_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 207 'load' 'ReadData_2_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 208 [2/2] (1.09ns)   --->   "%ReadData_3_load_70 = load i4 %ReadData_3_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 208 'load' 'ReadData_3_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 209 [2/2] (1.09ns)   --->   "%ReadData_load_71 = load i4 %ReadData_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 209 'load' 'ReadData_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 210 [2/2] (1.09ns)   --->   "%ReadData_1_load_71 = load i4 %ReadData_1_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 210 'load' 'ReadData_1_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 211 [2/2] (1.09ns)   --->   "%ReadData_2_load_71 = load i4 %ReadData_2_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 211 'load' 'ReadData_2_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 212 [2/2] (1.09ns)   --->   "%ReadData_3_load_71 = load i4 %ReadData_3_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 212 'load' 'ReadData_3_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 213 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_68, i4 %PermuteData_addr_29" [HLS/src/Crypto1.cpp:313]   --->   Operation 213 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 214 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_69, i4 %PermuteData_1_addr_29" [HLS/src/Crypto1.cpp:313]   --->   Operation 214 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 3.02>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_29 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 215 'getelementptr' 'PermuteData_2_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_29 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 216 'getelementptr' 'PermuteData_3_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l, i32 2" [HLS/src/Crypto1.cpp:313]   --->   Operation 217 'bitselect' 'tmp_281' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 218 [1/2] (1.09ns)   --->   "%InputIndex_load_72 = load i6 %InputIndex_addr_72" [HLS/src/Crypto1.cpp:313]   --->   Operation 218 'load' 'InputIndex_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln313_39 = trunc i6 %InputIndex_load_72" [HLS/src/Crypto1.cpp:313]   --->   Operation 219 'trunc' 'trunc_ln313_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%lshr_ln313_38 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_72, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 220 'partselect' 'lshr_ln313_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln313_40 = zext i4 %lshr_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 221 'zext' 'zext_ln313_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%ReadData_addr_112 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 222 'getelementptr' 'ReadData_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%ReadData_1_addr_112 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 223 'getelementptr' 'ReadData_1_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%ReadData_2_addr_112 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 224 'getelementptr' 'ReadData_2_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%ReadData_3_addr_112 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 225 'getelementptr' 'ReadData_3_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 226 [1/2] (1.09ns)   --->   "%InputIndex_load_73 = load i6 %InputIndex_addr_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 226 'load' 'InputIndex_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln313_40 = trunc i6 %InputIndex_load_73" [HLS/src/Crypto1.cpp:313]   --->   Operation 227 'trunc' 'trunc_ln313_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln313_39 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_73, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 228 'partselect' 'lshr_ln313_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln313_41 = zext i4 %lshr_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 229 'zext' 'zext_ln313_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%ReadData_addr_113 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 230 'getelementptr' 'ReadData_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%ReadData_1_addr_113 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 231 'getelementptr' 'ReadData_1_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%ReadData_2_addr_113 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 232 'getelementptr' 'ReadData_2_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%ReadData_3_addr_113 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 233 'getelementptr' 'ReadData_3_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln311_38 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i1.i2, i2 %tmp_419, i1 1, i1 %tmp_281, i2 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 234 'bitconcatenate' 'or_ln311_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln313_80 = zext i6 %or_ln311_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 235 'zext' 'zext_ln313_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%InputIndex_addr_74 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_80" [HLS/src/Crypto1.cpp:313]   --->   Operation 236 'getelementptr' 'InputIndex_addr_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (1.09ns)   --->   "%InputIndex_load_74 = load i6 %InputIndex_addr_74" [HLS/src/Crypto1.cpp:313]   --->   Operation 237 'load' 'InputIndex_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln311_39 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i1.i2, i2 %tmp_419, i1 1, i1 %tmp_281, i2 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 238 'bitconcatenate' 'or_ln311_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln313_81 = zext i6 %or_ln311_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 239 'zext' 'zext_ln313_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%InputIndex_addr_75 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_81" [HLS/src/Crypto1.cpp:313]   --->   Operation 240 'getelementptr' 'InputIndex_addr_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 241 [2/2] (1.09ns)   --->   "%InputIndex_load_75 = load i6 %InputIndex_addr_75" [HLS/src/Crypto1.cpp:313]   --->   Operation 241 'load' 'InputIndex_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_6 : Operation 242 [1/2] (1.09ns)   --->   "%ReadData_load_70 = load i4 %ReadData_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 242 'load' 'ReadData_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 243 [1/2] (1.09ns)   --->   "%ReadData_1_load_70 = load i4 %ReadData_1_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 243 'load' 'ReadData_1_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 244 [1/2] (1.09ns)   --->   "%ReadData_2_load_70 = load i4 %ReadData_2_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 244 'load' 'ReadData_2_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 245 [1/2] (1.09ns)   --->   "%ReadData_3_load_70 = load i4 %ReadData_3_addr_110" [HLS/src/Crypto1.cpp:313]   --->   Operation 245 'load' 'ReadData_3_load_70' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 246 [1/1] (0.83ns)   --->   "%tmp_70 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_70, i2 1, i32 %ReadData_1_load_70, i2 2, i32 %ReadData_2_load_70, i2 3, i32 %ReadData_3_load_70, i32 0, i2 %trunc_ln313_37" [HLS/src/Crypto1.cpp:313]   --->   Operation 246 'sparsemux' 'tmp_70' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/2] (1.09ns)   --->   "%ReadData_load_71 = load i4 %ReadData_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 247 'load' 'ReadData_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 248 [1/2] (1.09ns)   --->   "%ReadData_1_load_71 = load i4 %ReadData_1_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 248 'load' 'ReadData_1_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 249 [1/2] (1.09ns)   --->   "%ReadData_2_load_71 = load i4 %ReadData_2_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 249 'load' 'ReadData_2_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 250 [1/2] (1.09ns)   --->   "%ReadData_3_load_71 = load i4 %ReadData_3_addr_111" [HLS/src/Crypto1.cpp:313]   --->   Operation 250 'load' 'ReadData_3_load_71' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 251 [1/1] (0.83ns)   --->   "%tmp_71 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_71, i2 1, i32 %ReadData_1_load_71, i2 2, i32 %ReadData_2_load_71, i2 3, i32 %ReadData_3_load_71, i32 0, i2 %trunc_ln313_38" [HLS/src/Crypto1.cpp:313]   --->   Operation 251 'sparsemux' 'tmp_71' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [2/2] (1.09ns)   --->   "%ReadData_load_72 = load i4 %ReadData_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 252 'load' 'ReadData_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 253 [2/2] (1.09ns)   --->   "%ReadData_1_load_72 = load i4 %ReadData_1_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 253 'load' 'ReadData_1_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 254 [2/2] (1.09ns)   --->   "%ReadData_2_load_72 = load i4 %ReadData_2_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 254 'load' 'ReadData_2_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 255 [2/2] (1.09ns)   --->   "%ReadData_3_load_72 = load i4 %ReadData_3_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 255 'load' 'ReadData_3_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 256 [2/2] (1.09ns)   --->   "%ReadData_load_73 = load i4 %ReadData_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 256 'load' 'ReadData_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 257 [2/2] (1.09ns)   --->   "%ReadData_1_load_73 = load i4 %ReadData_1_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 257 'load' 'ReadData_1_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 258 [2/2] (1.09ns)   --->   "%ReadData_2_load_73 = load i4 %ReadData_2_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 258 'load' 'ReadData_2_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 259 [2/2] (1.09ns)   --->   "%ReadData_3_load_73 = load i4 %ReadData_3_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 259 'load' 'ReadData_3_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 260 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_70, i4 %PermuteData_2_addr_29" [HLS/src/Crypto1.cpp:313]   --->   Operation 260 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 261 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_71, i4 %PermuteData_3_addr_29" [HLS/src/Crypto1.cpp:313]   --->   Operation 261 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.02>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln313_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1, i2 %tmp_419, i1 1, i1 %tmp_281" [HLS/src/Crypto1.cpp:313]   --->   Operation 262 'bitconcatenate' 'or_ln313_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln313_78 = zext i4 %or_ln313_8" [HLS/src/Crypto1.cpp:313]   --->   Operation 263 'zext' 'zext_ln313_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%PermuteData_addr_30 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 264 'getelementptr' 'PermuteData_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_30 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 265 'getelementptr' 'PermuteData_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 266 [1/2] (1.09ns)   --->   "%InputIndex_load_74 = load i6 %InputIndex_addr_74" [HLS/src/Crypto1.cpp:313]   --->   Operation 266 'load' 'InputIndex_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln313_41 = trunc i6 %InputIndex_load_74" [HLS/src/Crypto1.cpp:313]   --->   Operation 267 'trunc' 'trunc_ln313_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%lshr_ln313_40 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_74, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 268 'partselect' 'lshr_ln313_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln313_42 = zext i4 %lshr_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 269 'zext' 'zext_ln313_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%ReadData_addr_114 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 270 'getelementptr' 'ReadData_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%ReadData_1_addr_114 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 271 'getelementptr' 'ReadData_1_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%ReadData_2_addr_114 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 272 'getelementptr' 'ReadData_2_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%ReadData_3_addr_114 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 273 'getelementptr' 'ReadData_3_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 274 [1/2] (1.09ns)   --->   "%InputIndex_load_75 = load i6 %InputIndex_addr_75" [HLS/src/Crypto1.cpp:313]   --->   Operation 274 'load' 'InputIndex_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln313_42 = trunc i6 %InputIndex_load_75" [HLS/src/Crypto1.cpp:313]   --->   Operation 275 'trunc' 'trunc_ln313_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%lshr_ln313_41 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_75, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 276 'partselect' 'lshr_ln313_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln313_43 = zext i4 %lshr_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 277 'zext' 'zext_ln313_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%ReadData_addr_115 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 278 'getelementptr' 'ReadData_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%ReadData_1_addr_115 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 279 'getelementptr' 'ReadData_1_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%ReadData_2_addr_115 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 280 'getelementptr' 'ReadData_2_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%ReadData_3_addr_115 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 281 'getelementptr' 'ReadData_3_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln311_40 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_419, i4 12" [HLS/src/Crypto1.cpp:311]   --->   Operation 282 'bitconcatenate' 'or_ln311_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln313_82 = zext i6 %or_ln311_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 283 'zext' 'zext_ln313_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%InputIndex_addr_76 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_82" [HLS/src/Crypto1.cpp:313]   --->   Operation 284 'getelementptr' 'InputIndex_addr_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 285 [2/2] (1.09ns)   --->   "%InputIndex_load_76 = load i6 %InputIndex_addr_76" [HLS/src/Crypto1.cpp:313]   --->   Operation 285 'load' 'InputIndex_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln311_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i1.i1, i2 %tmp_419, i2 3, i1 %tmp_280, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 286 'bitconcatenate' 'or_ln311_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln313_84 = zext i6 %or_ln311_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 287 'zext' 'zext_ln313_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%InputIndex_addr_77 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_84" [HLS/src/Crypto1.cpp:313]   --->   Operation 288 'getelementptr' 'InputIndex_addr_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 289 [2/2] (1.09ns)   --->   "%InputIndex_load_77 = load i6 %InputIndex_addr_77" [HLS/src/Crypto1.cpp:313]   --->   Operation 289 'load' 'InputIndex_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_7 : Operation 290 [1/2] (1.09ns)   --->   "%ReadData_load_72 = load i4 %ReadData_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 290 'load' 'ReadData_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 291 [1/2] (1.09ns)   --->   "%ReadData_1_load_72 = load i4 %ReadData_1_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 291 'load' 'ReadData_1_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 292 [1/2] (1.09ns)   --->   "%ReadData_2_load_72 = load i4 %ReadData_2_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 292 'load' 'ReadData_2_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 293 [1/2] (1.09ns)   --->   "%ReadData_3_load_72 = load i4 %ReadData_3_addr_112" [HLS/src/Crypto1.cpp:313]   --->   Operation 293 'load' 'ReadData_3_load_72' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 294 [1/1] (0.83ns)   --->   "%tmp_72 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_72, i2 1, i32 %ReadData_1_load_72, i2 2, i32 %ReadData_2_load_72, i2 3, i32 %ReadData_3_load_72, i32 0, i2 %trunc_ln313_39" [HLS/src/Crypto1.cpp:313]   --->   Operation 294 'sparsemux' 'tmp_72' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/2] (1.09ns)   --->   "%ReadData_load_73 = load i4 %ReadData_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 295 'load' 'ReadData_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 296 [1/2] (1.09ns)   --->   "%ReadData_1_load_73 = load i4 %ReadData_1_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 296 'load' 'ReadData_1_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 297 [1/2] (1.09ns)   --->   "%ReadData_2_load_73 = load i4 %ReadData_2_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 297 'load' 'ReadData_2_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 298 [1/2] (1.09ns)   --->   "%ReadData_3_load_73 = load i4 %ReadData_3_addr_113" [HLS/src/Crypto1.cpp:313]   --->   Operation 298 'load' 'ReadData_3_load_73' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 299 [1/1] (0.83ns)   --->   "%tmp_73 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_73, i2 1, i32 %ReadData_1_load_73, i2 2, i32 %ReadData_2_load_73, i2 3, i32 %ReadData_3_load_73, i32 0, i2 %trunc_ln313_40" [HLS/src/Crypto1.cpp:313]   --->   Operation 299 'sparsemux' 'tmp_73' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [2/2] (1.09ns)   --->   "%ReadData_load_74 = load i4 %ReadData_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 300 'load' 'ReadData_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 301 [2/2] (1.09ns)   --->   "%ReadData_1_load_74 = load i4 %ReadData_1_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 301 'load' 'ReadData_1_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 302 [2/2] (1.09ns)   --->   "%ReadData_2_load_74 = load i4 %ReadData_2_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 302 'load' 'ReadData_2_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 303 [2/2] (1.09ns)   --->   "%ReadData_3_load_74 = load i4 %ReadData_3_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 303 'load' 'ReadData_3_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 304 [2/2] (1.09ns)   --->   "%ReadData_load_75 = load i4 %ReadData_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 304 'load' 'ReadData_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 305 [2/2] (1.09ns)   --->   "%ReadData_1_load_75 = load i4 %ReadData_1_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 305 'load' 'ReadData_1_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 306 [2/2] (1.09ns)   --->   "%ReadData_2_load_75 = load i4 %ReadData_2_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 306 'load' 'ReadData_2_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 307 [2/2] (1.09ns)   --->   "%ReadData_3_load_75 = load i4 %ReadData_3_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 307 'load' 'ReadData_3_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 308 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_72, i4 %PermuteData_addr_30" [HLS/src/Crypto1.cpp:313]   --->   Operation 308 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 309 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_73, i4 %PermuteData_1_addr_30" [HLS/src/Crypto1.cpp:313]   --->   Operation 309 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.02>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_30 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 310 'getelementptr' 'PermuteData_2_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_30 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 311 'getelementptr' 'PermuteData_3_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 312 [1/2] (1.09ns)   --->   "%InputIndex_load_76 = load i6 %InputIndex_addr_76" [HLS/src/Crypto1.cpp:313]   --->   Operation 312 'load' 'InputIndex_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln313_43 = trunc i6 %InputIndex_load_76" [HLS/src/Crypto1.cpp:313]   --->   Operation 313 'trunc' 'trunc_ln313_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln313_42 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_76, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 314 'partselect' 'lshr_ln313_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln313_44 = zext i4 %lshr_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 315 'zext' 'zext_ln313_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%ReadData_addr_116 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 316 'getelementptr' 'ReadData_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%ReadData_1_addr_116 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 317 'getelementptr' 'ReadData_1_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%ReadData_2_addr_116 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 318 'getelementptr' 'ReadData_2_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%ReadData_3_addr_116 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 319 'getelementptr' 'ReadData_3_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 320 [1/2] (1.09ns)   --->   "%InputIndex_load_77 = load i6 %InputIndex_addr_77" [HLS/src/Crypto1.cpp:313]   --->   Operation 320 'load' 'InputIndex_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln313_44 = trunc i6 %InputIndex_load_77" [HLS/src/Crypto1.cpp:313]   --->   Operation 321 'trunc' 'trunc_ln313_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln313_43 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_77, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 322 'partselect' 'lshr_ln313_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln313_45 = zext i4 %lshr_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 323 'zext' 'zext_ln313_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%ReadData_addr_117 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 324 'getelementptr' 'ReadData_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%ReadData_1_addr_117 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 325 'getelementptr' 'ReadData_1_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%ReadData_2_addr_117 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 326 'getelementptr' 'ReadData_2_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%ReadData_3_addr_117 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 327 'getelementptr' 'ReadData_3_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln311_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_419, i4 14" [HLS/src/Crypto1.cpp:311]   --->   Operation 328 'bitconcatenate' 'or_ln311_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln313_85 = zext i6 %or_ln311_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 329 'zext' 'zext_ln313_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%InputIndex_addr_78 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_85" [HLS/src/Crypto1.cpp:313]   --->   Operation 330 'getelementptr' 'InputIndex_addr_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 331 [2/2] (1.09ns)   --->   "%InputIndex_load_78 = load i6 %InputIndex_addr_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 331 'load' 'InputIndex_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln311_43 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_419, i4 15" [HLS/src/Crypto1.cpp:311]   --->   Operation 332 'bitconcatenate' 'or_ln311_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln313_86 = zext i6 %or_ln311_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 333 'zext' 'zext_ln313_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%InputIndex_addr_79 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_86" [HLS/src/Crypto1.cpp:313]   --->   Operation 334 'getelementptr' 'InputIndex_addr_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 335 [2/2] (1.09ns)   --->   "%InputIndex_load_79 = load i6 %InputIndex_addr_79" [HLS/src/Crypto1.cpp:313]   --->   Operation 335 'load' 'InputIndex_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_8 : Operation 336 [1/2] (1.09ns)   --->   "%ReadData_load_74 = load i4 %ReadData_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 336 'load' 'ReadData_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 337 [1/2] (1.09ns)   --->   "%ReadData_1_load_74 = load i4 %ReadData_1_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 337 'load' 'ReadData_1_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 338 [1/2] (1.09ns)   --->   "%ReadData_2_load_74 = load i4 %ReadData_2_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 338 'load' 'ReadData_2_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 339 [1/2] (1.09ns)   --->   "%ReadData_3_load_74 = load i4 %ReadData_3_addr_114" [HLS/src/Crypto1.cpp:313]   --->   Operation 339 'load' 'ReadData_3_load_74' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 340 [1/1] (0.83ns)   --->   "%tmp_74 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_74, i2 1, i32 %ReadData_1_load_74, i2 2, i32 %ReadData_2_load_74, i2 3, i32 %ReadData_3_load_74, i32 0, i2 %trunc_ln313_41" [HLS/src/Crypto1.cpp:313]   --->   Operation 340 'sparsemux' 'tmp_74' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 341 [1/2] (1.09ns)   --->   "%ReadData_load_75 = load i4 %ReadData_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 341 'load' 'ReadData_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 342 [1/2] (1.09ns)   --->   "%ReadData_1_load_75 = load i4 %ReadData_1_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 342 'load' 'ReadData_1_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 343 [1/2] (1.09ns)   --->   "%ReadData_2_load_75 = load i4 %ReadData_2_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 343 'load' 'ReadData_2_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 344 [1/2] (1.09ns)   --->   "%ReadData_3_load_75 = load i4 %ReadData_3_addr_115" [HLS/src/Crypto1.cpp:313]   --->   Operation 344 'load' 'ReadData_3_load_75' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 345 [1/1] (0.83ns)   --->   "%tmp_75 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_75, i2 1, i32 %ReadData_1_load_75, i2 2, i32 %ReadData_2_load_75, i2 3, i32 %ReadData_3_load_75, i32 0, i2 %trunc_ln313_42" [HLS/src/Crypto1.cpp:313]   --->   Operation 345 'sparsemux' 'tmp_75' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 346 [2/2] (1.09ns)   --->   "%ReadData_load_76 = load i4 %ReadData_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 346 'load' 'ReadData_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 347 [2/2] (1.09ns)   --->   "%ReadData_1_load_76 = load i4 %ReadData_1_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 347 'load' 'ReadData_1_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 348 [2/2] (1.09ns)   --->   "%ReadData_2_load_76 = load i4 %ReadData_2_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 348 'load' 'ReadData_2_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 349 [2/2] (1.09ns)   --->   "%ReadData_3_load_76 = load i4 %ReadData_3_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 349 'load' 'ReadData_3_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 350 [2/2] (1.09ns)   --->   "%ReadData_load_77 = load i4 %ReadData_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 350 'load' 'ReadData_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 351 [2/2] (1.09ns)   --->   "%ReadData_1_load_77 = load i4 %ReadData_1_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 351 'load' 'ReadData_1_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 352 [2/2] (1.09ns)   --->   "%ReadData_2_load_77 = load i4 %ReadData_2_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 352 'load' 'ReadData_2_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 353 [2/2] (1.09ns)   --->   "%ReadData_3_load_77 = load i4 %ReadData_3_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 353 'load' 'ReadData_3_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 354 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_74, i4 %PermuteData_2_addr_30" [HLS/src/Crypto1.cpp:313]   --->   Operation 354 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 355 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_75, i4 %PermuteData_3_addr_30" [HLS/src/Crypto1.cpp:313]   --->   Operation 355 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 3.02>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln313_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_419, i2 3" [HLS/src/Crypto1.cpp:313]   --->   Operation 356 'bitconcatenate' 'or_ln313_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln313_83 = zext i4 %or_ln313_9" [HLS/src/Crypto1.cpp:313]   --->   Operation 357 'zext' 'zext_ln313_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%PermuteData_addr_31 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 358 'getelementptr' 'PermuteData_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_31 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 359 'getelementptr' 'PermuteData_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 360 [1/2] (1.09ns)   --->   "%InputIndex_load_78 = load i6 %InputIndex_addr_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 360 'load' 'InputIndex_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln313_45 = trunc i6 %InputIndex_load_78" [HLS/src/Crypto1.cpp:313]   --->   Operation 361 'trunc' 'trunc_ln313_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%lshr_ln313_44 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_78, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 362 'partselect' 'lshr_ln313_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln313_46 = zext i4 %lshr_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 363 'zext' 'zext_ln313_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%ReadData_addr_118 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 364 'getelementptr' 'ReadData_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%ReadData_1_addr_118 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 365 'getelementptr' 'ReadData_1_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%ReadData_2_addr_118 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 366 'getelementptr' 'ReadData_2_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%ReadData_3_addr_118 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 367 'getelementptr' 'ReadData_3_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 368 [1/2] (1.09ns)   --->   "%InputIndex_load_79 = load i6 %InputIndex_addr_79" [HLS/src/Crypto1.cpp:313]   --->   Operation 368 'load' 'InputIndex_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln313_46 = trunc i6 %InputIndex_load_79" [HLS/src/Crypto1.cpp:313]   --->   Operation 369 'trunc' 'trunc_ln313_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%lshr_ln313_45 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_79, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 370 'partselect' 'lshr_ln313_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln313_47 = zext i4 %lshr_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 371 'zext' 'zext_ln313_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%ReadData_addr_119 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 372 'getelementptr' 'ReadData_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%ReadData_1_addr_119 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 373 'getelementptr' 'ReadData_1_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%ReadData_2_addr_119 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 374 'getelementptr' 'ReadData_2_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%ReadData_3_addr_119 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 375 'getelementptr' 'ReadData_3_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l, i32 5" [HLS/src/Crypto1.cpp:311]   --->   Operation 376 'bitselect' 'tmp_282' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%or_ln311_44 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_282, i5 16" [HLS/src/Crypto1.cpp:311]   --->   Operation 377 'bitconcatenate' 'or_ln311_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln313_87 = zext i6 %or_ln311_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 378 'zext' 'zext_ln313_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %l, i32 2, i32 3" [HLS/src/Crypto1.cpp:313]   --->   Operation 379 'partselect' 'tmp_421' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%InputIndex_addr_80 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_87" [HLS/src/Crypto1.cpp:313]   --->   Operation 380 'getelementptr' 'InputIndex_addr_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 381 [2/2] (1.09ns)   --->   "%InputIndex_load_80 = load i6 %InputIndex_addr_80" [HLS/src/Crypto1.cpp:313]   --->   Operation 381 'load' 'InputIndex_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l, i32 1, i32 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 382 'partselect' 'tmp_422' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln311_45 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i3.i1, i1 %tmp_282, i1 1, i3 %tmp_422, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 383 'bitconcatenate' 'or_ln311_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln313_89 = zext i6 %or_ln311_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 384 'zext' 'zext_ln313_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%InputIndex_addr_81 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_89" [HLS/src/Crypto1.cpp:313]   --->   Operation 385 'getelementptr' 'InputIndex_addr_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 386 [2/2] (1.09ns)   --->   "%InputIndex_load_81 = load i6 %InputIndex_addr_81" [HLS/src/Crypto1.cpp:313]   --->   Operation 386 'load' 'InputIndex_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l, i32 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 387 'bitselect' 'tmp_283' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 388 [1/2] (1.09ns)   --->   "%ReadData_load_76 = load i4 %ReadData_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 388 'load' 'ReadData_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 389 [1/2] (1.09ns)   --->   "%ReadData_1_load_76 = load i4 %ReadData_1_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 389 'load' 'ReadData_1_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 390 [1/2] (1.09ns)   --->   "%ReadData_2_load_76 = load i4 %ReadData_2_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 390 'load' 'ReadData_2_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 391 [1/2] (1.09ns)   --->   "%ReadData_3_load_76 = load i4 %ReadData_3_addr_116" [HLS/src/Crypto1.cpp:313]   --->   Operation 391 'load' 'ReadData_3_load_76' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 392 [1/1] (0.83ns)   --->   "%tmp_76 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_76, i2 1, i32 %ReadData_1_load_76, i2 2, i32 %ReadData_2_load_76, i2 3, i32 %ReadData_3_load_76, i32 0, i2 %trunc_ln313_43" [HLS/src/Crypto1.cpp:313]   --->   Operation 392 'sparsemux' 'tmp_76' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [1/2] (1.09ns)   --->   "%ReadData_load_77 = load i4 %ReadData_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 393 'load' 'ReadData_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 394 [1/2] (1.09ns)   --->   "%ReadData_1_load_77 = load i4 %ReadData_1_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 394 'load' 'ReadData_1_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 395 [1/2] (1.09ns)   --->   "%ReadData_2_load_77 = load i4 %ReadData_2_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 395 'load' 'ReadData_2_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 396 [1/2] (1.09ns)   --->   "%ReadData_3_load_77 = load i4 %ReadData_3_addr_117" [HLS/src/Crypto1.cpp:313]   --->   Operation 396 'load' 'ReadData_3_load_77' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 397 [1/1] (0.83ns)   --->   "%tmp_77 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_77, i2 1, i32 %ReadData_1_load_77, i2 2, i32 %ReadData_2_load_77, i2 3, i32 %ReadData_3_load_77, i32 0, i2 %trunc_ln313_44" [HLS/src/Crypto1.cpp:313]   --->   Operation 397 'sparsemux' 'tmp_77' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [2/2] (1.09ns)   --->   "%ReadData_load_78 = load i4 %ReadData_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 398 'load' 'ReadData_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 399 [2/2] (1.09ns)   --->   "%ReadData_1_load_78 = load i4 %ReadData_1_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 399 'load' 'ReadData_1_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 400 [2/2] (1.09ns)   --->   "%ReadData_2_load_78 = load i4 %ReadData_2_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 400 'load' 'ReadData_2_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 401 [2/2] (1.09ns)   --->   "%ReadData_3_load_78 = load i4 %ReadData_3_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 401 'load' 'ReadData_3_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 402 [2/2] (1.09ns)   --->   "%ReadData_load_79 = load i4 %ReadData_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 402 'load' 'ReadData_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 403 [2/2] (1.09ns)   --->   "%ReadData_1_load_79 = load i4 %ReadData_1_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 403 'load' 'ReadData_1_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 404 [2/2] (1.09ns)   --->   "%ReadData_2_load_79 = load i4 %ReadData_2_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 404 'load' 'ReadData_2_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 405 [2/2] (1.09ns)   --->   "%ReadData_3_load_79 = load i4 %ReadData_3_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 405 'load' 'ReadData_3_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 406 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_76, i4 %PermuteData_addr_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 406 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 407 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_77, i4 %PermuteData_1_addr_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 407 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.02>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_31 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 408 'getelementptr' 'PermuteData_2_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_31 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 409 'getelementptr' 'PermuteData_3_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 410 [1/2] (1.09ns)   --->   "%InputIndex_load_80 = load i6 %InputIndex_addr_80" [HLS/src/Crypto1.cpp:313]   --->   Operation 410 'load' 'InputIndex_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln313_47 = trunc i6 %InputIndex_load_80" [HLS/src/Crypto1.cpp:313]   --->   Operation 411 'trunc' 'trunc_ln313_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%lshr_ln313_46 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_80, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 412 'partselect' 'lshr_ln313_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln313_48 = zext i4 %lshr_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 413 'zext' 'zext_ln313_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%ReadData_addr_120 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 414 'getelementptr' 'ReadData_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%ReadData_1_addr_120 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 415 'getelementptr' 'ReadData_1_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%ReadData_2_addr_120 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 416 'getelementptr' 'ReadData_2_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%ReadData_3_addr_120 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 417 'getelementptr' 'ReadData_3_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 418 [1/2] (1.09ns)   --->   "%InputIndex_load_81 = load i6 %InputIndex_addr_81" [HLS/src/Crypto1.cpp:313]   --->   Operation 418 'load' 'InputIndex_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln313_48 = trunc i6 %InputIndex_load_81" [HLS/src/Crypto1.cpp:313]   --->   Operation 419 'trunc' 'trunc_ln313_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%lshr_ln313_47 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_81, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 420 'partselect' 'lshr_ln313_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln313_49 = zext i4 %lshr_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 421 'zext' 'zext_ln313_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%ReadData_addr_121 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 422 'getelementptr' 'ReadData_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%ReadData_1_addr_121 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 423 'getelementptr' 'ReadData_1_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%ReadData_2_addr_121 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 424 'getelementptr' 'ReadData_2_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%ReadData_3_addr_121 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 425 'getelementptr' 'ReadData_3_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln311_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i2.i2, i1 %tmp_282, i1 1, i2 %tmp_421, i2 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 426 'bitconcatenate' 'or_ln311_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln313_90 = zext i6 %or_ln311_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 427 'zext' 'zext_ln313_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%InputIndex_addr_82 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_90" [HLS/src/Crypto1.cpp:313]   --->   Operation 428 'getelementptr' 'InputIndex_addr_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 429 [2/2] (1.09ns)   --->   "%InputIndex_load_82 = load i6 %InputIndex_addr_82" [HLS/src/Crypto1.cpp:313]   --->   Operation 429 'load' 'InputIndex_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln311_47 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i2.i2, i1 %tmp_282, i1 1, i2 %tmp_421, i2 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 430 'bitconcatenate' 'or_ln311_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln313_91 = zext i6 %or_ln311_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 431 'zext' 'zext_ln313_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%InputIndex_addr_83 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_91" [HLS/src/Crypto1.cpp:313]   --->   Operation 432 'getelementptr' 'InputIndex_addr_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 433 [2/2] (1.09ns)   --->   "%InputIndex_load_83 = load i6 %InputIndex_addr_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 433 'load' 'InputIndex_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_10 : Operation 434 [1/2] (1.09ns)   --->   "%ReadData_load_78 = load i4 %ReadData_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 434 'load' 'ReadData_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 435 [1/2] (1.09ns)   --->   "%ReadData_1_load_78 = load i4 %ReadData_1_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 435 'load' 'ReadData_1_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 436 [1/2] (1.09ns)   --->   "%ReadData_2_load_78 = load i4 %ReadData_2_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 436 'load' 'ReadData_2_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 437 [1/2] (1.09ns)   --->   "%ReadData_3_load_78 = load i4 %ReadData_3_addr_118" [HLS/src/Crypto1.cpp:313]   --->   Operation 437 'load' 'ReadData_3_load_78' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 438 [1/1] (0.83ns)   --->   "%tmp_78 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_78, i2 1, i32 %ReadData_1_load_78, i2 2, i32 %ReadData_2_load_78, i2 3, i32 %ReadData_3_load_78, i32 0, i2 %trunc_ln313_45" [HLS/src/Crypto1.cpp:313]   --->   Operation 438 'sparsemux' 'tmp_78' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/2] (1.09ns)   --->   "%ReadData_load_79 = load i4 %ReadData_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 439 'load' 'ReadData_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 440 [1/2] (1.09ns)   --->   "%ReadData_1_load_79 = load i4 %ReadData_1_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 440 'load' 'ReadData_1_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 441 [1/2] (1.09ns)   --->   "%ReadData_2_load_79 = load i4 %ReadData_2_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 441 'load' 'ReadData_2_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 442 [1/2] (1.09ns)   --->   "%ReadData_3_load_79 = load i4 %ReadData_3_addr_119" [HLS/src/Crypto1.cpp:313]   --->   Operation 442 'load' 'ReadData_3_load_79' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 443 [1/1] (0.83ns)   --->   "%tmp_79 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_79, i2 1, i32 %ReadData_1_load_79, i2 2, i32 %ReadData_2_load_79, i2 3, i32 %ReadData_3_load_79, i32 0, i2 %trunc_ln313_46" [HLS/src/Crypto1.cpp:313]   --->   Operation 443 'sparsemux' 'tmp_79' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [2/2] (1.09ns)   --->   "%ReadData_load_80 = load i4 %ReadData_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 444 'load' 'ReadData_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 445 [2/2] (1.09ns)   --->   "%ReadData_1_load_80 = load i4 %ReadData_1_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 445 'load' 'ReadData_1_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 446 [2/2] (1.09ns)   --->   "%ReadData_2_load_80 = load i4 %ReadData_2_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 446 'load' 'ReadData_2_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 447 [2/2] (1.09ns)   --->   "%ReadData_3_load_80 = load i4 %ReadData_3_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 447 'load' 'ReadData_3_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 448 [2/2] (1.09ns)   --->   "%ReadData_load_81 = load i4 %ReadData_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 448 'load' 'ReadData_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 449 [2/2] (1.09ns)   --->   "%ReadData_1_load_81 = load i4 %ReadData_1_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 449 'load' 'ReadData_1_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 450 [2/2] (1.09ns)   --->   "%ReadData_2_load_81 = load i4 %ReadData_2_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 450 'load' 'ReadData_2_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 451 [2/2] (1.09ns)   --->   "%ReadData_3_load_81 = load i4 %ReadData_3_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 451 'load' 'ReadData_3_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 452 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_78, i4 %PermuteData_2_addr_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 452 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 453 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_79, i4 %PermuteData_3_addr_31" [HLS/src/Crypto1.cpp:313]   --->   Operation 453 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%or_ln313_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 %tmp_282, i1 1, i2 %tmp_421" [HLS/src/Crypto1.cpp:313]   --->   Operation 454 'bitconcatenate' 'or_ln313_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln313_88 = zext i4 %or_ln313_s" [HLS/src/Crypto1.cpp:313]   --->   Operation 455 'zext' 'zext_ln313_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%PermuteData_addr_32 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 456 'getelementptr' 'PermuteData_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_32 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 457 'getelementptr' 'PermuteData_1_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 458 [1/2] (1.09ns)   --->   "%InputIndex_load_82 = load i6 %InputIndex_addr_82" [HLS/src/Crypto1.cpp:313]   --->   Operation 458 'load' 'InputIndex_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln313_49 = trunc i6 %InputIndex_load_82" [HLS/src/Crypto1.cpp:313]   --->   Operation 459 'trunc' 'trunc_ln313_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%lshr_ln313_48 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_82, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 460 'partselect' 'lshr_ln313_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln313_50 = zext i4 %lshr_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 461 'zext' 'zext_ln313_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%ReadData_addr_122 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 462 'getelementptr' 'ReadData_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%ReadData_1_addr_122 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 463 'getelementptr' 'ReadData_1_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%ReadData_2_addr_122 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 464 'getelementptr' 'ReadData_2_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%ReadData_3_addr_122 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 465 'getelementptr' 'ReadData_3_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 466 [1/2] (1.09ns)   --->   "%InputIndex_load_83 = load i6 %InputIndex_addr_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 466 'load' 'InputIndex_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln313_50 = trunc i6 %InputIndex_load_83" [HLS/src/Crypto1.cpp:313]   --->   Operation 467 'trunc' 'trunc_ln313_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%lshr_ln313_49 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_83, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 468 'partselect' 'lshr_ln313_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln313_51 = zext i4 %lshr_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 469 'zext' 'zext_ln313_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%ReadData_addr_123 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 470 'getelementptr' 'ReadData_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%ReadData_1_addr_123 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 471 'getelementptr' 'ReadData_1_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%ReadData_2_addr_123 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 472 'getelementptr' 'ReadData_2_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%ReadData_3_addr_123 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 473 'getelementptr' 'ReadData_3_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln311_48 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %tmp_282, i1 1, i1 %tmp_283, i3 4" [HLS/src/Crypto1.cpp:311]   --->   Operation 474 'bitconcatenate' 'or_ln311_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln313_92 = zext i6 %or_ln311_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 475 'zext' 'zext_ln313_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%InputIndex_addr_84 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_92" [HLS/src/Crypto1.cpp:313]   --->   Operation 476 'getelementptr' 'InputIndex_addr_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 477 [2/2] (1.09ns)   --->   "%InputIndex_load_84 = load i6 %InputIndex_addr_84" [HLS/src/Crypto1.cpp:313]   --->   Operation 477 'load' 'InputIndex_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln311_49 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_282, i1 1, i1 %tmp_283, i1 1, i1 %tmp_280, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 478 'bitconcatenate' 'or_ln311_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln313_94 = zext i6 %or_ln311_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 479 'zext' 'zext_ln313_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%InputIndex_addr_85 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_94" [HLS/src/Crypto1.cpp:313]   --->   Operation 480 'getelementptr' 'InputIndex_addr_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 481 [2/2] (1.09ns)   --->   "%InputIndex_load_85 = load i6 %InputIndex_addr_85" [HLS/src/Crypto1.cpp:313]   --->   Operation 481 'load' 'InputIndex_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_11 : Operation 482 [1/2] (1.09ns)   --->   "%ReadData_load_80 = load i4 %ReadData_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 482 'load' 'ReadData_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 483 [1/2] (1.09ns)   --->   "%ReadData_1_load_80 = load i4 %ReadData_1_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 483 'load' 'ReadData_1_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 484 [1/2] (1.09ns)   --->   "%ReadData_2_load_80 = load i4 %ReadData_2_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 484 'load' 'ReadData_2_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 485 [1/2] (1.09ns)   --->   "%ReadData_3_load_80 = load i4 %ReadData_3_addr_120" [HLS/src/Crypto1.cpp:313]   --->   Operation 485 'load' 'ReadData_3_load_80' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 486 [1/1] (0.83ns)   --->   "%tmp_80 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_80, i2 1, i32 %ReadData_1_load_80, i2 2, i32 %ReadData_2_load_80, i2 3, i32 %ReadData_3_load_80, i32 0, i2 %trunc_ln313_47" [HLS/src/Crypto1.cpp:313]   --->   Operation 486 'sparsemux' 'tmp_80' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [1/2] (1.09ns)   --->   "%ReadData_load_81 = load i4 %ReadData_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 487 'load' 'ReadData_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 488 [1/2] (1.09ns)   --->   "%ReadData_1_load_81 = load i4 %ReadData_1_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 488 'load' 'ReadData_1_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 489 [1/2] (1.09ns)   --->   "%ReadData_2_load_81 = load i4 %ReadData_2_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 489 'load' 'ReadData_2_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 490 [1/2] (1.09ns)   --->   "%ReadData_3_load_81 = load i4 %ReadData_3_addr_121" [HLS/src/Crypto1.cpp:313]   --->   Operation 490 'load' 'ReadData_3_load_81' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 491 [1/1] (0.83ns)   --->   "%tmp_81 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_81, i2 1, i32 %ReadData_1_load_81, i2 2, i32 %ReadData_2_load_81, i2 3, i32 %ReadData_3_load_81, i32 0, i2 %trunc_ln313_48" [HLS/src/Crypto1.cpp:313]   --->   Operation 491 'sparsemux' 'tmp_81' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 492 [2/2] (1.09ns)   --->   "%ReadData_load_82 = load i4 %ReadData_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 492 'load' 'ReadData_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 493 [2/2] (1.09ns)   --->   "%ReadData_1_load_82 = load i4 %ReadData_1_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 493 'load' 'ReadData_1_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 494 [2/2] (1.09ns)   --->   "%ReadData_2_load_82 = load i4 %ReadData_2_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 494 'load' 'ReadData_2_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 495 [2/2] (1.09ns)   --->   "%ReadData_3_load_82 = load i4 %ReadData_3_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 495 'load' 'ReadData_3_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 496 [2/2] (1.09ns)   --->   "%ReadData_load_83 = load i4 %ReadData_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 496 'load' 'ReadData_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 497 [2/2] (1.09ns)   --->   "%ReadData_1_load_83 = load i4 %ReadData_1_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 497 'load' 'ReadData_1_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 498 [2/2] (1.09ns)   --->   "%ReadData_2_load_83 = load i4 %ReadData_2_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 498 'load' 'ReadData_2_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 499 [2/2] (1.09ns)   --->   "%ReadData_3_load_83 = load i4 %ReadData_3_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 499 'load' 'ReadData_3_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 500 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_80, i4 %PermuteData_addr_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 500 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 501 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_81, i4 %PermuteData_1_addr_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 501 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 3.02>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_32 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 502 'getelementptr' 'PermuteData_2_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_32 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 503 'getelementptr' 'PermuteData_3_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 504 [1/2] (1.09ns)   --->   "%InputIndex_load_84 = load i6 %InputIndex_addr_84" [HLS/src/Crypto1.cpp:313]   --->   Operation 504 'load' 'InputIndex_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln313_51 = trunc i6 %InputIndex_load_84" [HLS/src/Crypto1.cpp:313]   --->   Operation 505 'trunc' 'trunc_ln313_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%lshr_ln313_50 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_84, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 506 'partselect' 'lshr_ln313_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln313_52 = zext i4 %lshr_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 507 'zext' 'zext_ln313_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%ReadData_addr_124 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 508 'getelementptr' 'ReadData_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%ReadData_1_addr_124 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 509 'getelementptr' 'ReadData_1_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%ReadData_2_addr_124 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 510 'getelementptr' 'ReadData_2_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%ReadData_3_addr_124 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 511 'getelementptr' 'ReadData_3_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 512 [1/2] (1.09ns)   --->   "%InputIndex_load_85 = load i6 %InputIndex_addr_85" [HLS/src/Crypto1.cpp:313]   --->   Operation 512 'load' 'InputIndex_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln313_52 = trunc i6 %InputIndex_load_85" [HLS/src/Crypto1.cpp:313]   --->   Operation 513 'trunc' 'trunc_ln313_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%lshr_ln313_51 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_85, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 514 'partselect' 'lshr_ln313_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln313_53 = zext i4 %lshr_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 515 'zext' 'zext_ln313_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 516 'getelementptr' 'ReadData_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 517 'getelementptr' 'ReadData_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 518 'getelementptr' 'ReadData_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 519 'getelementptr' 'ReadData_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln311_50 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %tmp_282, i1 1, i1 %tmp_283, i3 6" [HLS/src/Crypto1.cpp:311]   --->   Operation 520 'bitconcatenate' 'or_ln311_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln313_95 = zext i6 %or_ln311_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 521 'zext' 'zext_ln313_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%InputIndex_addr_86 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_95" [HLS/src/Crypto1.cpp:313]   --->   Operation 522 'getelementptr' 'InputIndex_addr_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 523 [2/2] (1.09ns)   --->   "%InputIndex_load_86 = load i6 %InputIndex_addr_86" [HLS/src/Crypto1.cpp:313]   --->   Operation 523 'load' 'InputIndex_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln311_51 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %tmp_282, i1 1, i1 %tmp_283, i3 7" [HLS/src/Crypto1.cpp:311]   --->   Operation 524 'bitconcatenate' 'or_ln311_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln313_96 = zext i6 %or_ln311_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 525 'zext' 'zext_ln313_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%InputIndex_addr_87 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_96" [HLS/src/Crypto1.cpp:313]   --->   Operation 526 'getelementptr' 'InputIndex_addr_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 527 [2/2] (1.09ns)   --->   "%InputIndex_load_87 = load i6 %InputIndex_addr_87" [HLS/src/Crypto1.cpp:313]   --->   Operation 527 'load' 'InputIndex_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_12 : Operation 528 [1/2] (1.09ns)   --->   "%ReadData_load_82 = load i4 %ReadData_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 528 'load' 'ReadData_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 529 [1/2] (1.09ns)   --->   "%ReadData_1_load_82 = load i4 %ReadData_1_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 529 'load' 'ReadData_1_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 530 [1/2] (1.09ns)   --->   "%ReadData_2_load_82 = load i4 %ReadData_2_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 530 'load' 'ReadData_2_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 531 [1/2] (1.09ns)   --->   "%ReadData_3_load_82 = load i4 %ReadData_3_addr_122" [HLS/src/Crypto1.cpp:313]   --->   Operation 531 'load' 'ReadData_3_load_82' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 532 [1/1] (0.83ns)   --->   "%tmp_82 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_82, i2 1, i32 %ReadData_1_load_82, i2 2, i32 %ReadData_2_load_82, i2 3, i32 %ReadData_3_load_82, i32 0, i2 %trunc_ln313_49" [HLS/src/Crypto1.cpp:313]   --->   Operation 532 'sparsemux' 'tmp_82' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [1/2] (1.09ns)   --->   "%ReadData_load_83 = load i4 %ReadData_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 533 'load' 'ReadData_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 534 [1/2] (1.09ns)   --->   "%ReadData_1_load_83 = load i4 %ReadData_1_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 534 'load' 'ReadData_1_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 535 [1/2] (1.09ns)   --->   "%ReadData_2_load_83 = load i4 %ReadData_2_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 535 'load' 'ReadData_2_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 536 [1/2] (1.09ns)   --->   "%ReadData_3_load_83 = load i4 %ReadData_3_addr_123" [HLS/src/Crypto1.cpp:313]   --->   Operation 536 'load' 'ReadData_3_load_83' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 537 [1/1] (0.83ns)   --->   "%tmp_83 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_83, i2 1, i32 %ReadData_1_load_83, i2 2, i32 %ReadData_2_load_83, i2 3, i32 %ReadData_3_load_83, i32 0, i2 %trunc_ln313_50" [HLS/src/Crypto1.cpp:313]   --->   Operation 537 'sparsemux' 'tmp_83' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 538 [2/2] (1.09ns)   --->   "%ReadData_load_84 = load i4 %ReadData_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 538 'load' 'ReadData_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 539 [2/2] (1.09ns)   --->   "%ReadData_1_load_84 = load i4 %ReadData_1_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 539 'load' 'ReadData_1_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 540 [2/2] (1.09ns)   --->   "%ReadData_2_load_84 = load i4 %ReadData_2_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 540 'load' 'ReadData_2_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 541 [2/2] (1.09ns)   --->   "%ReadData_3_load_84 = load i4 %ReadData_3_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 541 'load' 'ReadData_3_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 542 [2/2] (1.09ns)   --->   "%ReadData_load_85 = load i4 %ReadData_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 542 'load' 'ReadData_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 543 [2/2] (1.09ns)   --->   "%ReadData_1_load_85 = load i4 %ReadData_1_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 543 'load' 'ReadData_1_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 544 [2/2] (1.09ns)   --->   "%ReadData_2_load_85 = load i4 %ReadData_2_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 544 'load' 'ReadData_2_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 545 [2/2] (1.09ns)   --->   "%ReadData_3_load_85 = load i4 %ReadData_3_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 545 'load' 'ReadData_3_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 546 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_82, i4 %PermuteData_2_addr_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 546 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 547 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_83, i4 %PermuteData_3_addr_32" [HLS/src/Crypto1.cpp:313]   --->   Operation 547 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 3.02>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln313_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_282, i1 1, i1 %tmp_283, i1 1" [HLS/src/Crypto1.cpp:313]   --->   Operation 548 'bitconcatenate' 'or_ln313_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln313_93 = zext i4 %or_ln313_10" [HLS/src/Crypto1.cpp:313]   --->   Operation 549 'zext' 'zext_ln313_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%PermuteData_addr_33 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 550 'getelementptr' 'PermuteData_addr_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_33 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 551 'getelementptr' 'PermuteData_1_addr_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 552 [1/2] (1.09ns)   --->   "%InputIndex_load_86 = load i6 %InputIndex_addr_86" [HLS/src/Crypto1.cpp:313]   --->   Operation 552 'load' 'InputIndex_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln313_53 = trunc i6 %InputIndex_load_86" [HLS/src/Crypto1.cpp:313]   --->   Operation 553 'trunc' 'trunc_ln313_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%lshr_ln313_52 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_86, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 554 'partselect' 'lshr_ln313_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln313_54 = zext i4 %lshr_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 555 'zext' 'zext_ln313_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%ReadData_addr_125 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 556 'getelementptr' 'ReadData_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%ReadData_1_addr_125 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 557 'getelementptr' 'ReadData_1_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "%ReadData_2_addr_125 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 558 'getelementptr' 'ReadData_2_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%ReadData_3_addr_125 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 559 'getelementptr' 'ReadData_3_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 560 [1/2] (1.09ns)   --->   "%InputIndex_load_87 = load i6 %InputIndex_addr_87" [HLS/src/Crypto1.cpp:313]   --->   Operation 560 'load' 'InputIndex_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln313_54 = trunc i6 %InputIndex_load_87" [HLS/src/Crypto1.cpp:313]   --->   Operation 561 'trunc' 'trunc_ln313_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%lshr_ln313_53 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_87, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 562 'partselect' 'lshr_ln313_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln313_55 = zext i4 %lshr_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 563 'zext' 'zext_ln313_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%ReadData_addr_126 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 564 'getelementptr' 'ReadData_addr_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%ReadData_1_addr_126 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 565 'getelementptr' 'ReadData_1_addr_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.00ns)   --->   "%ReadData_2_addr_126 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 566 'getelementptr' 'ReadData_2_addr_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 567 [1/1] (0.00ns)   --->   "%ReadData_3_addr_126 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 567 'getelementptr' 'ReadData_3_addr_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln311_52 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_282, i5 24" [HLS/src/Crypto1.cpp:311]   --->   Operation 568 'bitconcatenate' 'or_ln311_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln313_97 = zext i6 %or_ln311_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 569 'zext' 'zext_ln313_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 570 [1/1] (0.00ns)   --->   "%InputIndex_addr_88 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_97" [HLS/src/Crypto1.cpp:313]   --->   Operation 570 'getelementptr' 'InputIndex_addr_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 571 [2/2] (1.09ns)   --->   "%InputIndex_load_88 = load i6 %InputIndex_addr_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 571 'load' 'InputIndex_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_13 : Operation 572 [1/1] (0.00ns)   --->   "%or_ln311_53 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i2.i1, i1 %tmp_282, i2 3, i2 %tmp_420, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 572 'bitconcatenate' 'or_ln311_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln313_99 = zext i6 %or_ln311_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 573 'zext' 'zext_ln313_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 574 [1/1] (0.00ns)   --->   "%InputIndex_addr_89 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_99" [HLS/src/Crypto1.cpp:313]   --->   Operation 574 'getelementptr' 'InputIndex_addr_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 575 [2/2] (1.09ns)   --->   "%InputIndex_load_89 = load i6 %InputIndex_addr_89" [HLS/src/Crypto1.cpp:313]   --->   Operation 575 'load' 'InputIndex_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_13 : Operation 576 [1/2] (1.09ns)   --->   "%ReadData_load_84 = load i4 %ReadData_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 576 'load' 'ReadData_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 577 [1/2] (1.09ns)   --->   "%ReadData_1_load_84 = load i4 %ReadData_1_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 577 'load' 'ReadData_1_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 578 [1/2] (1.09ns)   --->   "%ReadData_2_load_84 = load i4 %ReadData_2_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 578 'load' 'ReadData_2_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 579 [1/2] (1.09ns)   --->   "%ReadData_3_load_84 = load i4 %ReadData_3_addr_124" [HLS/src/Crypto1.cpp:313]   --->   Operation 579 'load' 'ReadData_3_load_84' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 580 [1/1] (0.83ns)   --->   "%tmp_84 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_84, i2 1, i32 %ReadData_1_load_84, i2 2, i32 %ReadData_2_load_84, i2 3, i32 %ReadData_3_load_84, i32 0, i2 %trunc_ln313_51" [HLS/src/Crypto1.cpp:313]   --->   Operation 580 'sparsemux' 'tmp_84' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 581 [1/2] (1.09ns)   --->   "%ReadData_load_85 = load i4 %ReadData_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 581 'load' 'ReadData_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 582 [1/2] (1.09ns)   --->   "%ReadData_1_load_85 = load i4 %ReadData_1_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 582 'load' 'ReadData_1_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 583 [1/2] (1.09ns)   --->   "%ReadData_2_load_85 = load i4 %ReadData_2_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 583 'load' 'ReadData_2_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 584 [1/2] (1.09ns)   --->   "%ReadData_3_load_85 = load i4 %ReadData_3_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 584 'load' 'ReadData_3_load_85' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 585 [1/1] (0.83ns)   --->   "%tmp_85 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_85, i2 1, i32 %ReadData_1_load_85, i2 2, i32 %ReadData_2_load_85, i2 3, i32 %ReadData_3_load_85, i32 0, i2 %trunc_ln313_52" [HLS/src/Crypto1.cpp:313]   --->   Operation 585 'sparsemux' 'tmp_85' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 586 [2/2] (1.09ns)   --->   "%ReadData_load_86 = load i4 %ReadData_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 586 'load' 'ReadData_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 587 [2/2] (1.09ns)   --->   "%ReadData_1_load_86 = load i4 %ReadData_1_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 587 'load' 'ReadData_1_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 588 [2/2] (1.09ns)   --->   "%ReadData_2_load_86 = load i4 %ReadData_2_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 588 'load' 'ReadData_2_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 589 [2/2] (1.09ns)   --->   "%ReadData_3_load_86 = load i4 %ReadData_3_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 589 'load' 'ReadData_3_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 590 [2/2] (1.09ns)   --->   "%ReadData_load_87 = load i4 %ReadData_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 590 'load' 'ReadData_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 591 [2/2] (1.09ns)   --->   "%ReadData_1_load_87 = load i4 %ReadData_1_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 591 'load' 'ReadData_1_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 592 [2/2] (1.09ns)   --->   "%ReadData_2_load_87 = load i4 %ReadData_2_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 592 'load' 'ReadData_2_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 593 [2/2] (1.09ns)   --->   "%ReadData_3_load_87 = load i4 %ReadData_3_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 593 'load' 'ReadData_3_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 594 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_84, i4 %PermuteData_addr_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 594 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 595 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_85, i4 %PermuteData_1_addr_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 595 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 596 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_33 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 596 'getelementptr' 'PermuteData_2_addr_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_33 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 597 'getelementptr' 'PermuteData_3_addr_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 598 [1/2] (1.09ns)   --->   "%InputIndex_load_88 = load i6 %InputIndex_addr_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 598 'load' 'InputIndex_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_14 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln313_55 = trunc i6 %InputIndex_load_88" [HLS/src/Crypto1.cpp:313]   --->   Operation 599 'trunc' 'trunc_ln313_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 600 [1/1] (0.00ns)   --->   "%lshr_ln313_54 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_88, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 600 'partselect' 'lshr_ln313_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln313_56 = zext i4 %lshr_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 601 'zext' 'zext_ln313_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 602 [1/1] (0.00ns)   --->   "%ReadData_addr_127 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 602 'getelementptr' 'ReadData_addr_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 603 [1/1] (0.00ns)   --->   "%ReadData_1_addr_127 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 603 'getelementptr' 'ReadData_1_addr_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 604 [1/1] (0.00ns)   --->   "%ReadData_2_addr_127 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 604 'getelementptr' 'ReadData_2_addr_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 605 [1/1] (0.00ns)   --->   "%ReadData_3_addr_127 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 605 'getelementptr' 'ReadData_3_addr_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 606 [1/2] (1.09ns)   --->   "%InputIndex_load_89 = load i6 %InputIndex_addr_89" [HLS/src/Crypto1.cpp:313]   --->   Operation 606 'load' 'InputIndex_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_14 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln313_56 = trunc i6 %InputIndex_load_89" [HLS/src/Crypto1.cpp:313]   --->   Operation 607 'trunc' 'trunc_ln313_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 608 [1/1] (0.00ns)   --->   "%lshr_ln313_55 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_89, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 608 'partselect' 'lshr_ln313_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln313_57 = zext i4 %lshr_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 609 'zext' 'zext_ln313_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%ReadData_addr_128 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 610 'getelementptr' 'ReadData_addr_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 611 [1/1] (0.00ns)   --->   "%ReadData_1_addr_128 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 611 'getelementptr' 'ReadData_1_addr_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%ReadData_2_addr_128 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 612 'getelementptr' 'ReadData_2_addr_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%ReadData_3_addr_128 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 613 'getelementptr' 'ReadData_3_addr_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln311_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2, i1 %tmp_282, i2 3, i1 %tmp_281, i2 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 614 'bitconcatenate' 'or_ln311_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln313_100 = zext i6 %or_ln311_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 615 'zext' 'zext_ln313_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 616 [1/1] (0.00ns)   --->   "%InputIndex_addr_90 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_100" [HLS/src/Crypto1.cpp:313]   --->   Operation 616 'getelementptr' 'InputIndex_addr_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 617 [2/2] (1.09ns)   --->   "%InputIndex_load_90 = load i6 %InputIndex_addr_90" [HLS/src/Crypto1.cpp:313]   --->   Operation 617 'load' 'InputIndex_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%or_ln311_55 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2, i1 %tmp_282, i2 3, i1 %tmp_281, i2 3" [HLS/src/Crypto1.cpp:311]   --->   Operation 618 'bitconcatenate' 'or_ln311_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln313_101 = zext i6 %or_ln311_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 619 'zext' 'zext_ln313_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%InputIndex_addr_91 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_101" [HLS/src/Crypto1.cpp:313]   --->   Operation 620 'getelementptr' 'InputIndex_addr_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 621 [2/2] (1.09ns)   --->   "%InputIndex_load_91 = load i6 %InputIndex_addr_91" [HLS/src/Crypto1.cpp:313]   --->   Operation 621 'load' 'InputIndex_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_14 : Operation 622 [1/2] (1.09ns)   --->   "%ReadData_load_86 = load i4 %ReadData_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 622 'load' 'ReadData_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 623 [1/2] (1.09ns)   --->   "%ReadData_1_load_86 = load i4 %ReadData_1_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 623 'load' 'ReadData_1_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 624 [1/2] (1.09ns)   --->   "%ReadData_2_load_86 = load i4 %ReadData_2_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 624 'load' 'ReadData_2_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 625 [1/2] (1.09ns)   --->   "%ReadData_3_load_86 = load i4 %ReadData_3_addr_125" [HLS/src/Crypto1.cpp:313]   --->   Operation 625 'load' 'ReadData_3_load_86' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 626 [1/1] (0.83ns)   --->   "%tmp_86 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_86, i2 1, i32 %ReadData_1_load_86, i2 2, i32 %ReadData_2_load_86, i2 3, i32 %ReadData_3_load_86, i32 0, i2 %trunc_ln313_53" [HLS/src/Crypto1.cpp:313]   --->   Operation 626 'sparsemux' 'tmp_86' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/2] (1.09ns)   --->   "%ReadData_load_87 = load i4 %ReadData_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 627 'load' 'ReadData_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 628 [1/2] (1.09ns)   --->   "%ReadData_1_load_87 = load i4 %ReadData_1_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 628 'load' 'ReadData_1_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 629 [1/2] (1.09ns)   --->   "%ReadData_2_load_87 = load i4 %ReadData_2_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 629 'load' 'ReadData_2_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 630 [1/2] (1.09ns)   --->   "%ReadData_3_load_87 = load i4 %ReadData_3_addr_126" [HLS/src/Crypto1.cpp:313]   --->   Operation 630 'load' 'ReadData_3_load_87' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 631 [1/1] (0.83ns)   --->   "%tmp_87 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_87, i2 1, i32 %ReadData_1_load_87, i2 2, i32 %ReadData_2_load_87, i2 3, i32 %ReadData_3_load_87, i32 0, i2 %trunc_ln313_54" [HLS/src/Crypto1.cpp:313]   --->   Operation 631 'sparsemux' 'tmp_87' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [2/2] (1.09ns)   --->   "%ReadData_load_88 = load i4 %ReadData_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 632 'load' 'ReadData_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 633 [2/2] (1.09ns)   --->   "%ReadData_1_load_88 = load i4 %ReadData_1_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 633 'load' 'ReadData_1_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 634 [2/2] (1.09ns)   --->   "%ReadData_2_load_88 = load i4 %ReadData_2_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 634 'load' 'ReadData_2_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 635 [2/2] (1.09ns)   --->   "%ReadData_3_load_88 = load i4 %ReadData_3_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 635 'load' 'ReadData_3_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 636 [2/2] (1.09ns)   --->   "%ReadData_load_89 = load i4 %ReadData_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 636 'load' 'ReadData_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 637 [2/2] (1.09ns)   --->   "%ReadData_1_load_89 = load i4 %ReadData_1_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 637 'load' 'ReadData_1_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 638 [2/2] (1.09ns)   --->   "%ReadData_2_load_89 = load i4 %ReadData_2_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 638 'load' 'ReadData_2_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 639 [2/2] (1.09ns)   --->   "%ReadData_3_load_89 = load i4 %ReadData_3_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 639 'load' 'ReadData_3_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 640 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_86, i4 %PermuteData_2_addr_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 640 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 641 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_87, i4 %PermuteData_3_addr_33" [HLS/src/Crypto1.cpp:313]   --->   Operation 641 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 3.02>
ST_15 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln313_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i2.i1, i1 %tmp_282, i2 3, i1 %tmp_281" [HLS/src/Crypto1.cpp:313]   --->   Operation 642 'bitconcatenate' 'or_ln313_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln313_98 = zext i4 %or_ln313_11" [HLS/src/Crypto1.cpp:313]   --->   Operation 643 'zext' 'zext_ln313_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%PermuteData_addr_34 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_98" [HLS/src/Crypto1.cpp:313]   --->   Operation 644 'getelementptr' 'PermuteData_addr_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_34 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_98" [HLS/src/Crypto1.cpp:313]   --->   Operation 645 'getelementptr' 'PermuteData_1_addr_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 646 [1/2] (1.09ns)   --->   "%InputIndex_load_90 = load i6 %InputIndex_addr_90" [HLS/src/Crypto1.cpp:313]   --->   Operation 646 'load' 'InputIndex_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln313_57 = trunc i6 %InputIndex_load_90" [HLS/src/Crypto1.cpp:313]   --->   Operation 647 'trunc' 'trunc_ln313_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%lshr_ln313_56 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_90, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 648 'partselect' 'lshr_ln313_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln313_58 = zext i4 %lshr_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 649 'zext' 'zext_ln313_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%ReadData_addr_129 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 650 'getelementptr' 'ReadData_addr_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%ReadData_1_addr_129 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 651 'getelementptr' 'ReadData_1_addr_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 652 [1/1] (0.00ns)   --->   "%ReadData_2_addr_129 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 652 'getelementptr' 'ReadData_2_addr_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%ReadData_3_addr_129 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 653 'getelementptr' 'ReadData_3_addr_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 654 [1/2] (1.09ns)   --->   "%InputIndex_load_91 = load i6 %InputIndex_addr_91" [HLS/src/Crypto1.cpp:313]   --->   Operation 654 'load' 'InputIndex_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln313_58 = trunc i6 %InputIndex_load_91" [HLS/src/Crypto1.cpp:313]   --->   Operation 655 'trunc' 'trunc_ln313_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.00ns)   --->   "%lshr_ln313_57 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_91, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 656 'partselect' 'lshr_ln313_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln313_59 = zext i4 %lshr_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 657 'zext' 'zext_ln313_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.00ns)   --->   "%ReadData_addr_130 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 658 'getelementptr' 'ReadData_addr_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%ReadData_1_addr_130 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 659 'getelementptr' 'ReadData_1_addr_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "%ReadData_2_addr_130 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 660 'getelementptr' 'ReadData_2_addr_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%ReadData_3_addr_130 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 661 'getelementptr' 'ReadData_3_addr_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln311_56 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_282, i5 28" [HLS/src/Crypto1.cpp:311]   --->   Operation 662 'bitconcatenate' 'or_ln311_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln313_102 = zext i6 %or_ln311_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 663 'zext' 'zext_ln313_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%InputIndex_addr_92 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_102" [HLS/src/Crypto1.cpp:313]   --->   Operation 664 'getelementptr' 'InputIndex_addr_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 665 [2/2] (1.09ns)   --->   "%InputIndex_load_92 = load i6 %InputIndex_addr_92" [HLS/src/Crypto1.cpp:313]   --->   Operation 665 'load' 'InputIndex_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln311_57 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i1.i1, i1 %tmp_282, i3 7, i1 %tmp_280, i1 1" [HLS/src/Crypto1.cpp:311]   --->   Operation 666 'bitconcatenate' 'or_ln311_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln313_104 = zext i6 %or_ln311_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 667 'zext' 'zext_ln313_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%InputIndex_addr_93 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_104" [HLS/src/Crypto1.cpp:313]   --->   Operation 668 'getelementptr' 'InputIndex_addr_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 669 [2/2] (1.09ns)   --->   "%InputIndex_load_93 = load i6 %InputIndex_addr_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 669 'load' 'InputIndex_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_15 : Operation 670 [1/2] (1.09ns)   --->   "%ReadData_load_88 = load i4 %ReadData_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 670 'load' 'ReadData_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 671 [1/2] (1.09ns)   --->   "%ReadData_1_load_88 = load i4 %ReadData_1_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 671 'load' 'ReadData_1_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 672 [1/2] (1.09ns)   --->   "%ReadData_2_load_88 = load i4 %ReadData_2_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 672 'load' 'ReadData_2_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 673 [1/2] (1.09ns)   --->   "%ReadData_3_load_88 = load i4 %ReadData_3_addr_127" [HLS/src/Crypto1.cpp:313]   --->   Operation 673 'load' 'ReadData_3_load_88' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 674 [1/1] (0.83ns)   --->   "%tmp_88 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_88, i2 1, i32 %ReadData_1_load_88, i2 2, i32 %ReadData_2_load_88, i2 3, i32 %ReadData_3_load_88, i32 0, i2 %trunc_ln313_55" [HLS/src/Crypto1.cpp:313]   --->   Operation 674 'sparsemux' 'tmp_88' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 675 [1/2] (1.09ns)   --->   "%ReadData_load_89 = load i4 %ReadData_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 675 'load' 'ReadData_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 676 [1/2] (1.09ns)   --->   "%ReadData_1_load_89 = load i4 %ReadData_1_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 676 'load' 'ReadData_1_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 677 [1/2] (1.09ns)   --->   "%ReadData_2_load_89 = load i4 %ReadData_2_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 677 'load' 'ReadData_2_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 678 [1/2] (1.09ns)   --->   "%ReadData_3_load_89 = load i4 %ReadData_3_addr_128" [HLS/src/Crypto1.cpp:313]   --->   Operation 678 'load' 'ReadData_3_load_89' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 679 [1/1] (0.83ns)   --->   "%tmp_89 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_89, i2 1, i32 %ReadData_1_load_89, i2 2, i32 %ReadData_2_load_89, i2 3, i32 %ReadData_3_load_89, i32 0, i2 %trunc_ln313_56" [HLS/src/Crypto1.cpp:313]   --->   Operation 679 'sparsemux' 'tmp_89' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 680 [2/2] (1.09ns)   --->   "%ReadData_load_90 = load i4 %ReadData_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 680 'load' 'ReadData_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 681 [2/2] (1.09ns)   --->   "%ReadData_1_load_90 = load i4 %ReadData_1_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 681 'load' 'ReadData_1_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 682 [2/2] (1.09ns)   --->   "%ReadData_2_load_90 = load i4 %ReadData_2_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 682 'load' 'ReadData_2_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 683 [2/2] (1.09ns)   --->   "%ReadData_3_load_90 = load i4 %ReadData_3_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 683 'load' 'ReadData_3_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 684 [2/2] (1.09ns)   --->   "%ReadData_load_91 = load i4 %ReadData_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 684 'load' 'ReadData_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 685 [2/2] (1.09ns)   --->   "%ReadData_1_load_91 = load i4 %ReadData_1_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 685 'load' 'ReadData_1_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 686 [2/2] (1.09ns)   --->   "%ReadData_2_load_91 = load i4 %ReadData_2_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 686 'load' 'ReadData_2_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 687 [2/2] (1.09ns)   --->   "%ReadData_3_load_91 = load i4 %ReadData_3_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 687 'load' 'ReadData_3_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 688 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_88, i4 %PermuteData_addr_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 688 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 689 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_89, i4 %PermuteData_1_addr_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 689 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 3.02>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_34 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_98" [HLS/src/Crypto1.cpp:313]   --->   Operation 690 'getelementptr' 'PermuteData_2_addr_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_34 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_98" [HLS/src/Crypto1.cpp:313]   --->   Operation 691 'getelementptr' 'PermuteData_3_addr_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 692 [1/2] (1.09ns)   --->   "%InputIndex_load_92 = load i6 %InputIndex_addr_92" [HLS/src/Crypto1.cpp:313]   --->   Operation 692 'load' 'InputIndex_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln313_59 = trunc i6 %InputIndex_load_92" [HLS/src/Crypto1.cpp:313]   --->   Operation 693 'trunc' 'trunc_ln313_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%lshr_ln313_58 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_92, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 694 'partselect' 'lshr_ln313_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln313_60 = zext i4 %lshr_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 695 'zext' 'zext_ln313_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 696 [1/1] (0.00ns)   --->   "%ReadData_addr_131 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 696 'getelementptr' 'ReadData_addr_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%ReadData_1_addr_131 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 697 'getelementptr' 'ReadData_1_addr_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%ReadData_2_addr_131 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 698 'getelementptr' 'ReadData_2_addr_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%ReadData_3_addr_131 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 699 'getelementptr' 'ReadData_3_addr_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 700 [1/2] (1.09ns)   --->   "%InputIndex_load_93 = load i6 %InputIndex_addr_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 700 'load' 'InputIndex_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln313_60 = trunc i6 %InputIndex_load_93" [HLS/src/Crypto1.cpp:313]   --->   Operation 701 'trunc' 'trunc_ln313_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%lshr_ln313_59 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_93, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 702 'partselect' 'lshr_ln313_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln313_61 = zext i4 %lshr_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 703 'zext' 'zext_ln313_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%ReadData_addr_132 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 704 'getelementptr' 'ReadData_addr_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.00ns)   --->   "%ReadData_1_addr_132 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 705 'getelementptr' 'ReadData_1_addr_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 706 [1/1] (0.00ns)   --->   "%ReadData_2_addr_132 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 706 'getelementptr' 'ReadData_2_addr_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%ReadData_3_addr_132 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 707 'getelementptr' 'ReadData_3_addr_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%or_ln311_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_282, i5 30" [HLS/src/Crypto1.cpp:311]   --->   Operation 708 'bitconcatenate' 'or_ln311_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln313_105 = zext i6 %or_ln311_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 709 'zext' 'zext_ln313_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%InputIndex_addr = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_105" [HLS/src/Crypto1.cpp:313]   --->   Operation 710 'getelementptr' 'InputIndex_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 711 [2/2] (1.09ns)   --->   "%InputIndex_load = load i6 %InputIndex_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 711 'load' 'InputIndex_load' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_16 : Operation 712 [1/1] (0.00ns)   --->   "%or_ln311_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_282, i5 31" [HLS/src/Crypto1.cpp:311]   --->   Operation 712 'bitconcatenate' 'or_ln311_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln313_106 = zext i6 %or_ln311_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 713 'zext' 'zext_ln313_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 714 [1/1] (0.00ns)   --->   "%InputIndex_addr_94 = getelementptr i6 %InputIndex, i64 0, i64 %zext_ln313_106" [HLS/src/Crypto1.cpp:313]   --->   Operation 714 'getelementptr' 'InputIndex_addr_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 715 [2/2] (1.09ns)   --->   "%InputIndex_load_94 = load i6 %InputIndex_addr_94" [HLS/src/Crypto1.cpp:313]   --->   Operation 715 'load' 'InputIndex_load_94' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_16 : Operation 716 [1/2] (1.09ns)   --->   "%ReadData_load_90 = load i4 %ReadData_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 716 'load' 'ReadData_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 717 [1/2] (1.09ns)   --->   "%ReadData_1_load_90 = load i4 %ReadData_1_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 717 'load' 'ReadData_1_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 718 [1/2] (1.09ns)   --->   "%ReadData_2_load_90 = load i4 %ReadData_2_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 718 'load' 'ReadData_2_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 719 [1/2] (1.09ns)   --->   "%ReadData_3_load_90 = load i4 %ReadData_3_addr_129" [HLS/src/Crypto1.cpp:313]   --->   Operation 719 'load' 'ReadData_3_load_90' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 720 [1/1] (0.83ns)   --->   "%tmp_90 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_90, i2 1, i32 %ReadData_1_load_90, i2 2, i32 %ReadData_2_load_90, i2 3, i32 %ReadData_3_load_90, i32 0, i2 %trunc_ln313_57" [HLS/src/Crypto1.cpp:313]   --->   Operation 720 'sparsemux' 'tmp_90' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 721 [1/2] (1.09ns)   --->   "%ReadData_load_91 = load i4 %ReadData_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 721 'load' 'ReadData_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 722 [1/2] (1.09ns)   --->   "%ReadData_1_load_91 = load i4 %ReadData_1_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 722 'load' 'ReadData_1_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 723 [1/2] (1.09ns)   --->   "%ReadData_2_load_91 = load i4 %ReadData_2_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 723 'load' 'ReadData_2_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 724 [1/2] (1.09ns)   --->   "%ReadData_3_load_91 = load i4 %ReadData_3_addr_130" [HLS/src/Crypto1.cpp:313]   --->   Operation 724 'load' 'ReadData_3_load_91' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 725 [1/1] (0.83ns)   --->   "%tmp_91 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_91, i2 1, i32 %ReadData_1_load_91, i2 2, i32 %ReadData_2_load_91, i2 3, i32 %ReadData_3_load_91, i32 0, i2 %trunc_ln313_58" [HLS/src/Crypto1.cpp:313]   --->   Operation 725 'sparsemux' 'tmp_91' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 726 [2/2] (1.09ns)   --->   "%ReadData_load_92 = load i4 %ReadData_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 726 'load' 'ReadData_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 727 [2/2] (1.09ns)   --->   "%ReadData_1_load_92 = load i4 %ReadData_1_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 727 'load' 'ReadData_1_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 728 [2/2] (1.09ns)   --->   "%ReadData_2_load_92 = load i4 %ReadData_2_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 728 'load' 'ReadData_2_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 729 [2/2] (1.09ns)   --->   "%ReadData_3_load_92 = load i4 %ReadData_3_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 729 'load' 'ReadData_3_load_92' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 730 [2/2] (1.09ns)   --->   "%ReadData_load_93 = load i4 %ReadData_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 730 'load' 'ReadData_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 731 [2/2] (1.09ns)   --->   "%ReadData_1_load_93 = load i4 %ReadData_1_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 731 'load' 'ReadData_1_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 732 [2/2] (1.09ns)   --->   "%ReadData_2_load_93 = load i4 %ReadData_2_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 732 'load' 'ReadData_2_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 733 [2/2] (1.09ns)   --->   "%ReadData_3_load_93 = load i4 %ReadData_3_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 733 'load' 'ReadData_3_load_93' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 734 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_90, i4 %PermuteData_2_addr_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 734 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 735 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_91, i4 %PermuteData_3_addr_34" [HLS/src/Crypto1.cpp:313]   --->   Operation 735 'store' 'store_ln313' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 3.02>
ST_17 : Operation 736 [1/1] (0.00ns)   --->   "%or_ln313_12 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_282, i3 7" [HLS/src/Crypto1.cpp:313]   --->   Operation 736 'bitconcatenate' 'or_ln313_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln313_103 = zext i4 %or_ln313_12" [HLS/src/Crypto1.cpp:313]   --->   Operation 737 'zext' 'zext_ln313_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%PermuteData_addr_35 = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln313_103" [HLS/src/Crypto1.cpp:313]   --->   Operation 738 'getelementptr' 'PermuteData_addr_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%PermuteData_1_addr_35 = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln313_103" [HLS/src/Crypto1.cpp:313]   --->   Operation 739 'getelementptr' 'PermuteData_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 740 [1/2] (1.09ns)   --->   "%InputIndex_load = load i6 %InputIndex_addr" [HLS/src/Crypto1.cpp:313]   --->   Operation 740 'load' 'InputIndex_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_17 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln313_61 = trunc i6 %InputIndex_load" [HLS/src/Crypto1.cpp:313]   --->   Operation 741 'trunc' 'trunc_ln313_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 742 [1/1] (0.00ns)   --->   "%lshr_ln313_60 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 742 'partselect' 'lshr_ln313_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln313_62 = zext i4 %lshr_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 743 'zext' 'zext_ln313_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%ReadData_addr_133 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_62" [HLS/src/Crypto1.cpp:313]   --->   Operation 744 'getelementptr' 'ReadData_addr_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (0.00ns)   --->   "%ReadData_1_addr_133 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_62" [HLS/src/Crypto1.cpp:313]   --->   Operation 745 'getelementptr' 'ReadData_1_addr_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 746 [1/1] (0.00ns)   --->   "%ReadData_2_addr_133 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_62" [HLS/src/Crypto1.cpp:313]   --->   Operation 746 'getelementptr' 'ReadData_2_addr_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 747 [1/1] (0.00ns)   --->   "%ReadData_3_addr_133 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_62" [HLS/src/Crypto1.cpp:313]   --->   Operation 747 'getelementptr' 'ReadData_3_addr_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 748 [1/2] (1.09ns)   --->   "%InputIndex_load_94 = load i6 %InputIndex_addr_94" [HLS/src/Crypto1.cpp:313]   --->   Operation 748 'load' 'InputIndex_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 6> <Depth = 64> <RAM>
ST_17 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln313_62 = trunc i6 %InputIndex_load_94" [HLS/src/Crypto1.cpp:313]   --->   Operation 749 'trunc' 'trunc_ln313_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 750 [1/1] (0.00ns)   --->   "%lshr_ln313_61 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %InputIndex_load_94, i32 2, i32 5" [HLS/src/Crypto1.cpp:313]   --->   Operation 750 'partselect' 'lshr_ln313_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln313_63 = zext i4 %lshr_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 751 'zext' 'zext_ln313_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 752 [1/1] (0.00ns)   --->   "%ReadData_addr_134 = getelementptr i32 %ReadData, i64 0, i64 %zext_ln313_63" [HLS/src/Crypto1.cpp:313]   --->   Operation 752 'getelementptr' 'ReadData_addr_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 753 [1/1] (0.00ns)   --->   "%ReadData_1_addr_134 = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln313_63" [HLS/src/Crypto1.cpp:313]   --->   Operation 753 'getelementptr' 'ReadData_1_addr_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 754 [1/1] (0.00ns)   --->   "%ReadData_2_addr_134 = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln313_63" [HLS/src/Crypto1.cpp:313]   --->   Operation 754 'getelementptr' 'ReadData_2_addr_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 755 [1/1] (0.00ns)   --->   "%ReadData_3_addr_134 = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln313_63" [HLS/src/Crypto1.cpp:313]   --->   Operation 755 'getelementptr' 'ReadData_3_addr_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 756 [1/2] (1.09ns)   --->   "%ReadData_load_92 = load i4 %ReadData_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 756 'load' 'ReadData_load_92' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 757 [1/2] (1.09ns)   --->   "%ReadData_1_load_92 = load i4 %ReadData_1_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 757 'load' 'ReadData_1_load_92' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 758 [1/2] (1.09ns)   --->   "%ReadData_2_load_92 = load i4 %ReadData_2_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 758 'load' 'ReadData_2_load_92' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 759 [1/2] (1.09ns)   --->   "%ReadData_3_load_92 = load i4 %ReadData_3_addr_131" [HLS/src/Crypto1.cpp:313]   --->   Operation 759 'load' 'ReadData_3_load_92' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 760 [1/1] (0.83ns)   --->   "%tmp_92 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_92, i2 1, i32 %ReadData_1_load_92, i2 2, i32 %ReadData_2_load_92, i2 3, i32 %ReadData_3_load_92, i32 0, i2 %trunc_ln313_59" [HLS/src/Crypto1.cpp:313]   --->   Operation 760 'sparsemux' 'tmp_92' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 761 [1/2] (1.09ns)   --->   "%ReadData_load_93 = load i4 %ReadData_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 761 'load' 'ReadData_load_93' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 762 [1/2] (1.09ns)   --->   "%ReadData_1_load_93 = load i4 %ReadData_1_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 762 'load' 'ReadData_1_load_93' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 763 [1/2] (1.09ns)   --->   "%ReadData_2_load_93 = load i4 %ReadData_2_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 763 'load' 'ReadData_2_load_93' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 764 [1/2] (1.09ns)   --->   "%ReadData_3_load_93 = load i4 %ReadData_3_addr_132" [HLS/src/Crypto1.cpp:313]   --->   Operation 764 'load' 'ReadData_3_load_93' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 765 [1/1] (0.83ns)   --->   "%tmp_93 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_93, i2 1, i32 %ReadData_1_load_93, i2 2, i32 %ReadData_2_load_93, i2 3, i32 %ReadData_3_load_93, i32 0, i2 %trunc_ln313_60" [HLS/src/Crypto1.cpp:313]   --->   Operation 765 'sparsemux' 'tmp_93' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 766 [2/2] (1.09ns)   --->   "%ReadData_load = load i4 %ReadData_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 766 'load' 'ReadData_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 767 [2/2] (1.09ns)   --->   "%ReadData_1_load = load i4 %ReadData_1_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 767 'load' 'ReadData_1_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 768 [2/2] (1.09ns)   --->   "%ReadData_2_load = load i4 %ReadData_2_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 768 'load' 'ReadData_2_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 769 [2/2] (1.09ns)   --->   "%ReadData_3_load = load i4 %ReadData_3_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 769 'load' 'ReadData_3_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 770 [2/2] (1.09ns)   --->   "%ReadData_load_94 = load i4 %ReadData_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 770 'load' 'ReadData_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 771 [2/2] (1.09ns)   --->   "%ReadData_1_load_94 = load i4 %ReadData_1_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 771 'load' 'ReadData_1_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 772 [2/2] (1.09ns)   --->   "%ReadData_2_load_94 = load i4 %ReadData_2_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 772 'load' 'ReadData_2_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 773 [2/2] (1.09ns)   --->   "%ReadData_3_load_94 = load i4 %ReadData_3_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 773 'load' 'ReadData_3_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 774 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_92, i4 %PermuteData_addr_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 774 'store' 'store_ln313' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 775 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_93, i4 %PermuteData_1_addr_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 775 'store' 'store_ln313' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.02>
ST_18 : Operation 776 [1/1] (0.00ns)   --->   "%specpipeline_ln311 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Crypto1.cpp:311]   --->   Operation 776 'specpipeline' 'specpipeline_ln311' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 777 [1/1] (0.00ns)   --->   "%speclooptripcount_ln311 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [HLS/src/Crypto1.cpp:311]   --->   Operation 777 'speclooptripcount' 'speclooptripcount_ln311' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 778 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [HLS/src/Crypto1.cpp:311]   --->   Operation 778 'specloopname' 'specloopname_ln311' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 779 [1/1] (0.00ns)   --->   "%PermuteData_2_addr_35 = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln313_103" [HLS/src/Crypto1.cpp:313]   --->   Operation 779 'getelementptr' 'PermuteData_2_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 780 [1/1] (0.00ns)   --->   "%PermuteData_3_addr_35 = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln313_103" [HLS/src/Crypto1.cpp:313]   --->   Operation 780 'getelementptr' 'PermuteData_3_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 781 [1/2] (1.09ns)   --->   "%ReadData_load = load i4 %ReadData_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 781 'load' 'ReadData_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 782 [1/2] (1.09ns)   --->   "%ReadData_1_load = load i4 %ReadData_1_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 782 'load' 'ReadData_1_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 783 [1/2] (1.09ns)   --->   "%ReadData_2_load = load i4 %ReadData_2_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 783 'load' 'ReadData_2_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 784 [1/2] (1.09ns)   --->   "%ReadData_3_load = load i4 %ReadData_3_addr_133" [HLS/src/Crypto1.cpp:313]   --->   Operation 784 'load' 'ReadData_3_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 785 [1/1] (0.83ns)   --->   "%tmp_94 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load, i2 1, i32 %ReadData_1_load, i2 2, i32 %ReadData_2_load, i2 3, i32 %ReadData_3_load, i32 0, i2 %trunc_ln313_61" [HLS/src/Crypto1.cpp:313]   --->   Operation 785 'sparsemux' 'tmp_94' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 786 [1/2] (1.09ns)   --->   "%ReadData_load_94 = load i4 %ReadData_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 786 'load' 'ReadData_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 787 [1/2] (1.09ns)   --->   "%ReadData_1_load_94 = load i4 %ReadData_1_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 787 'load' 'ReadData_1_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 788 [1/2] (1.09ns)   --->   "%ReadData_2_load_94 = load i4 %ReadData_2_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 788 'load' 'ReadData_2_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 789 [1/2] (1.09ns)   --->   "%ReadData_3_load_94 = load i4 %ReadData_3_addr_134" [HLS/src/Crypto1.cpp:313]   --->   Operation 789 'load' 'ReadData_3_load_94' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 790 [1/1] (0.83ns)   --->   "%tmp_95 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %ReadData_load_94, i2 1, i32 %ReadData_1_load_94, i2 2, i32 %ReadData_2_load_94, i2 3, i32 %ReadData_3_load_94, i32 0, i2 %trunc_ln313_62" [HLS/src/Crypto1.cpp:313]   --->   Operation 790 'sparsemux' 'tmp_95' <Predicate = true> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 791 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_94, i4 %PermuteData_2_addr_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 791 'store' 'store_ln313' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 792 [1/1] (1.09ns)   --->   "%store_ln313 = store i32 %tmp_95, i4 %PermuteData_3_addr_35" [HLS/src/Crypto1.cpp:313]   --->   Operation 792 'store' 'store_ln313' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln311 = br void %for.inc439.1" [HLS/src/Crypto1.cpp:311]   --->   Operation 793 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 1.620ns.

 <State 1>: 2.849ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln311', HLS/src/Crypto1.cpp:311) of constant 0 on local variable 'l', HLS/src/Crypto1.cpp:311 [11]  (0.807 ns)
	'load' operation 7 bit ('l', HLS/src/Crypto1.cpp:311) on local variable 'l', HLS/src/Crypto1.cpp:311 [14]  (0.000 ns)
	'add' operation 7 bit ('add_ln311', HLS/src/Crypto1.cpp:311) [622]  (1.235 ns)
	'store' operation 0 bit ('store_ln311', HLS/src/Crypto1.cpp:311) of variable 'add_ln311', HLS/src/Crypto1.cpp:311 on local variable 'l', HLS/src/Crypto1.cpp:311 [623]  (0.807 ns)

 <State 2>: 2.188ns
The critical path consists of the following:
	'load' operation 6 bit ('InputIndex_load_64', HLS/src/Crypto1.cpp:313) on array 'InputIndex' [25]  (1.094 ns)
	'getelementptr' operation 4 bit ('ReadData_addr_104', HLS/src/Crypto1.cpp:313) [29]  (0.000 ns)
	'load' operation 32 bit ('ReadData_load_64', HLS/src/Crypto1.cpp:313) on array 'ReadData' [34]  (1.094 ns)

 <State 3>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_64', HLS/src/Crypto1.cpp:313) on array 'ReadData' [34]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_64', HLS/src/Crypto1.cpp:313) [38]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_64', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [590]  (1.094 ns)

 <State 4>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_66', HLS/src/Crypto1.cpp:313) on array 'ReadData' [440]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_66', HLS/src/Crypto1.cpp:313) [444]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_66', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [606]  (1.094 ns)

 <State 5>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_68', HLS/src/Crypto1.cpp:313) on array 'ReadData' [450]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_68', HLS/src/Crypto1.cpp:313) [454]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_68', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [591]  (1.094 ns)

 <State 6>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_70', HLS/src/Crypto1.cpp:313) on array 'ReadData' [460]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_70', HLS/src/Crypto1.cpp:313) [464]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_70', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [607]  (1.094 ns)

 <State 7>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_72', HLS/src/Crypto1.cpp:313) on array 'ReadData' [470]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_72', HLS/src/Crypto1.cpp:313) [474]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_72', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [592]  (1.094 ns)

 <State 8>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_74', HLS/src/Crypto1.cpp:313) on array 'ReadData' [480]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_74', HLS/src/Crypto1.cpp:313) [484]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_74', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [608]  (1.094 ns)

 <State 9>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_76', HLS/src/Crypto1.cpp:313) on array 'ReadData' [490]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_76', HLS/src/Crypto1.cpp:313) [494]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_76', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [593]  (1.094 ns)

 <State 10>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_78', HLS/src/Crypto1.cpp:313) on array 'ReadData' [500]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_78', HLS/src/Crypto1.cpp:313) [504]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_78', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [609]  (1.094 ns)

 <State 11>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_80', HLS/src/Crypto1.cpp:313) on array 'ReadData' [510]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_80', HLS/src/Crypto1.cpp:313) [514]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_80', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [594]  (1.094 ns)

 <State 12>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_82', HLS/src/Crypto1.cpp:313) on array 'ReadData' [520]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_82', HLS/src/Crypto1.cpp:313) [524]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_82', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [610]  (1.094 ns)

 <State 13>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_84', HLS/src/Crypto1.cpp:313) on array 'ReadData' [530]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_84', HLS/src/Crypto1.cpp:313) [534]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_84', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [595]  (1.094 ns)

 <State 14>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_86', HLS/src/Crypto1.cpp:313) on array 'ReadData' [540]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_86', HLS/src/Crypto1.cpp:313) [544]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_86', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [611]  (1.094 ns)

 <State 15>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_88', HLS/src/Crypto1.cpp:313) on array 'ReadData' [550]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_88', HLS/src/Crypto1.cpp:313) [554]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_88', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [596]  (1.094 ns)

 <State 16>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_90', HLS/src/Crypto1.cpp:313) on array 'ReadData' [560]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_90', HLS/src/Crypto1.cpp:313) [564]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_90', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [612]  (1.094 ns)

 <State 17>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load_92', HLS/src/Crypto1.cpp:313) on array 'ReadData' [570]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_92', HLS/src/Crypto1.cpp:313) [574]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_92', HLS/src/Crypto1.cpp:313 on array 'PermuteData' [597]  (1.094 ns)

 <State 18>: 3.023ns
The critical path consists of the following:
	'load' operation 32 bit ('ReadData_load', HLS/src/Crypto1.cpp:313) on array 'ReadData' [580]  (1.094 ns)
	'sparsemux' operation 32 bit ('tmp_94', HLS/src/Crypto1.cpp:313) [584]  (0.835 ns)
	'store' operation 0 bit ('store_ln313', HLS/src/Crypto1.cpp:313) of variable 'tmp_94', HLS/src/Crypto1.cpp:313 on array 'PermuteData_2' [613]  (1.094 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
