// Copyright (c) 2026
// SPDX-License-Identifier: Apache-2.0

import riscv_core_pkg::*;

module riscv_core_tb #(
  parameter int unsigned FetchOutstandingDepth = 1,
  parameter int unsigned IfIdQueueDepth = 2,
  parameter int unsigned MemOutstandingDepth = 2
) (
  input logic clk_i,
  input logic rst_ni,
  input logic [31:0] boot_pc_i,

  output logic imem_req_valid_o,
  input logic imem_req_ready_i,
  output logic [31:0] imem_req_addr_o,
  output logic [31:0] imem_req_wdata_o,
  output logic [3:0] imem_req_wstrb_o,
  input logic imem_rsp_valid_i,
  output logic imem_rsp_ready_o,
  input logic [31:0] imem_rsp_rdata_i,
  input logic imem_rsp_error_i,

  output logic dmem_req_valid_o,
  input logic dmem_req_ready_i,
  output logic [31:0] dmem_req_addr_o,
  output logic [31:0] dmem_req_wdata_o,
  output logic [3:0] dmem_req_wstrb_o,
  input logic dmem_rsp_valid_i,
  output logic dmem_rsp_ready_o,
  input logic [31:0] dmem_rsp_rdata_i,
  input logic dmem_rsp_error_i,

  output logic retire_valid_o,
  output logic [31:0] retire_pc_o,
  output logic [31:0] retire_instr_o,
  output logic retire_illegal_o,
  output logic retire_redirect_valid_o,
  output logic [31:0] retire_redirect_target_o,
  output logic retire_mem_valid_o,
  output logic retire_mem_write_o,
  output logic [1:0] retire_mem_size_o,
  output logic retire_mem_sign_ext_o,
  output logic [31:0] retire_mem_addr_o,
  output logic [31:0] retire_mem_wdata_o,
  output logic retire_mem_rsp_valid_o,
  output logic retire_mem_rsp_error_o,
  output logic [31:0] retire_mem_rsp_rdata_o,
  output logic retire_wb_valid_o,
  output logic retire_wb_data_valid_o,
  output logic [4:0] retire_wb_rd_o,
  output logic [31:0] retire_wb_wdata_o
);

  core_bus_req_t imem_req;
  core_bus_resp_t imem_resp;
  core_bus_req_t dmem_req;
  core_bus_resp_t dmem_resp;
  core_debug_bus_t core_debug;

  assign imem_req_valid_o = imem_req.req_valid;
  assign imem_req_addr_o = imem_req.req.addr;
  assign imem_req_wdata_o = imem_req.req.wdata;
  assign imem_req_wstrb_o = imem_req.req.wstrb;
  assign imem_rsp_ready_o = imem_req.rsp_ready;
  assign imem_resp.req_ready = imem_req_ready_i;
  assign imem_resp.rsp_valid = imem_rsp_valid_i;
  assign imem_resp.rsp.rdata = imem_rsp_rdata_i;
  assign imem_resp.rsp.error = imem_rsp_error_i;

  assign dmem_req_valid_o = dmem_req.req_valid;
  assign dmem_req_addr_o = dmem_req.req.addr;
  assign dmem_req_wdata_o = dmem_req.req.wdata;
  assign dmem_req_wstrb_o = dmem_req.req.wstrb;
  assign dmem_rsp_ready_o = dmem_req.rsp_ready;
  assign dmem_resp.req_ready = dmem_req_ready_i;
  assign dmem_resp.rsp_valid = dmem_rsp_valid_i;
  assign dmem_resp.rsp.rdata = dmem_rsp_rdata_i;
  assign dmem_resp.rsp.error = dmem_rsp_error_i;

  assign retire_valid_o = core_debug.valid;
  assign retire_pc_o = core_debug.fetch.pc;
  assign retire_instr_o = core_debug.fetch.instr;
  assign retire_illegal_o = core_debug.ctrl.illegal_instr;
  assign retire_redirect_valid_o = core_debug.redirect.valid;
  assign retire_redirect_target_o = core_debug.redirect.target_pc;
  assign retire_mem_valid_o = core_debug.mem_req.valid;
  assign retire_mem_write_o = core_debug.mem_req.write;
  assign retire_mem_size_o = core_debug.mem_req.size;
  assign retire_mem_sign_ext_o = core_debug.mem_req.sign_ext;
  assign retire_mem_addr_o = core_debug.mem_req.addr;
  assign retire_mem_wdata_o = core_debug.mem_req.wdata;
  assign retire_mem_rsp_valid_o = core_debug.mem_rsp.valid;
  assign retire_mem_rsp_error_o = core_debug.mem_rsp.error;
  assign retire_mem_rsp_rdata_o = core_debug.mem_rsp.rdata;
  assign retire_wb_valid_o = core_debug.wb_req.valid;
  assign retire_wb_data_valid_o = core_debug.wb_req.data_valid;
  assign retire_wb_rd_o = core_debug.wb_req.rd_addr;
  assign retire_wb_wdata_o = core_debug.wb_req.wdata;

  riscv_core #(
    .FetchOutstandingDepth(FetchOutstandingDepth),
    .IfIdQueueDepth(IfIdQueueDepth),
    .MemOutstandingDepth(MemOutstandingDepth)
  ) u_dut (
    .clk_i,
    .rst_ni,
    .boot_pc_i,
    .imem_req_o(imem_req),
    .imem_resp_i(imem_resp),
    .dmem_req_o(dmem_req),
    .dmem_resp_i(dmem_resp),
    .core_debug_o(core_debug)
  );

endmodule
