[2025-09-16 20:23:40] START suite=cs trace=streaming_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2725968 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5389288 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5389288 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5389289 heartbeat IPC: 3.755 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17959836 heartbeat IPC: 0.7955 cumulative IPC: 0.7955 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 32624697 heartbeat IPC: 0.6819 cumulative IPC: 0.7343 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 48350181 heartbeat IPC: 0.6359 cumulative IPC: 0.6983 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 65912678 heartbeat IPC: 0.5694 cumulative IPC: 0.6609 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 82890990 heartbeat IPC: 0.589 cumulative IPC: 0.6451 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 98065751 heartbeat IPC: 0.659 cumulative IPC: 0.6474 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 115652800 heartbeat IPC: 0.5686 cumulative IPC: 0.6348 (Simulation time: 00 hr 07 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 134257361 heartbeat IPC: 0.5375 cumulative IPC: 0.6208 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 152288913 heartbeat IPC: 0.5546 cumulative IPC: 0.6127 (Simulation time: 00 hr 09 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 165506356 cumulative IPC: 0.6042 (Simulation time: 00 hr 10 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 165506356 cumulative IPC: 0.6042 (Simulation time: 00 hr 10 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6042 instructions: 100000002 cycles: 165506356
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.068 Average ROB Occupancy at Mispredict: 1.556e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00735
BRANCH_INDIRECT: 0.04805
BRANCH_CONDITIONAL: 0.0126
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1272356
LQ_STALL: 340533
SQ_STALL: 132859


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 274.5151
REPLAY_LOAD: 153.20128
NON_REPLAY_LOAD: 38.931732

== Total ==
ADDR_TRANS: 199847
REPLAY_LOAD: 192574
NON_REPLAY_LOAD: 879935

== Counts ==
ADDR_TRANS: 728
REPLAY_LOAD: 1257
NON_REPLAY_LOAD: 22602

cpu0->cpu0_STLB TOTAL        ACCESS:    1590236 HIT:    1560546 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1590236 HIT:    1560546 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 396.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5241244 HIT:    4670000 MISS:     571244 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:    4542056 HIT:    4211283 MISS:     330773 MSHR_MERGE:          5
cpu0->cpu0_L2C RFO          ACCESS:     261835 HIT:      82972 MISS:     178863 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     372221 HIT:     370883 MISS:       1338 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65132 HIT:       4862 MISS:      60270 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13013374 HIT:    8237442 MISS:    4775932 MSHR_MERGE:     864438
cpu0->cpu0_L1I LOAD         ACCESS:   13013374 HIT:    8237442 MISS:    4775932 MSHR_MERGE:     864438
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22914862 HIT:   20103453 MISS:    2811409 MSHR_MERGE:    1853875
cpu0->cpu0_L1D LOAD         ACCESS:   14242504 HIT:   12841371 MISS:    1401133 MSHR_MERGE:     770571
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8600758 HIT:    7256192 MISS:    1344566 MSHR_MERGE:    1082726
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71600 HIT:       5890 MISS:      65710 MSHR_MERGE:        578
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10548431 HIT:    9689977 MISS:     858454 MSHR_MERGE:     335549
cpu0->cpu0_ITLB LOAD         ACCESS:   10548431 HIT:    9689977 MISS:     858454 MSHR_MERGE:     335549
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.538 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22069227 HIT:   20663915 MISS:    1405312 MSHR_MERGE:     337981
cpu0->cpu0_DTLB LOAD         ACCESS:   22069227 HIT:   20663915 MISS:    1405312 MSHR_MERGE:     337981
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.73 cycles
cpu0->LLC TOTAL        ACCESS:     791335 HIT:     380698 MISS:     410637 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     330768 HIT:      64178 MISS:     266590 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     178861 HIT:      83798 MISS:      95063 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     221436 HIT:     220450 MISS:        986 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      60270 HIT:      12272 MISS:      47998 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12755
  ROW_BUFFER_MISS:     396894
  AVG DBUS CONGESTED CYCLE: 5.504
Channel 0 WQ ROW_BUFFER_HIT:      19429
  ROW_BUFFER_MISS:      99805
  FULL:          0
Channel 0 REFRESHES ISSUED:      13792

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       942235       145421        20487        23981
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          218          825         8839
  STLB miss resolved @ L2C                0           42          432         1728         5310
  STLB miss resolved @ LLC                0           81          719         4677         9025
  STLB miss resolved @ MEM                0           33         2548         9523        36728

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155234        32476       556949         3890         1534
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            5           44           95          242
  STLB miss resolved @ L2C                0            2           72          145          168
  STLB miss resolved @ LLC                3            3           91          400          248
  STLB miss resolved @ MEM                7            5          203          586         1490
[2025-09-16 20:34:00] END   suite=cs trace=streaming_phase2_core0 (rc=0)
