//! # Verilog Simulator
//!
//! Simulates verilog module using [Verilator](https://verilator.org/)
//!
//! 
