// Seed: 3394324637
module module_0 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8
    , id_37,
    input wire id_9,
    output wire id_10,
    input supply1 id_11,
    input tri0 id_12,
    output uwire id_13,
    output wire id_14,
    input tri id_15,
    input supply1 id_16,
    output wor id_17,
    output uwire id_18
    , id_38, id_39,
    input wire id_19,
    input tri id_20,
    input uwire id_21,
    input tri0 id_22,
    output tri0 id_23,
    output tri id_24,
    input tri0 id_25,
    input wor id_26,
    input wand id_27,
    output tri0 id_28,
    input tri id_29,
    output uwire id_30,
    input uwire id_31,
    input tri id_32,
    input tri1 id_33,
    output uwire id_34,
    output tri0 id_35
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd13
) (
    output tri0 id_0,
    output supply0 _id_1
    , id_8,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output uwire id_5,
    output uwire id_6
);
  wor id_9;
  logic [-1 : id_1  -  1] id_10;
  assign id_9 = -1'b0;
  wire id_11;
  logic id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_0,
      id_3,
      id_4,
      id_6,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_2,
      id_2,
      id_4,
      id_3,
      id_5,
      id_6,
      id_4,
      id_3,
      id_4,
      id_5,
      id_2,
      id_5,
      id_4,
      id_2,
      id_2,
      id_5,
      id_5
  );
endmodule
