# Load canceled
# Compile of JAM.vo was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testfixture -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive}
# vsim -gui work.testfixture -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive 
# Start time: 02:04:29 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 998
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1123
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1176
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1246
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1282
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1439
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1611
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1921
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2076
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2505
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2711
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2747
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2834
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2921
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3612
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3665
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3820
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3907
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4132
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4270
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4408
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4444
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4567
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4654
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4758
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4896
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5360
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5396
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5536
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5572
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5591
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5799
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6092
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6179
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6300
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6370
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6406
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6544
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6667
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6720
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6858
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6911
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6998
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7051
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7161
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7321
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7359
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7396
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7546
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7656
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7709
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7745
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7781
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7889
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7925
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7961
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7997
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8033
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8358
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8394
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8483
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# Error loading design
# End time: 02:04:30 on Jan 11,2025, Elapsed time: 0:00:01
# Errors: 1403, Warnings: 5
ncverilog  tb.v  JAM_syn.v  -v  tsmc13_neg.v  +define+P1  +define+SDF 
# invalid command name "ncverilog"
ncverilog  tb.v  JAM_syn.v  -v  tsmc13_neg.v  +define+P1 +define+SDF
# invalid command name "ncverilog"
# Compile of JAM.vo was successful.
# Compile of tb.sv was successful.
# Compile of cycloneiv_atoms.v was successful.
# Compile of dffeas.v was successful.
# Compile of dffep.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive} work.testfixture -sdfnoerror -sdfnowarn -sdftyp /=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo
# vsim -gui -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive work.testfixture -sdfnoerror -sdfnowarn -sdftyp "/=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo" 
# Start time: 02:24:27 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.dffeas
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 02:24:28 on Jan 11,2025, Elapsed time: 0:00:01
# Errors: 1312, Warnings: 3
# Compile of JAM.vo was successful.
# Compile of tb.sv was successful.
# Compile of cycloneiv_atoms.v was successful.
# Compile of dffeas.v was successful.
# Compile of dffep.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive} -sdfnoerror -sdfnowarn -sdftyp /=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo work.testfixture
# vsim -gui -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive -sdfnoerror -sdfnowarn -sdftyp "/=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo" work.testfixture 
# Start time: 02:31:20 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.dffeas
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 02:31:21 on Jan 11,2025, Elapsed time: 0:00:01
# Errors: 1312, Warnings: 2
# Compile of JAM.vo was successful.
# Compile of tb.sv was successful.
# Compile of cycloneiv_atoms.v was successful.
# Compile of dffeas.v was successful.
# Compile of dffep.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive} -sdfnoerror -sdfnowarn -sdftyp /=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo work.testfixture
# vsim -gui -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive -sdfnoerror -sdfnowarn -sdftyp "/=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo" work.testfixture 
# Start time: 02:36:56 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.dffeas
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 02:36:57 on Jan 11,2025, Elapsed time: 0:00:01
# Errors: 1312, Warnings: 2
# Compile of JAM.vo was successful.
# Compile of tb.sv was successful.
# Compile of cycloneiv_atoms.v was successful.
# Compile of dffeas.v was successful.
# Compile of dffep.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive} -sdfnoerror -sdfnowarn -sdftyp /=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo work.testfixture
# vsim -gui -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive -sdfnoerror -sdfnowarn -sdftyp "/=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo" work.testfixture 
# Start time: 02:38:58 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.dffeas
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 02:38:59 on Jan 11,2025, Elapsed time: 0:00:01
# Errors: 1312, Warnings: 2
vsim -gui -L {C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
 neive} -sdfnoerror -sdfnowarn -sdftyp /=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo work.testfixture
# vsim -gui -L C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive -sdfnoerror -sdfnowarn -sdftyp "/=C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM_v.sdo" work.testfixture 
# Start time: 02:39:21 on Jan 11,2025
# Loading sv_std.std
# Loading work.testfixture
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.JAM
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.hard_block
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Loading work.dffeas
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1212
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1475
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1715
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1749
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 1991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2335
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2575
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2609
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2853
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2957
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 2991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3388
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3542
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3803
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 3977
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4185
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4391
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4741
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4777
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 4983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5087
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5138
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5956
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 5990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6232
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6319
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6947
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 6981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7034
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7209
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7800
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 7980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8103
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8449
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testfixture/u_JAM File: C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/JAM.vo Line: 8502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
#             C:/Users/Yuson/Documents/Verilog/final/JAM/quartus/simulation/modelsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive' at "C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclo
#  neive".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 02:39:21 on Jan 11,2025, Elapsed time: 0:00:00
# Errors: 1312, Warnings: 1
