// Seed: 2064259386
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wand id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    input logic   id_0,
    input supply1 id_1
);
  initial begin : LABEL_0
    id_3 <= #1 id_0;
    disable id_4;
  end
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
